`Case 2:17-cv—00547-RAJ-RJK Document 1-10 Filed 10/18/17 Page 1 of 12 Page|D# 217
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`EXHIBIT J
`EXHIBIT J
`
`
`
`
`
`
`
`
`Claim 1
`
`Case 2:17-cv-00547-RAJ-RJK Document 1-10 Filed 10/18/17 Page 2 of 12 PageID# 218
`Exhibit J - US 9,153,311 SRC Labs – Amazon EC2 F1
`
`A (CS) computer system comprising:
`a (D) DRAM memory;
`
`(CS)
`
`(DM)
`
`Source: https://www.slideshare.net/AmazonWebServices/deep-dive-on-amazon-ec2-f1-instance-may-2017-aws-online-tech-talks
`
`1
`
`
`
`Claim 1
`
`Case 2:17-cv-00547-RAJ-RJK Document 1-10 Filed 10/18/17 Page 3 of 12 PageID# 219
`Exhibit J - US 9,153,311 SRC Labs – Amazon EC2 F1
`
`a (RL) reconfigurable logic device having a memory controller coupled to selected inputs and outputs of said DRAM memory; and
`
`(RL)
`
`Source: https://www.slideshare.net/AmazonWebServices/deep-dive-on-amazon-ec2-f1-instance-may-2017-aws-online-tech-talks
`
`2
`
`
`
`Claim 1
`
`Case 2:17-cv-00547-RAJ-RJK Document 1-10 Filed 10/18/17 Page 4 of 12 PageID# 220
`Exhibit J - US 9,153,311 SRC Labs – Amazon EC2 F1
`
`a (RL) reconfigurable logic device having a (MC) memory controller coupled to selected inputs and outputs of said (D) DRAM
`memory; and
`
`(RL)
`
`(MC)
`
`(D)
`
`3
`
`Source: https://www.xilinx.com/support/documentation/ip_documentation/ultrascale_memory_ip/v1_4/pg150-ultrascale-memory-ip.pdf
`
`
`
`Claim 1
`
`Case 2:17-cv-00547-RAJ-RJK Document 1-10 Filed 10/18/17 Page 5 of 12 PageID# 221
`Exhibit J - US 9,153,311 SRC Labs – Amazon EC2 F1
`
`a (DM) data maintenance block coupled to said (RL) reconfigurable logic device and (SR) self-refresh command inputs of said
`(D) DRAM memory,
`
`(DM)
`
`(RL)
`
`(D)
`
`(SR)
`
`Source: https://www.xilinx.com/support/documentation/ip_documentation/ultrascale_memory_ip/v1_4/pg150-ultrascale-memory-ip.pdf
`
`4
`
`
`
`Claim 1
`
`Case 2:17-cv-00547-RAJ-RJK Document 1-10 Filed 10/18/17 Page 6 of 12 PageID# 222
`Exhibit J - US 9,153,311 SRC Labs – Amazon EC2 F1
`
`said (DM) data maintenance block operative to provide stable input levels on said (SR) self-refresh command inputs while said
`reconfigurable logic device is reconfigured.
`
`(DM)
`
`(SR)
`
`Source: https://www.xilinx.com/support/documentation/ip_documentation/ultrascale_memory_ip/v1_4/pg150-ultrascale-memory-ip.pdf
`
`5
`
`
`
`Claim 1
`
`Case 2:17-cv-00547-RAJ-RJK Document 1-10 Filed 10/18/17 Page 7 of 12 PageID# 223
`Exhibit J - US 9,153,311 SRC Labs – Amazon EC2 F1
`
`a data maintenance block coupled to said reconfigurable logic device and (SR) self-refresh command inputs of said (D) DRAM
`memory,
`
`(SR)
`
`(D)
`
`Source: https://www.xilinx.com/support/documentation/ip_documentation/ultrascale_memory_ip/v1_4/pg150-ultrascale-memory-ip.pdf
`
`6
`
`
`
`Claim 1
`
`Case 2:17-cv-00547-RAJ-RJK Document 1-10 Filed 10/18/17 Page 8 of 12 PageID# 224
`Exhibit J - US 9,153,311 SRC Labs – Amazon EC2 F1
`
`said data maintenance block operative to provide stable input levels on said (SR) self-refresh command inputs while said (RL)
`reconfigurable logic device is (R) reconfigured.
`
`(SR)
`
`(R)
`
`(RL)
`
`Source: https://www.xilinx.com/support/documentation/ip_documentation/ultrascale_memory_ip/v1_4/pg150-ultrascale-memory-ip.pdf
`
`7
`
`
`
`Claim 1
`
`Case 2:17-cv-00547-RAJ-RJK Document 1-10 Filed 10/18/17 Page 9 of 12 PageID# 225
`Exhibit J - US 9,153,311 SRC Labs – Amazon EC2 F1
`
`said data maintenance block operative to provide stable input levels on said (SR) self-refresh command inputs while said (RL)
`reconfigurable logic device is (R) reconfigured.
`
`(R)
`
`(SR)
`
`(RL)
`
`Source: https://www.xilinx.com/support/documentation/ip_documentation/ultrascale_memory_ip/v1_4/pg150-ultrascale-memory-ip.pdf
`https://github.com/aws/aws-fpga/blob/master/FAQs.md
`
`8
`
`
`
`Case 2:17-cv-00547-RAJ-RJK Document 1-10 Filed 10/18/17 Page 10 of 12 PageID# 226
`Exhibit J - US 9,153,311 SRC Labs – Amazon EC2 F1
`
`Claim 3
`
`The computer system of claim 1 wherein said (RL) reconfigurable logic device comprises an FPGA.
`
`(RL)
`
`Source: https://www.slideshare.net/AmazonWebServices/deep-dive-on-amazon-ec2-f1-instance-may-2017-aws-online-tech-talks
`
`9
`
`
`
`Case 2:17-cv-00547-RAJ-RJK Document 1-10 Filed 10/18/17 Page 11 of 12 PageID# 227
`Exhibit J - US 9,153,311 SRC Labs – Amazon EC2 F1
`
`Claim 9
`
`The computer system of claim 1 wherein said (RL) reconfigurable logic device comprises said (DM) data maintenance block.
`
`(DM)
`
`(RL)
`
`Source: https://www.xilinx.com/support/documentation/ip_documentation/ultrascale_memory_ip/v1_4/pg150-ultrascale-memory-ip.pdf
`
`10
`
`
`
`Claim 10
`
`Case 2:17-cv-00547-RAJ-RJK Document 1-10 Filed 10/18/17 Page 12 of 12 PageID# 228
`Exhibit J - US 9,153,311 SRC Labs – Amazon EC2 F1
`
`The computer system of claim 1 wherein said (DM) data maintenance block is operable to hold said (D) DRAM memory in (SR)
`self-refresh mode while said (RL) reconfigurable logic device is (R) reconfigured.
`
`(DM)
`
`(RL)
`
`(D)
`
`(R)
`
`(SR)
`
`Source: https://www.xilinx.com/support/documentation/ip_documentation/ultrascale_memory_ip/v1_4/pg150-ultrascale-memory-ip.pdf
`
`11
`
`