`
`___________________
`
`BEFORE THE PATENT TRIAL AND APPEAL BOARD
`
`___________________
`
`SAMSUNG ELECTRONICS CO., LTD.,
`Petitioner,
`
`v.
`
`NETLIST, INC.,
`Patent Owner.
`___________________
`
`Case No. IPR2022-00996
`Patent No. 11,016,918
`___________________
`
`DECLARATION OF DR. SUNIL P. KHATRI
`
`i
`
`Netlist Ex 2001-p. 1
`Samsung v Netlist
`IPR2022-00996
`
`
`
`DECLARATION OF SUNIL P. KHATRI, PH. D
`
`I, Sunil P. Khatri, do hereby declare as follows:
`
`INTRODUCTION
`
`I have been retained on behalf of Netlist, Inc. (“Patent Owner”) as an
`
`expert to evaluate certain technical aspects of U.S. Patent No. 11,016,918 (“the ’918
`
`patent”), and to provide certain options relating thereto. I am personally
`
`knowledgeable about the matters stated herein and am competent to make this
`
`declaration.
`
`I understand
`
`that Patent Owner will submit
`
`this declaration
`
`(“Declaration”) in connection with IPR2022-00996 (“Proceeding”), which I have
`
`been informed is an inter partes review (IPR) proceeding before the Patent Trial and
`
`Appeal Board challenging the patentability of claims 1-30 of the ’918 patent.
`
`I receive compensation at my normal consulting rate for my time
`
`working on this matter, plus expenses. I have no financial interest in Patent Owner
`
`or in the patents involved in this litigation, and my compensation is not dependent
`
`on the outcome of this litigation. The opinions I present are due to my own judgment.
`
`All “EX10XX” cites herein are to exhibits I understand are being
`
`submitted by the Patent Owner in this Proceeding. All “Appendix _” cites followed
`
`by a letter are to appendices to this Declaration. All citations to “Section XX” are
`
`1
`
`Netlist Ex 2001-p. 2
`Samsung v Netlist
`IPR2022-00996
`
`
`
`internal citations to the sections of this Declaration. All citations to “Paragraph XX”
`
`are internal citations to the paragraphs of this Declaration.
`
`BACKGROUND AND QUALIFICATIONS
`
`I have over thirty-five years of experience with electronics, electrical
`
`engineering, and computer engineering. A copy of my latest curriculum vitae (CV),
`
`which I understand is being submitted with this Declaration as Appendix A, provides
`
`further details regarding my background and qualifications. During my career, I have
`
`acquired extensive knowledge and experience with VLSI circuits, computer
`
`architecture, testing, computer-aided design (CAD) algorithms and algorithm
`
`acceleration, logic synthesis, semiconductor memory, redundancy, synchronous and
`
`asynchronous circuits, and related software and hardware topics. Most relevant to
`
`the ’054 patent, my technical expertise includes extensive work with semiconductor
`
`memory devices such as dynamic random access memory (DRAM), static random
`
`access memory (SRAM), and flash memory. My work with semiconductor memory
`
`devices has included work on 3D integration and novel ring-based DRAM memory
`
`DIMM architectures, power and speed tradeoffs using selective body bias,
`
`architectures and circuit approaches for processing-in-memory within DIMM-based
`
`DRAM architectures, stability modeling of RAM memory, power reduction in
`
`memory designs, and clocking and source-synchronous design. My graduate as well
`
`as undergraduate coursework covers memory circuit design extensively, including
`
`2
`
`Netlist Ex 2001-p. 3
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`DRAM memory circuits as well as DIMMs and their system-level design and latency
`
`properties. Additionally, I have served as an expert witness in several cases
`
`involving semiconductor memory, including DRAM and flash memory. My MS
`
`thesis involved designing a memory interface for a multi-threaded Reduced
`
`Instruction Set Computing (RISC) microprocessor.
`
`
`
`The following describes some of my relevant experience. I earned my
`
`Bachelor of Science in Electrical Engineering in 1987 from the Indian Institute of
`
`Technology, Kanpur, India. After graduating with my B.S. degree, I was a candidate
`
`for a Master of Science degree in Electrical and Computer Engineering at the
`
`University of Texas from 1987–89. At the University of Texas, I held the
`
`Microelectronics and Computer Development (MCD) Fellowship from 1987–89. I
`
`also conducted my M.S. research and wrote my thesis on the design of the METRIC
`
`memory interface and memory system. METRIC was one of the first super-scalar
`
`processors that was developed in the world. I earned an M.S. degree in 1989 from
`
`the University of Texas, Austin.
`
`
`
`After leaving the University of Texas, I worked at Motorola Inc. from
`
`1989–93 as a design engineer for the MC88110 RISC microprocessor team,
`
`followed by the PowerPC 603 RISC microprocessor design team. My duties
`
`included the design of digital and analog circuitry, test logic circuits, layout, JTAG
`
`boundary scan design, input/output driver design, and clock phase-locked loop
`
`
`
`3
`
`Netlist Ex 2001-p. 4
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`(PLL) logic and clock distribution. During my time at Motorola, I was independently
`
`responsible for the design of the factory test controller of the MC88110
`
`microprocessor. I performed all attendant tasks in a “vertical” VLSI design
`
`methodology, which included high-level modeling, circuit and layout design and
`
`verification, as well as global and detailed routing. I also helped in the design of the
`
`Translation Lookaside Buffer (TLB) unit, which included a static random-access
`
`memory (SRAM) block.
`
`
`
`In 1999, I earned a Doctor of Philosophy degree in Electrical
`
`Engineering and Computer Sciences from the University of California, Berkeley.
`
`While at Berkeley, I held the California Microelectronics (MICRO) Fellowship in
`
`1993.
`
`
`
`I joined the faculty at the University of Colorado, Boulder, in 2000 as
`
`an Assistant Professor of Electrical and Computer Engineering. At the University of
`
`Colorado my research focused on VLSI logic design automation, VLSI layout design
`
`automation, and VLSI design methodologies to address Deep Submicron (DSM)
`
`issues such as crosstalk and power.
`
`
`
`I joined the faculty at Texas A&M University in 2004 as an Assistant
`
`Professor in Electrical and Computer Engineering. In 2010, I was promoted to
`
`Associate Professor in Electrical and Computer Engineering. In 2015, I was
`
`promoted to full Professor in Electrical and Computer Engineering. My research
`
`
`
`4
`
`Netlist Ex 2001-p. 5
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`focuses on three primary areas: the first is computer systems, including computer
`
`architecture from the circuits up, and algorithm acceleration using GPUs, FPGAs
`
`and custom ICs. The second is logic and its applications, while the third area consists
`
`of interdisciplinary extensions of the first two. One of my newer focus areas is
`
`researching tamper-proof memory techniques including flash and DRAM-based
`
`tamper-proof memories, as well as multi-row read architectures for computer
`
`memory systems, including DRAM memory systems.
`
` At Texas A&M I teach classes that cover memories extensively,
`
`featuring thorough discussion of sense amplifiers, row and column decoders, and
`
`different types of memory circuits including DRAM and flash. For example, in
`
`Electrical and Computer Engineering (ECEN) 752 “Advances in VLSI Circuit
`
`Design,” a graduate level course, I cover all aspects of VLSI design, including
`
`memory design. In ECEN 449/749 “Microprocessor System Design,” and in ECEN
`
`752, I cover memories, including DRAM and flash memories, the design of DRAM
`
`and flash memory cells, the organization of DRAM memories into multiple banks,
`
`and the division of data across multiple banks of memory, as well as other design
`
`techniques that can be used to optimize and manage such memories at the circuit and
`
`system level. This course is attended by both undergraduate (ECEN 449) and
`
`graduate (ECEN 749) students. In ECEN 454 “Digital Circuit Design,” a senior
`
`undergraduate course, I cover circuit design techniques for memory in detail. The
`
`
`
`5
`
`Netlist Ex 2001-p. 6
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`Ph.D. thesis of one of my recent doctoral students dealt with the use of flash
`
`transistors to design logic circuits, and two current Ph.D. students are expanding on
`
`this work. The research of a recent M.S. student entailed a new ring-based source
`
`synchronous architecture for 3D DRAM-based DIMM technologies, which has been
`
`published at a conference and in a journal and is being submitted for dissemination
`
`as a research monograph. Currently, one of the Ph.D. students that I advise is
`
`conducting research in secure tamper-proof memory, including DRAM. In the past,
`
`I have conducted research into new topologies for efficient memory redundancy as
`
`part of a course project for my graduate course.
`
` Since 2000, I have earned 24 research contracts from funders including
`
`Intel, the National Science Foundation, the National Security Agency, Altera
`
`Corporation,
`
`the National Center
`
`for Atmospheric Research, National
`
`Semiconductor Corporation, and several private sources. The total amount for these
`
`research grants is $17.53 million, of which my portion is $2.85 million.
`
`
`
`I have a total of over 275 peer-reviewed publications. Among these
`
`papers, five received a best paper award, while seven others received best paper
`
`nominations (including one journal best paper nomination). An additional six journal
`
`papers and six conference papers are currently undergoing peer review. I have co-
`
`authored nine research monographs, one edited research monograph, and three book
`
`chapters. Additionally, I have six awarded U.S. Patents (one of which was filed
`
`
`
`6
`
`Netlist Ex 2001-p. 7
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`during my tenure at Texas A&M), two filed provisional U.S. Patents, and another
`
`U.S. Patent which is currently under review and was also submitted during my tenure
`
`at Texas A&M. I have co-authored one invited journal paper and 13 invited
`
`conference or workshop papers (including one from Design Automation Conference
`
`(DAC) and one from Allerton). Moreover, I was invited to serve as a panelist at a
`
`conference seven times and have presented two conference tutorials. I received the
`
`“Outstanding Professor Award” in the ECE Department at Texas A&M University
`
`in 2007 and also in 2020. My H-index is 33 (per Google Scholar).
`
` Since 2003, I have published numerous research monographs, journal
`
`papers, and conference papers on memory systems, as detailed in my CV. A few
`
`papers on relevant subject areas authored or co-authored by me include:
`
`•
`
`"CIDAN-XE: Computing in DRAM with Artificial Neurons", Singh,
`
`Wagle, Khatri, Vrudhula. Frontiers in Electronics, section Integrated
`
`Circuits and VLSI. Vol. 3, Feb 2022;
`
`•
`
`"A Flash-based Current-mode IC to Realize Quantized Neural
`
`Networks", Scott, Lee, Khatri, Vrudhula. Design Automation and Test
`
`in Europe (DATE) Conference, Mar 2022, virtual conference;
`
`•
`
`"CIDAN: Computing in DRAM with Artificial Neurons", Singh,
`
`Wagle, Vrudhula, Khatri. 39th IEEE International Conference on
`
`Computer Design (ICCD) 2021, pp. 349-356, Oct 2021, virtual
`
`conference;
`
`
`
`7
`
`Netlist Ex 2001-p. 8
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`
`
`•
`
`Fast, Ring-based Design of 3D Stacked DRAM, IEEE Transactions on
`
`Very Large Scale Integrated Circuits (VLSI) Systems (TVLSI), Vol 27
`
`number 8, Aug 2019. pp. 1731-1741;
`
`•
`
`•
`
`Fast, Ring-Based Design of 3D Stacked DRAM, IEEE International
`
`Conference on Computer Design 2017: pp. 665-672;
`
`Selective Forward Body Bias for High Speed and Low Power SRAMs,
`
`Journal of Low Power Electronics, Vol. 5, No. 2, Aug. 2009, pp. 185-
`
`95;
`
`•
`
`Low Power and High Performance SRAM Design using Bank-based
`
`Selective Forward Body Bias, IEEE/ACM Great Lakes Symposium on
`
`VLSI, May 10-12, 2009, Boston, MA, pp. 441-44;
`
`•
`
`Modeling Dynamic Stability of SRAMs in the Presence of Single Event
`
`Upsets (SEUs), IEEE International Symposium on Circuits and
`
`Systems, May 18-21, 2008, Seattle, WA, pp. 1788-91;
`
`•
`
`“Design of a Flash-based Circuit for Multi-valued Logic”, Proceedings
`
`of the Great Lakes Symposium on VLSI (GLSVLSI) 2017, pp. 41-46,
`
`May 10-12, 2017. Banff, Canada.
`
`•
`
`"SAT-Based Optimization
`
`for Flash-Based Digital Designs",
`
`IEEE/ACM Design Automation Conference (DAC), Jun 18-22 2017,
`
`Austin, TX.
`
`•
`
`"A Flash-based Digital Circuit Design Flow", IEEE/ACM International
`
`Conference on Computer-Aided Design (ICCAD) 2016, Austin, TX,
`
`Nov 2016.
`
`•
`
`"Implementing low power digital circuits using flash devices", 2016
`
`IEEE 34th International Conference on Computer Design (ICCD), pp.
`
`109-116, Oct 3-5, 2016, Phoenix, AZ.
`
`8
`
`Netlist Ex 2001-p. 9
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`•
`
`•
`
`•
`
`"Exploring Flash Devices to Implement Digital Circuits", IEEE/ACM
`
`Design Automation Conference (DAC), June 2016, Austin, TX.
`
`FTCAM: An Area-efficient Flash-based Ternary CAM Design, IEEE
`
`Transactions on Computers, Vol. 65, No. 8, Aug. 2016, pp. 2652-58;
`
`An Area-efficient Ternary CAM Design Using Floating Gate
`
`Transistors, IEEE International Conference on Computer Design, Oct.
`
`19-22, 2014, Seoul, S. Kor., pp. 55-60; and
`
`•
`
`A Fast Ternary CAM Design for IP Networking Applications,
`
`International Conference on Computer Communications and Networks,
`
`October 22, 2003, Dallas, TX, pp. 434-39 (candidate for best paper
`
`award).
`
`
`In addition to my work on the papers listed above, I have also served as an editor
`
`for IEEE Transactions on Computers, ACM Transactions on Design Automation of
`
`Electronic Systems, and MDPI Journal of Electronics.
`
`
`
`I have served as EDA Track Co-Chair for ICECS 2014, Panel Chair for
`
`TexasWISE 2014, Track Co-Chair (VLSI Systems, Applications and Computer
`
`Aided Design track) for ICECS 2013, Poster Session Chair for TexasWISE 2013,
`
`Advisory Committee for HotPI 2013, Panel Session Chair for SLiP 2013, Track
`
`Chair (Logic track) for ICCAD 2009-10, 2015-17, Track Chair (logic track) for DAC
`
`2016-17, General Chair for IWLS 2009, Technical Program Chair for IWLS 2008,
`
`Track Co-Chair, Computer Aided Network DEsign (CANDE) Track, for ISCAS
`
`2008-10, Track Co-chair for the DSP track for ISCAS 2022, Track Co-Chair, Test
`
`
`
`9
`
`Netlist Ex 2001-p. 10
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`and Methodologies Track, for ICCD 2007, Panel Chair for ITSW 2009, Publicity
`
`Co-Chair for GLS-VLSI 2009, and as a member of the TPC for several conferences.
`
`
`
`I am generally familiar with the analysis of patents. I am a named
`
`inventor on the following U.S. Patents:
`
`•
`
`Data Processing System Having Serial Self Address Decoding and
`
`Method of Operation, United States Patent No. 5,347,523, issued
`
`September 13, 1994;
`
`•
`
`•
`
`•
`
`•
`
`•
`
`Circuit Identifier for Use with Focused Ion Beam Equipment, United
`
`States Patent No. 5,408,131, issued April 18, 1995;
`
`Driver Circuit with Self-Adjusting Impedance Matching, United States
`
`Patent No. 5,448,182, issued September 5, 1995;
`
`Circuit Identifier for Use with Focused Ion Beam Equipment, United
`
`States Patent No. 6,156,579, issued December 5, 2000;
`
`Datapath Design Methodology and Routing Apparatus, United States
`
`Patent No. 6,598,215, issued July 22, 2003;
`
`Low Power Reconfigurable Circuits with Delay Compensation, United
`
`States Patent No. 7,880,505, issued February 1, 2011.
`
` MATERIALS CONSIDERED
`
`
`
`I have considered information from various sources in forming my
`
`opinions. Besides drawing from my decades of experience in the computer industry,
`
`I have reviewed the Petition and supporting declaration, the ’918 patent and its file
`
`history, the prior art discussed below, and the other documents and references cited
`
`herein.
`
`
`
`10
`
`Netlist Ex 2001-p. 11
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
` LEGAL STANDARDS
`
`
`
`I have relied on instructions from counsel as to the applicable legal
`
`standards to use in arriving at my opinions in this Declaration. I am relying only on
`
`instructions from Netlist’s attorneys for these legal standards.
`
`
`
`I understand that a patent claim is unpatentable and invalid if the subject
`
`matter of the claim as a whole would have been obvious to a person of ordinary skill
`
`in the art of the claimed subject matter, as of the time of the invention at issue.
`
`
`
`I have been informed and understand that a patent claim can be
`
`considered to have been obvious to a person of ordinary skill in the art at the time of
`
`the alleged invention. This means that, even if all the requirements of a claim are not
`
`found in a single prior art reference, the claim is not patentable if the differences
`
`between the subject matter in the prior art and the subject matter in the claim, would
`
`have been obvious to a person of ordinary skill in the art at the time of the alleged
`
`invention.
`
`
`
`I understand that the following factors must be evaluated to determine
`
`whether the claimed subject matter is obvious: (1) the scope and content of the prior
`
`art; (2) the difference or differences, if any, between each claim of the patent and the
`
`prior art; and (3) the level of ordinary skill in the art at the time the patent was filed.
`
`
`
`I have been informed and understand that the teachings of two or more
`
`references may be combined if such a combination would have been obvious to one
`
`
`
`11
`
`Netlist Ex 2001-p. 12
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`having ordinary skill in the art. In determining whether a combination based on
`
`multiple references would have been obvious, it is appropriate to consider, among
`
`other factors: (1) whether the teachings of the prior art references disclose known
`
`concepts combined in familiar ways, and when combined, would yield predictable
`
`results; (2) whether a person of ordinary skill in the art could implement such a
`
`combination, and would see the benefit of doing so; (3) whether the claimed
`
`elements represent one of a limited number of known design choices, and would
`
`have a reasonable expectation of success by those skilled in the art; (4) whether a
`
`person of ordinary skill would have recognized a reason to combine known elements
`
`in the manner described in the claim; (5) whether there is some teaching or
`
`suggestion in the prior art to make the modification or combination of elements
`
`claimed in the patent; and (6) whether the claimed invention applies a known
`
`technique that had been used to improve a similar device or method in a similar way.
`
`
`
`I have been informed and understand that one of ordinary skill in the
`
`art has ordinary creativity, and is not an automaton.
`
`
`
` I have been informed and understand that in considering obviousness,
`
`it is important not to determine obviousness using the benefit of hindsight derived
`
`from the patent being considered.
`
`
`
`12
`
`Netlist Ex 2001-p. 13
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
` THE ’918 PATENT
`
` The ’918 patent generally relates to memory modules. In one preferred
`
`embodiment, the memory system 1010 comprises a PCB 1020 having DRAM
`
`(volatile) memory subsystem 1030 and NAND (nonvolatile) memory subsystem
`
`1040, both of which may be operatively coupled to a controller unit 1062. See, e.g.,
`
`EX1001, Fig. 12 (reproduced below); see also id., 21:14-23.
`
`
`
` As shown in the embodiment of FIG. 12, the controller 1062 includes
`
`a microcontroller unit (MCU) 1060 and a logic element (comprising a field-
`
`programmable gate array (FPGA)) 1070. See id., 23:1-22, 24:35-37. However, in
`
`other embodiments the FPGA 1070 may be integrated with the microcontroller 1060.
`
`
`
`13
`
`Netlist Ex 2001-p. 14
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`See id., 29:43-44, 29:49-50, 32:50-51, 32:56-57, Fig. 14. The ’054 patent explains
`
`that the microcontroller 1060 provides memory management and controls data
`
`transfer between the non-volatile memory 1040 and volatile memory 1030. See id.,
`
`24:38-41. The FPGA logic element 1070 provides signal level translation and
`
`address translation between the volatile memory and non-volatile memory. “The
`
`logic element 1070 can provide signal level translation between the volatile memory
`
`elements 1032 (e.g., 1.8V SSTL-2 for DDR2 SDRAM elements) and the non-
`
`volatile memory elements 1042 (e.g., 3V TTL for NAND flash memory elements),”
`
`and also “address/address translation between the volatile memory subsystem 1030
`
`and the non-volatile memory subsystem 1040.” Id., 24:48-56.
`
` The ’054 patent further discloses that a switch 1052 can selectively
`
`couple or decouple the volatile memory subsystem from the controller in response
`
`to control signals from the controller. See id., 21:20-23, 23:28-37, 23:44-50, 24:60-
`
`25:3. The switch 1052 may also “selectively operatively couple[] and decouple[] the
`
`volatile memory subsystem 1030 and the host system.” Id., 23:37-40. In response to
`
`a power interruption (e.g., a second state), switch 1052 may operatively couple the
`
`volatile memory with the controller and the non-volatile memory so that data in the
`
`volatile memory may be transferred to the non-volatile memory. See id., 24:60-25:7.
`
`When the system is operating normally (e.g., a first state), switch 1052 operatively
`
`
`
`14
`
`Netlist Ex 2001-p. 15
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`decouples the volatile memory from the controller and the non-volatile memory. See
`
`id.
`
` The ’054 patent further discloses that the PCB includes a DIMM
`
`interface 1022, which comprises edge connections via which it provides “power
`
`voltage as well as data, address and control signals between the memory system 1010
`
`and [a] host system.” Id., 22:1-6. The power from the host system powers the
`
`memory module in the first state. See id., 25:54-58 (“Power may be supplied to the
`
`volatile memory subsystem 1030 from a first power supply (e.g., a system power
`
`supply) when the memory system 1010 is in the first state and from a second power
`
`supply 1080 when the memory system 1010 is in the second state.”).
`
` The ’054 patent also discloses a voltage monitor 1050 on the PCB that
`
`“monitors the voltage supplied by the host system via the [DIMM] interface 1022.”
`
`Id., 25:8-10, Fig. 12. Upon detecting an abnormal condition, “the voltage monitor
`
`circuit 1050 may transmit a signal to the controller 1062 indicative of the detected
`
`condition.” Id., 25:11-14. The controller 1062 may in turn transmit a signal to switch
`
`1052 for it to operatively couple the volatile memory and the non-volatile memory,
`
`thereby effecting a transition from the first state to the second state. See id., 25:15-
`
`20. In certain embodiments, the voltage monitor circuit 1050 may be part of the
`
`controller 1062. See id., 25:27-31.
`
`
`
`15
`
`Netlist Ex 2001-p. 16
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
` The ’918 patent discloses that, in preferred embodiments, “[p]ower
`
`may be supplied to the volatile memory subsystem 1030 from a first power supply
`
`(e.g., a system power supply) when the memory system 1010 is in the first state ….”
`
`Id., 25:54-56. In the second state, power is supplied from a “second power supply
`
`1080.” Id., 25:56-58, Fig. 12. The second power supply includes a capacitor bank
`
`(e.g., capacitor bank 1086), as well as step-up and step-down transformers (voltage
`
`regulators). See id., 26:9-13, FIG. 12.
`
` The second power supply 1080 may be selectively coupled or
`
`decoupled to the controller and the memory via a switch 1090. Specifically, the ’054
`
`patent teaches that switch 1090 “switches power provided to the controller 1062, the
`
`volatile memory subsystem 1030, and the non-volatile memory subsystem 1040,
`
`between the power from the second power supply 1080 and the power from the first
`
`power supply (e.g., system power) received via the interface 1022. For example, the
`
`switch 1090 may switch from the first power supply to the second power supply
`
`1080 when the voltage monitor 1050 detects a low voltage condition. The switch
`
`1090 of certain embodiments advantageously ensures that the volatile memory
`
`elements 1032 and non-volatile memory elements 1042 are powered long enough
`
`for the data to be transferred from the volatile memory elements 1032 and stored in
`
`the non-volatile memory elements 1042.” See id., 26:43-59.
`
`
`
`16
`
`Netlist Ex 2001-p. 17
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
` The memory subsystem may also include a third state in which power
`
`is supplied to the volatile memory subsystem 1030 from a third power supply. See
`
`id., 25:62-26:3.
`
` With reference to Figure 16, reproduced and annotated below, the ’054
`
`patent also teaches a power module comprising three power supplies:
`
`(1) power from system (color orange to match Samsung’s color for DIMM
`
`interface) for a first state;
`
`(2) “second power element” 1140 (colored blue to match Samsung’s color
`
`scheme for power supply 1080) for a third state (e.g., when there is a power
`
`interruption); and
`
`(3) “first power element” 1130 (colored purple) for a second state (e.g., when
`
`detecting a power failure is likely to occur).1
`
`See id., 28:3-25, 28:39-47, 28:53-58.
`
`
`1 In describing FIGs. 16-17, the ’918 patent refers to the condition in which a
`trigger event is likely to occur as the “second” condition/state and the condition in
`which the trigger event has occurred as the “third” condition/state. See id., 30:16-
`18, 30:39-45, 28:39-47.
`
`
`
`17
`
`Netlist Ex 2001-p. 18
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
` The ’918 patent further disclosed a conversion element 1120 (colored
`
`darker blue on the right) which further includes several sub-blocks 1122, 1124 and
`
`1126, each of which receives power from a power source and outputs one or more
`
`
`
`regulated voltages 1102-1107. See id., 29:18-54, Fig. 16.
`
` SKILL LEVEL OF A POSITA
`
` The Petition states that a person having ordinary skill in the art
`
`(“POSITA”) in the field of the ’918 patent in 2008 would have been someone with
`
`an advanced degree in electrical or computer engineering, or a related field, and two
`
`years working or studying in the field of design or development of memory systems,
`
`
`
`18
`
`Netlist Ex 2001-p. 19
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`or a bachelor’s degree in such engineering disciplines and at least three years of work
`
`experience in the field. See Petition, 8-9.
`
` For purposes of the opinions I set forth herein, and to simplify the
`
`issues, I have adopted that understanding as to the level of skill in the relevant field
`
`at the time of the invention, noting that none of the opinions I express herein would
`
`change if a somewhat higher or somewhat lower level of skill were adopted.
`
`However, I reserve the right to separately analyze the appropriate level of skill at the
`
`time of the invention, and to propose a different ordinary level of skill in the art
`
`based on that analysis.
`
` THE PRIOR ART
`
` The Petition challenges the claims of the ’918 patent based primarily
`
`on U.S. Patent Publication No. 2006/0174140 (“Harris”), certain JEDEC published
`
`standards for Fully Buffered DIMM (FBDIMM) memory modules (EX1027 and
`
`EX1028), U.S. Patent No. 7,724,604 (“Amidi”), U.S. Patent Publication No.
`
`2006/0080515 (“Spiers”).2 Below I provide a brief overview of those references.
`
`
`2 The Petition also cites to U.S. Patent No. 6,856,556 (“Hajeck”) for allegedly
`disclosing a limitation found only in dependent claim 6. See Petition, 75-76, 128.
`However, I have not been asked to express any separate opinions with respect to
`Hajeck.
`
`
`
`19
`
`Netlist Ex 2001-p. 20
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`A. Harris (EX1023)
`
` Harris discloses a “memory assembly module including an on-board
`
`voltage regulator for converting an externally supplied voltage into appropriate
`
`voltage levels for powering memory devices of the memory assembly module.”
`
`EX1023, Abstract, FIG. 1A.
`
`
`
` Harris describes that conventional memory modules, such as industry
`
`standard Dual In-line Memory Modules (DIMM), “are provided with power supply
`
`rails (on a relatively large number of pins) that are powered from system board or
`
`main board voltage sources, and are specific to the memory technology.” Id., [0002].
`
`In contrast, Harris aims to “provide[] a technology-independent voltage distribution
`
`scheme for memory devices wherein system board power supply and associated
`
`voltage plane(s) are eliminated.” Id., [0019]. Using a fully-buffered DIMM as an
`
`example, Harris achieves its goal by “replacing the[] power supply interface pins
`
`
`
`20
`
`Netlist Ex 2001-p. 21
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`with … +12V pins (from an external power source), with local conversion to Vdd
`
`(to DRAM) and Vcc (to buffer/logic) being added.” Id., [0012].
`
` As such, Harris’s memory module does not obtain power from the host
`
`via edge connections of a slot connector corresponding to power supply interface
`
`pins. Instead, Harris’s memory module derives its power from an external power
`
`source that is subsequently converted to the appropriate voltage levels depending on
`
`the particular design. See id., [0012]; [0016] (“voltage is supplied to a memory board
`
`assembly from an external source, e.g., an unregulated source generating fairly high
`
`voltages (illustratively, at +12V) with a wide tolerance. The voltage distribution
`
`method then involves locally converting the supply voltage using an on-board VRM
`
`to generate appropriate levels of voltage for powering on-board memory devices. …
`
`[T]he local voltage levels preferably depend on the application….”).
`
` Harris further describes an alternative embodiment in which more than
`
`one voltage source may be provided “wherein each VRM is operable with an
`
`independent voltage supply path for locally converting an external supply voltage
`
`into appropriate local voltage levels.” Id., [0014]. The embodiment utilizes multiple
`
`VRMs “120-1 through 120-K, [which] refer to K supply voltage paths which may
`
`be coupled to various voltage sources provided within the electronic system (e.g., a
`
`computer system).” Id. In this case, a “logic module 124 is provided for selecting
`
`
`
`21
`
`Netlist Ex 2001-p. 22
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`among the plurality of like voltage outputs from the VRMs 122-K in order to
`
`energize the Vdd and Vcc paths 108, 106, respectively.” Id., [0015].
`
`
`
`B.
`
`FBDIMM Standard (EX1027 & EX1028)
`
`
`
`“JESD205” (EX1028) is the JEDEC specification that “defines the
`
`electrical and mechanical requirements for 240-pin, PC2-4200/PC2-5300/PC2-
`
`6400, 72 bit-wide, Fully Buffered Double Data Rate Synchronous DRAM Dual In-
`
`Line Memory Modules (DDR2 SDRAM FB-DIMMs).” EX1028, 9. JESD205
`
`includes reference design examples which provide an initial basis for Fully Buffered
`
`DIMM designs. See id.
`
`
`
`“JESD82-20” (EX1027) is the JEDEC specification for the Advanced
`
`Memory Buffer (AMB) of a fully-buffered DIMM module (FBDIMM). JESD82-20
`
`provides a reference design for the AMB that complies with the FB-DIMM
`
`
`
`22
`
`Netlist Ex 2001-p. 23
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`Architecture and Protocol Specification, and which supports DDR2 SDRAM main
`
`memory. EX1027, 1.
`
`C. Amidi (EX1024)
`
` Amidi describes a system for clock and power fault detection for a
`
`memory module. EX1024, Abstract. The system includes a battery, battery
`
`regulation circuitry, volatile memory, memory control state machine, controller,
`
`clock detection circuit and voltage detection circuit, all collectively included in a
`
`unitary memory module. See id. When system voltage drops below a reference
`
`voltage, a signal is generated that switches to battery power for the memory voltage
`
`supply. See id., 4:44-52.
`
`D.
`
`Spiers (EX1025)
`
` Spiers relates to “Non-Volatile Memory Backup for Network Storage
`
`System.” EX1025, p. 1 (title). Spiers discloses that “[i]n many applications, a key
`
`measure of performance is the amount of time [a] storage system takes to store data
`
`sent to it from a host computer” in response to a write command issued by the host.
`
`Id., [0003]. According to Spiers, the “host computer generally keeps the write
`
`command open … until the storage system reports that the data has been stored ….”
`
`Id. Until the write command is closed, the host retains the data to be written so as
`
`to keep the data secure, and to be ready to reissue the write command if an error
`
`occurs. See id.
`
`
`
`23
`
`Netlist Ex 2001-p. 24
`Samsung v Netlist
`IPR2022-00996
`
`
`
`
`
`
`
`In order to retain the data, Spiers discloses that the host “dedicates a
`
`portion of memory to the data