UNITED STATES PATENT AND TRADEMARK OFFICE
`
`BEFORE THE PATENT TRIAL AND APPEAL BOARD
`
`XILINX, LLC,
`Petitioner,
`v.
`FG SRC LLC,
`Patent Owner.
`
`IPR2021-00633
`Patent No. 7,149,867
`
`RESUBMISSION OF THE DECLARATION OF VOJIN G.
`OKLOBDZIJA, PH.D., IN SUPPORT OF FG SRC LLC’S
`PRELIMINARY RESPONSE
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 1
`
`
`
`BEFORE THE PATENT TRIAL AND APPEAL BOARD
`
`XILINX, LLC,
`Petitioner,
`v.
`FG SRC LLC,
`Patent Owner.
`
`IPR2021-00633
`Patent No. 7,149,867
`
`RESUBMISSION OF THE DECLARATION OF VOJIN G.
`OKLOBDZIJA, PH.D., IN SUPPORT OF FG SRC LLC’S
`PRELIMINARY RESPONSE
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 1
`
`
`
`UNITED STATES PATENT AND TRADEMARK OFFICE
`
`
`
`
`
`
`
`BEFORE THE PATENT TRIAL AND APPEAL BOARD
`
`
`
`
`
`
`
`INTEL CORPORATION,
`Petitioner,
`
`v.
`
`FG SRC LLC,
`Patent Owner.
`
`
`
`
`
`
`
`IPR2020-01449
`Patent No. 7,149,867
`
`
`
`
`
`
`
`
`
`
`
`
`
`DECLARATION OF VOJIN G. OKLOBDZIJA, PH.D., IN
`SUPPORT OF FG SRC LLC’S PRELIMINARY RESPONSE
`
`
`
`
`
`
`
`
`
`I, Dr. Vojin G. Oklobdzija, under the penalty of perjury under the laws of
`
`the United States, declare that the following is true and correct based on the best of
`
`my ability.
`
`
`
`Date: 4 December 2020
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`Signed:
`
`______________________
`
`
`
`
`
`VOJIN G. OKLOBDZIJA, PH.D.
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 2
`
`
`
`1.
`
`I have been retained by DiMuro Ginsberg, P.C., as an independent
`
`technical expert in the Expert in the Inter Partes Review dispute between FG SRC,
`
`and Intel Corp, case, No. IPR2020-01449 which involves U.S. Patent No.
`
`7,149,867 (“the ’867 Patent”).
`
`2.
`
`I have been paid for my work as a technical expert at my rate of $500
`
`per hour. My compensation does not in any way depend on the outcome of this
`
`review, and I have no personal interest in the outcome of this review.
`
`I.
`
`Qualifications
`
`3.
`
`I am an expert in the field of digital integrated circuit design. I have
`
`over 45 years of relevant design experience working in the field of electrical
`
`engineering: analog and digital design, processor and microprocessor design,
`
`testing, optimization and performance.
`
`4.
`
`I hold a Master of Science (1978) and PhD (1982) in Computer
`
`Sciences with minor in Electronics, from UCLA, and a Dipl. Ing. (MSEE
`
`equivalent), in Electronics and Telecommunications, from the University of
`
`Belgrade, Yugoslavia (1971).
`
`5.
`
`My career spans 4 years at Xerox Microelectronics, 9 years at IBM T.
`
`J. Watson Research Center, over 20 years in academia, and 28 years as a
`
`consultant. At IBM I have been involved in two parallel computer projects: GF-
`
`11, which was 560 processor parallel computer, which held a world record in 1989
`
`2
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 3
`
`
`
`
`
`
`
`of 11 Giga Flop peak performance, and TF-1, the first machine to achieve 1 Terra-
`
`Flop peak performance, containing 32,000 processors.
`
`6.
`
`I have consulted extensively in the areas of microprocessor design and
`
`architecture for the Silicon Valley companies such as Sun Microsystems, Bell
`
`Laboratories, Texas Instruments, Hitachi, Fujitsu, Siemens, Sony, Intel, Samsung,
`
`and others that are listed in my CV.
`
`7.
`
`I am currently a Professor Emeritus at the University of California,
`
`Davis, continuing my research activities, reviewing papers, and attending
`
`conferences and seminars. In academia I have taught courses in computer
`
`architecture, digital design, high-performance computer architecture and specialty
`
`courses in computer engineering at several prestigious universities world-wide (see
`
`my CV, Attachment A.).
`
`8.
`
`I have been designing microprocessors for over 40 years. My current
`
`work involves design and optimization of processors used in machine learning. I
`
`have done extensive work on the CPU and memory architecture while working for
`
`Skyera Inc, a Silicon Valley startup company.
`
`9.
`
`From 1991 to 2006, I was a tenured Full Professor at the University of
`
`California, Davis. While there, I established a Computer Engineering (CE)
`
`program in the Electrical Engineering Department, which later became the
`
`Electrical and Computer Engineering Department to reflect the addition of
`
`
`
`3
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 4
`
`
`
`Computer Engineering. I taught all the important courses in the CE curriculum,
`
`such as Digital Systems I and Digital Systems II, Computer Architecture,
`
`Assembly Language and Computer Organization, Digital Integrated Circuits, and
`
`graduate courses, such as Advanced Logic Design, Computer Architecture, High-
`
`Performance Computer Architecture and Computer Arithmetic. During my tenure
`
`at other universities, I also taught courses in Computer Architecture, VLSI Design,
`
`Low-Power VLSI Circuits Design, and Digital Logic Design.
`
`10.
`
`I established digital design laboratory at U.C. Davis where FPGA
`
`chips were used to implement student design projects. I supervised and created
`
`laboratory exercises including use of FPGA. In 1995 I attended the first Workshop
`
`on FPGA held at Napa Valley and I wrote a funding proposal for a project in
`
`reconfigurable computing. I proposed reconfigurable computing elements which
`
`will adopt to the most optimal topology as the computation requirements change.
`
`11.
`
`I started the Advanced Computer System Engineering Laboratory
`
`(ACSEL), at the University of California, Davis in 1992. ACSEL consisted of my
`
`graduate students, professors associated with the group, industrial researchers, and
`
`past doctoral students. ACSEL has been working on the problems associated with
`
`computer system design.
`
`12.
`
`Since 1995, I have been a Fellow of IEEE (Institute of Electrical and
`
`Electronics Engineers), a professional organization with over 400,000 members in
`
`4
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 5
`
`
`
`
`
`
`
`more than 160 countries. IEEE states: “IEEE Fellow is a distinction reserved for
`
`select IEEE members whose extraordinary accomplishments in any of the IEEE
`
`fields of interest are deemed fitting of this prestigious grade elevation.” No more
`
`than 0.1% of the IEEE voting membership on record may be elevated to Fellow in
`
`a year. Since 2015, I have been a Life Fellow of IEEE.
`
`13. From 2014 to 2016, I served as President of IEEE Circuits and
`
`Systems Society, one of the oldest IEEE Societies. I served for 8 years on the
`
`IEEE Technical Activities Board, as Vice President for Technical Activities, and
`
`Chair of Vision Committee of IEEE Circuits and Systems Society prior to 2014.
`
`14. Upon my retirement as a university professor in 2012, I returned to
`
`work full-time in the industry. I joined Skyera Inc. (Skyera), a startup in San Jose,
`
`California, where I had the title of Senior Director, Processor Design. I managed a
`
`group of engineers involved in designing a proprietary processor for Skyera Inc.
`
`Skyera processor consisted of many CPUs on the chip and an efficient memory
`
`architecture was very important.
`
`15. When Skyera was acquired in 2014 by Hitachi, I started working as a
`
`consultant for Wave Semi Inc., again on the multi CPU chip design. My work was
`
`on the CPU and arithmetic elements of the processor.
`
`16.
`
`In December of 2015 I started working with Esperanto Technologies
`
`Inc. (Esperanto Tech.), a startup company working on a “machine-learning” chip
`
`
`
`5
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 6
`
`
`
`
`
`
`
`which I officially joined in June 2016. During my work at Esperanto Tech.,
`
`Personally worked on CPU and memory design.
`
`17.
`
`In April of 2018 I switched jobs and joined SambaNova Systems Inc.
`
`(SNS Inc.), a Palo Alto based startup that is one of the three leading companies in
`
`machine learning. I have been working on the CPU design for a chip containing
`
`tens of thousands of processors. I designed specialized CPU tailored for machine
`
`learning.
`
`18. My qualifications for forming the opinions set forth in this report are
`
`listed in this section and in my curriculum vitae, which is attached hereto as
`
`Exhibit A. Exhibit A also includes a list of my publications, identifies each person
`
`or entity from whom I have received compensation or funding for work in my area
`
`of expertise or to whom I have provided professional services, including a list of
`
`all other cases in which I have testified during at least the previous five years.
`
`19.
`
`I base my opinions below on my professional training and experience
`
`and my review of documents and materials produced in this review.
`
`II. Bases Of Opinions
`
`20. The basis and reasoning of my opinions include my education,
`
`training, and experience as an engineer, including my 45 years of experience
`
`designing microprocessors. In the course of conducting my analysis and forming
`
`my opinions, I have considered the materials listed below:
`
`
`
`6
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 7
`
`
`
`
`
`a. U.S. Patent No. 7,149,867 to Daniel Poznanovic, et al., filed June16,
`2004, and issued on December12, 2006 (“’867 patent”) and its file
`history;
`
`b. X. Zhang et al., Architectural Adaptation of Application-Specific
`Locality Optimizations, IEEE (1997) (“Zhang”);
`
`c. R. Gupta, Architectural Adaptation in AMRM Machines, IEEE (2000)
`(“Gupta”);
`
`d. A. Chien and R. Gupta, MORPH: A System Architecture for Robust
`Higher Performance Using Customization,” IEEE (1996)(“Chien”);
`
`e. Chien et al., Safe and Protected Execution for the Morph/AMRM
`Reconfigurable Processor, IEEE (1999);
`
`f. Declaration of Stanley Shanfield, Ph.D.;
`
`g. Declaration of Rajesh K. Gupta;
`
`h. Declaration of J. Munford;
`
`i. Provision Application No. 60-479,339;
`
`j. 2020-08-10 Intel's Petition for IPR Review of U.S. Patent No.
`7,149,867;
`
`k. U.S. Patent 8,713,518;
`
`l. Book: John L. Hennessy and David A. Patterson, “Computer
`Architecture: A Quantitative Approach” (The Morgan Kaufmann Series
`in Computer Architecture and Design); and
`
`m. Book: David Culler, “Parallel Computer Architecture: A
`Hardware/Software Approach” (The Morgan Kaufmann Series in
`Computer Architecture and Design);
`
`n. Intel’s IPR petition in this matter and its exhibits;
`
`o. Declaration Of Ryan Kastner, Ph.D. In Support Of FG SRC LLC’s
`Opening Claim Construction Brief in FG SRC LLC v. Intel Corp., No.
`6:20-cv-00315-ADA (W.D. Texas), filed April 24, 2020;
`
`p. and any other materials referenced herein.
`
`7
`
`
`
`
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 8
`
`
`
`
`
`
`
`21. My opinions in this declaration are based on the understanding of a
`
`person of ordinary skill in the art at the time of the invention of the claims in
`
`the’867 Patent.
`
`22.
`
`In assessing the level of skill of a person of ordinary skill in the art, I
`
`have considered the type of problems encountered in the art, the prior solutions to
`
`those problems found in the prior art references, the rapidity with which
`
`innovations are made, the sophistication of the technology, the level of education
`
`of active workers in the field, and my own experience working with those of skill
`
`in the art at the time of the invention.
`
`23. A person of ordinary skill in the art (“POSITA”) at the time of the
`
`filing of the ’867 patent would typically have at least an MS Degree in Computer
`
`Engineering, Computer Science, or Electrical Engineering, or equivalent work
`
`experience, along with at least three years of experience related specifically to
`
`computer architecture, hardware design, and reconfigurable processors. In
`
`addition, a POSITA would be familiar with hardware description languages and
`
`design tools and methodologies used to program a reconfigurable processor.
`
`24.
`
`I am very familiar with this level of skill. In the course of my 45
`
`years of processor design and research, I have supervised and worked with
`
`engineers in this field having the level of skill identified above.
`
`
`
`8
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 9
`
`
`
`
`
`
`
`25.
`
`I understand that the words of a claim are generally given their
`
`ordinary and customary meaning, that is, the meaning that the term would have to
`
`a person of ordinary skill in the art in question at the time of the invention
`
`26.
`
`I understand that a claim term that does not use the word “means” is
`
`presumed not to be a means-plus-function term. I understand that a term that does
`
`not use the word “means” would be construed as a means-plus-function term if it
`
`does not describe structure to a POSITA. Conversely, I understand that if a term
`
`describes structure to a POSITA, itis not a means-plus-function term.
`
`III. Legal Framework
`
`27. A patent has several components, including an abstract, drawings, a
`
`written description detailing different embodiments of the invention (i.e., the
`
`specification), and numbered claims at the end of the patent. It is the numbered
`
`claims that define metes and bounds of the properties that the patentee has the right
`
`to exclude other from infringing.
`
`28. A patent, once issued or granted, is entitled to a presumption of
`
`validity. See Pfizer, Inc. v. Apotex, Inc., 480 F.3d 1348, 1359-60 (Fed. Cir. 2007).
`
`However, this presumption can be overcome by clear and convincing evidence to
`
`the contrary. Id. Validity is routinely challenged post-issuance, and courts often
`
`invalidate the patent, on the ground that the patent fails to meet one or more
`
`statutory requirements, e.g., by claiming a non-patentable subject matter, such as
`
`
`
`9
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 10
`
`
`
`
`
`
`
`an abstract idea, in violation of 35 U.S.C. § 101; by being not novel and anticipated
`
`by prior art under § 102; by being obvious in view of prior art under § 103; and/or
`
`lacking sufficient disclosures or being indefinite, in violation of § 112.
`
`29. Section 102 first defines “prior art” that would anticipate and, thus,
`
`invalidate the patent. The term “prior art” is a patent term of art for the technology
`
`that was known or used before the filing of the patent. For example, if the subject
`
`matter of the invention was already patented or described in a printed publication
`
`anywhere in the world before the invention claimed in the patent, such prior art
`
`would invalidate the patent. 35 U.S.C. § 102(a) (pre-AIA).
`
`30. Section 103 is broader than § 102 in a sense that § 103 forbids
`
`issuance of a patent even if “the invention is not identically disclosed or described
`
`as set forth in section 102, if the differences between the subject matter sought to
`
`be patented and the prior art are such that the subject matter as a whole would have
`
`been obvious at the time the invention was made to a person having ordinary skill
`
`in the art to which said subject matter pertains.” 35 U.S.C. § 103(a) (pre-AIA).
`
`31. Measuring the obviousness under § 103, a court determines “the scope
`
`and content of the prior art,” ascertains “differences between the prior art and the
`
`claims at issue,” and resolves “the level of ordinary skill in the pertinent art.”
`
`Graham v. John Deere Co., 383 U.S. 1, 17 (1966). Secondary considerations such
`
`as “commercial success, long felt but unsolved needs, failure of others . . . might
`
`
`
`10
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 11
`
`
`
`
`
`
`
`be utilized to give light to the circumstances surrounding the origin of the subject
`
`matter sought to be patented.” Id. at 17-18; see KSR Int’l Co. v. Teleflex Inc., 550
`
`U.S. 398, 415 (2007) (“Graham set forth a broad inquiry and invited courts, where
`
`appropriate, to look at any secondary considerations that would prove
`
`instructive.”).
`
`32.
`
`It is my understanding that the information that is used to evaluate
`
`whether an invention is new and not obvious is generally referred to as “prior art.”
`
`Prior art generally includes U.S. and foreign patents and U.S. and foreign printed
`
`publications (e.g., published patent applications (before issued as a patent), books,
`
`journal publications, presentation files, posters, articles on websites, product
`
`manuals, etc.) that existed before the earliest filing date (the “effective filing date”)
`
`of the claims in the patent. A patent will be prior art if it was filed before the
`
`effective filing date of the claimed invention, while a printed publication will be
`
`prior art if it was publicly available before that date.
`
`33.
`
`In addition to the patents and printed publications, a product used in
`
`public or on sale in the U.S. more than one year prior to the effective filing date of
`
`a patent can be prior art to that patent. I understand that a product is considered
`
`“on sale” when (i) the product embodying the invention is offered for commercial
`
`sale, and (ii) the invention was ready for patenting. An invention is shown to be
`
`“ready for patenting” when there is proof of a reduction to practice or proof that
`
`
`
`11
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 12
`
`
`
`prior to the critical date the inventor had prepared drawings or other descriptions of
`
`the invention that were sufficiently specific to enable a person skilled in the art to
`
`practice the invention.
`
`34.
`
`It is my understanding that a claimed invention is not patentable if it
`
`would have been obvious to a person of ordinary skill in the field of the invention
`
`at the time the invention was made.
`
`35.
`
`It is my understanding that the following standards govern the
`
`determination of whether a claim in a patent is obvious. I have applied these
`
`standards in my evaluation of whether the claims of the ’933 and ‘976 Patents that
`
`were asserted in the E.D. Tex. Litigation would have been considered obvious in
`
`light of the prior art.
`
`36.
`
`It is my understanding that to find a claim in a patent obvious, one
`
`must make certain findings regarding the claimed invention and the prior art.
`
`Specifically, the obviousness question requires consideration of four factors
`
`(although not necessarily in the following order):
`
`the scope and content of the prior art;
`
`the differences between the prior art and the claims at issue;
`
`the knowledge of a person of ordinary skill in the pertinent art; and
`
` whatever objective factors indicating obviousness or non-obviousness may
`be present in any particular case.
`37.
`It is my understanding that the obviousness inquiry should not be
`
`done in hindsight, but must be done using the perspective of a person of ordinary
`
`12
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 13
`
`
`
`
`
`
`
`skill in the relevant art as of the effective filing date of the patent claim. The
`
`prohibition against using hindsight applies to both the invention and the
`
`identification of the problem that the invention solves.
`
`38.
`
`It is my understanding that the obviousness inquiry may also consider
`
`certain objective indicia of non-obviousness. Such objective factors indicating
`
`obviousness or non-obviousness may include: commercial success of products
`
`covered by the patent claims; a long-felt need for the invention; failed attempts by
`
`others to make the invention; copying of the invention by others in the field;
`
`unexpected results achieved by the invention; praise of the invention by the
`
`infringer or others in the field; the taking of licenses under the patent by others;
`
`expressions of surprise by experts and those skilled in the art at the making of the
`
`invention; and the patentee proceeded contrary to the accepted wisdom of the prior
`
`art.
`
`39.
`
`It is my understanding that the fact finder must determine whether
`
`potential evidence of secondary considerations is relevant. With respect to
`
`evidence offered for each secondary consideration, the fact finders must ascertain
`
`whether there is a nexus between the claimed invention and the evidence
`
`establishing the secondary consideration (commercial success, industry praise, etc.)
`
`and determine the probative value of secondary-considerations evidence for
`
`rebutting a prima facie case of obviousness.
`
`
`
`13
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 14
`
`
`
`40.
`
`I understand that the obviousness analysis requires a comparison of
`
`the properly construed claim language to the prior art on a limitation-by-limitation
`
`basis. The Supreme Court in KSR elaborated upon the framework for analyzing
`
`obviousness it had set forth in previous cases. See 550 U.S. 398. KSR rejected the
`
`Federal Circuit’s rigid application of the teaching, suggestion, or motivation test
`
`for obviousness in favor of an expansive and flexible approach using common
`
`sense. See id. at 415-22. KSR specifically cautioned against granting patents that
`
`claim nothing more than combinations of known elements driven by non-
`
`innovative factors such as market demands. Id. at 415-19. The Court there also
`
`stressed the need for caution before upholding the validity of patents that are
`
`merely combinations of elements found in the prior art. Id. The Court has
`
`observed that, if a person of ordinary skill in the art can implement the claimed
`
`invention as a predictable variation of a known invention, it is obvious. Id. Also,
`
`“hindsight” reconstruction cannot be used to combine references together to reach
`
`a conclusion of obviousness. Id. at 421.
`
`41.
`
`It is my understanding that exemplary rationales that may support a
`
`conclusion of obviousness include:
`
` combining prior art elements according to known methods to yield
`predictable results;
` simple substitution of one known element for another to obtain predictable
`results;
` use of known techniques to improve similar devices (methods or products)
`in the same way;
`
`14
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 15
`
`
`
`
`
`
`
` applying a known technique to a known device (method or product) ready
`for improvement to yield predictable results;
` “obvious to try,” i.e., choosing from a finite number of identified,
`predictable solutions with a reasonable expectation of success;
` known work in one field of endeavor may prompt variations of it for use in
`either the same field or a different one based on design incentives or other
`market forces if the variations would have been predictable to one of
`ordinary skill in the art; and
` some teaching, suggestion, or motivation in the prior art that would have led
`one of ordinary skill to modify the prior art reference or to combine prior art
`reference teachings to arrive at the claimed invention.
`42. Thus, when considering a prior art reference for purposes of an
`
`obviousness analysis, the reference must be taken for everything it teaches.
`
`43.
`
`I understand that a claim might be obvious in light of a single
`
`reference, without the need to combine references, if the elements of the claim that
`
`are not found explicitly or inherently in the reference can be supplied by the
`
`knowledge of one skilled in the art, including the common sense of one of skill in
`
`the art.
`
`44. An obviousness evaluation can also be based on a combination of
`
`multiple prior art references. The prior art references themselves may provide a
`
`suggestion, motivation, or reason to combine, but other times the nexus linking two
`
`or more prior art references is simple common sense. I further understand that an
`
`obviousness analysis recognizes that market demand, rather than scientific
`
`literature, often drives innovation, and that a motivation to combine references may
`
`be supplied by the direction of the marketplace.
`
`
`
`15
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 16
`
`
`
`
`
`
`
`45.
`
`I understand that practical and common-sense considerations should
`
`guide a proper obviousness analysis, because familiar items may have obvious uses
`
`beyond their primary purposes. A person of ordinary skill in the art looking to
`
`overcome a problem will often be able to fit the teachings of multiple publications
`
`together like pieces of a puzzle. An obviousness analysis, therefore, takes into
`
`account the inferences and creative steps that a person of ordinary skill in the art
`
`would employ under the circumstances.
`
`46.
`
`I understand that a particular combination may be proven obvious
`
`merely by showing that it was obvious to try the combination. For example, when
`
`there is a design need or market pressure to solve a problem and there are a finite
`
`number of identified, predictable solutions, a person of ordinary skill has good
`
`reason to pursue the known options within his or her technical grasp because the
`
`result is likely the product not of innovation but of ordinary skill and common
`
`sense which led to a reasonable expectation of success.
`
`47.
`
`It is my understanding that the combination of familiar elements
`
`according to known methods is likely to be obvious when it does no more than
`
`yield predictable results. When a work is available in one field of endeavor, design
`
`incentives and other market forces can prompt variations of it, either in the same
`
`field or a different one.
`
`
`
`16
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 17
`
`
`
`
`
`
`
`48.
`
`I understand that when a patent simply arranges old elements with
`
`each performing the same function it had been known to perform and yields no
`
`more than one of ordinary skill in the art would reasonably expect from such an
`
`arrangement, the combination is obvious. A proper obviousness analysis focuses
`
`on what was known or obvious to a person of ordinary skill in the art, not just the
`
`patentee. Accordingly, any need or problem known in the field of endeavor at the
`
`time of invention and addressed by the patent can provide a reason for combining
`
`the elements in the manner claimed.
`
`49.
`
`In sum, it is my understanding that prior art teachings are properly
`
`combined where a person of ordinary skill in the art, having the understanding and
`
`knowledge reflected in the prior art and motivated by the general problem facing
`
`the inventor, would have been led to make the combination of elements recited in
`
`the claims. Under this analysis, the prior art references, or any need or problem
`
`known in the relevant field at the time of the invention, can provide a reason for
`
`combining the elements of multiple prior art references in the claimed manner.
`
`But, as stated previously, I understand that “hindsight” reconstruction cannot be
`
`used to combine references together to reach a conclusion of obviousness.
`
`50.
`
`It is my understanding that the “basic rule of patent misuse [is] that
`
`the patentee may exploit his patent but may not ‘use it to acquire a monopoly not
`
`embraced in the patent.’” Princo Corp. v. Int’l Trade Comm’n, 616 F.3d 1318,
`
`
`
`17
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 18
`
`
`
`1327 (Fed. Cir. 2010). Thus, I understand that patent misuse occurs when “the
`
`patentee has impermissibly broadened the ‘physical or temporal scope’ of the
`
`patent grant with anticompetitive effect.” Windsurfing Int’l Inc. v. AMF, Inc., 782
`
`F.2d 995, 1001 (Fed. Cir. 1986). The Supreme Court explained that “[t]here is
`
`nothing in the right granted the patentee to keep others from using, selling, or
`
`manufacturing his invention which empowers him to insist on payment not only
`
`for use but also for producing products which do not employ his discoveries at all.”
`
`Zenith Radio Corp. v. Hazeltine Research, Inc., 395 U.S. 100, 139 (1969).
`
`IV. Conventional Computer Architecture
`
`51. Conventional computers utilize general purpose processors /
`
`microprocessors employing a Von Neumann architecture. In a conventional
`
`computer, hardware is fixed and cannot be changed after manufacturing. To
`
`execute a software program, the processor goes through a fixed routine of steps
`
`called the fetch-execute cycle consisting of instruction fetch, instruction decode,
`
`instruction execution, data memory access, and data write back.
`
`52.
`
`Since 1965, the speed of processors has risen exponentially, which
`
`predicted that the number of transistors on processors would double nearly every
`
`24 months (Moore’s law). Moore’s law held true until the early 2000s, when
`
`microprocessor manufacturers were no longer able to dramatically increase
`
`processor performance by increasing transistor density. Focus shifted to multicore
`
`18
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 19
`
`
`
`
`
`
`
`chips to continue improving processor performance. This has resulted in
`
`microprocessors with much higher power consumption, which has made electricity
`
`a considerable operating expense for large computing centers.
`
`53. At the time of the ’867 patent, there was considerable pressure in the
`
`industry for computing systems with drastically higher performance, lower
`
`operating expense, lower power usage, and lower space requirements. The
`
`inventions of the ’867 patent very drastically improved all of these areas. It is my
`
`understanding that addressing a long-felt industry need is an important indication
`
`of non-obviousness which must be considered in any obviousness analysis.
`
`54. The ’867 patent relates to the use of reconfigurable processors such as
`
`FPGAs. Ex. 1001, 1:16-24, 5:26-29. An FPGA is a reprogrammable integrated
`
`circuit that contains an array of programmable logic blocks and memory elements
`
`connected via programmable interconnect. FPGA are programmable to perform
`
`specific functions. Programming an FPGA creates a hardware accelerated
`
`implementation of a particular algorithm that efficiently executes the algorithm.
`
`Hardware is thus able to adapt to the requirements of the software. A binary file
`
`called bitstream is used to configure an FPGA. Reconfigurable processors like
`
`FPGA’s thus do not use software “instructions” like a conventional CPU.
`
`55. Conventional CPUs, on the other hand, execute an algorithm by
`
`performing a sequence of software instructions. This allows great flexibility in a
`
`
`
`19
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 20
`
`
`
`
`
`
`
`conventional CPU; it can implement any software. But it is unable to be
`
`customized towards the any particular algorithm, because the hardware is fixed.
`
`Therefore, while a conventional CPU is more versatile, FPGAs are much more
`
`efficient at the particular algorithm for which their hardware is configured.
`
`56. A simple memory requests data when it is required for computation.
`
`Prefetching, in contrast, requests data before it is required, so that it is available
`
`when needed. To perform this task, the prefetch unit must be configured to know
`
`what data to retrieve, and when.
`
`V. The Prior Art
`
`57. Dr. Shanfield testifies that “unlike general-purpose processors, which
`
`have fixed hardware, FPGA processors have user-programmable functional units
`
`and interconnections that are customizable for whatever particular software
`
`application is to be run on the processor. See EX1001, 6:5-19. Thus, instead of
`
`adapting a program’s instructions to match the requirements of the computer
`
`hardware resources as in a conventional general-purpose processor, the hardware
`
`resources of an FPGA (or related programmable logic technology) are
`
`essentially adapted to conform to the program (and specifically, to perform the
`
`algorithms in the program using reconfigurable hardware logic circuits).” Ex.
`
`1006, ¶ 73 (emphasis added).
`
`
`
`20
`
`Patent Owner FG SRC LLC
`IPR2021-00633, Ex. 2001, p. 21
`
`
`
`
`
`
`
`58. Thus, according to Dr. Shanfield, a FPGA does not have program
`
`instructions, and instead is adapted to conform to the program. This disqualifies
`
`Zhang, Chien, and Gupta, as they are all dealing with a fixed hardware CPU which
`
`runs under the program instructions, according to Dr. Shanfield’s own declaration.
`
`Dr. Shanfield further opines that “some of the names given to computer processors
`
`that are implemented in FPGA include “FPGA processors,” “reconfigurable
`
`processors,” “soft processors,” and “soft processor cores.” Id. This matches the
`
`terminology used in the ’867 patent. In contrast, Zhang, Chien, and Gupta are
`
`referring to a “fixed function hard wired CPU or processor” operating under the
`
`program’s instructions, i.e., conventional CPUs.
`
`59. Dr. Shanfield recognizes that the ’867 patent includes a reconfigurable
`
`processor:
`
`The ’867 patent seeks to accomplish this by employing a ‘data
`prefetch unit’ to prefetch from memory ‘only data required for
`computation … within
`the memory hierarchy’ of the
`reconfigurable processor before the data is needed for
`processing. Id., 7:23-8:41. Logic block 300 is ‘a simple logic
`block’ that may include computational functional units 301,
`control functional units (not shown), and data access units 302,
`303 and 403. Id., 7:25-28. Logic block 300 can read and write
`data stored on ‘memory device 305 or block RAM memory
`307’ of the reconfigurable processor. Id., 7:28-32. Also
`attached to the reconfigurable processor is the external
`memory at the top of Figure 5.”
`
`Ex. 1006, ¶ 79 (emphasis added). This differenti
Accessing this document will incur an additional charge of $.
After purchase, you can access this document again without charge.
Accept $ Charge
Still Working On It
This document is taking longer than usual to download. This can happen if we need to contact the court directly to obtain the document and their servers are running slowly.
Give it another minute or two to complete, and then try the refresh button.
A few More Minutes ... Still Working
It can take up to 5 minutes for us to download a document if the court servers are running slowly.
Thank you for your continued patience.
This document could not be displayed.
We could not find this document within its docket. Please go back to the docket page and check the link. If that does not work, go back to the docket and refresh it to pull the newest information.
Your account does not support viewing this document.
You need a Paid Account to view this document. Click here to change your account type.
Your account does not support viewing this document.
Set your membership
status to view this document.
With a Docket Alarm membership, you'll
get a whole lot more, including:
- Up-to-date information for this case.
- Email alerts whenever there is an update.
- Full text search for other cases.
- Get email alerts whenever a new case matches your search.
One Moment Please
The filing “” is large (MB) and is being downloaded.
Please refresh this page in a few minutes to see if the filing has been downloaded. The filing will also be emailed to you when the download completes.
Your document is on its way!
If you do not receive the document in five minutes, contact support at support@docketalarm.com.
Sealed Document
We are unable to display this document, it may be under a court ordered seal.
If you have proper credentials to access the file, you may proceed directly to the court's system using your government issued username and password.
Access Government Site
