APPENDIX A
`APPENDIX A
`
`1
`1
`
`(cid:36)(cid:83)(cid:83)(cid:79)(cid:72)(cid:3)(cid:44)(cid:81)(cid:70)(cid:17)(cid:3)(cid:89)(cid:17)(cid:3)
`(cid:52)(cid:88)(cid:68)(cid:79)(cid:70)(cid:82)(cid:80)(cid:80)(cid:3)(cid:44)(cid:81)(cid:70)(cid:82)(cid:85)(cid:83)(cid:82)(cid:85)(cid:68)(cid:87)(cid:72)(cid:71)(cid:3)
`(cid:44)(cid:51)(cid:53)(cid:21)(cid:19)(cid:20)(cid:27)(cid:16)(cid:19)(cid:20)(cid:22)(cid:20)(cid:24)
`(cid:40)(cid:91)(cid:75)(cid:76)(cid:69)(cid:76)(cid:87)(cid:3)(cid:21)(cid:19)(cid:19)(cid:21)-B
`
`Apple Inc. v.
`Qualcomm Incorporated
`IPR2018-01315
`Exhibit 2002-B
`
`

`

`CURRICULUM VITA
`
`MASSOUD PEDRAM
`
`
`
`
`Personal Information
`
`Charles Lee Powell Chair in Electrical Engineering and Computer Science
`University of Southern California
`Ming Hsieh Department of Electrical Engineering
`3740 McClintock Ave – EEB 300B
`Los Angeles CA 90089-2562
`Email: pedram@usc.edu
`Office: (213) 740-4458
`Fax: (213) 740-9803
`URL: http://www.mpedram.com/
`Wiki: https://en.wikipedia.org/wiki/Massoud_Pedram
`
`Impact on the Field
`
` Advancing the theory and practice of energy-efficient computing and introducing methodologies,
`design solutions, and automation algorithms for reducing power dissipation in electronic circuits
`and systems, wireless ad hoc networks, computation/communication tradeoffs, wired and wireless
`routing protocols, and modeling/design of electrical energy storage systems, and power
`conversion circuitry
`
`Research Interests
`
`
`
`Energy-efficient computing, power-aware design methodologies and techniques, power/timing
`modeling and analysis in VLSI circuits, power/thermal management and control, power
`conversion and regulation, smart grid technologies, electrical energy storage systems, embedded
`systems, power-aware wireless networks and mobile ad hoc networks, cloud computing and data
`center resource provisioning and management, beyond-CMOS devices and circuits,
`superconductive electronics
`
`Education
`
` University of California at Berkeley, Ph.D. in Electrical Engineering and Computer Sciences, 1991
` University of California at Berkeley, M.S. in Electrical Engineering and Computer Sciences, 1989
` California Institute of Technology, B.S. in Electrical Engineering, 1986
`
`Employment History
`
` Charles Lee Powell Chair in Electrical Engineering and Computer Science in the Viterbi School of
`Engineering, University of Southern California, 2017-present
` Stephen and Etta Varra Professor in the Viterbi School of Engineering, University of Southern
`California, 2013-2017
`
`2
`
`

`

` Professor, Department of Electrical Engineering, University of Southern California, 2000-2012
` Associate Professor, Department of Electrical Engineering, University of Southern California, 1996-
`2000
` Assistant Professor, Department of Electrical Engineering, University of Southern California, 1991-
`1996
` Part-time Research Position, Xerox Palo Alto Research Center, 1987-1989
` Graduate Student Researcher, Department of Electrical Engineering and Computer Sciences,
`University of California at Berkeley, 1986-1991
`
`Honors and Awards
`
`
`
` Best Paper Award of the Asia and South Pacific Design Automation Conference, Jan. 2019
` USC Viterbi School of Engineering Senior Research Award, 2017
`“For contributions to modeling and design of low power VLSI circuits and systems, and energy
`
`efficient computing,” IEEE Circuits and Systems Society Charles A. Desoer Technical Achievement
`Award, 2015
`The Second Most Prolific and Second Most Cited Author Awards from the 20th Anniversary Intʼl
`Symp. on Low Power Electronics and Design, Rome, Italy, Jul. 2015
` Frequent Author Award (Top Three Author Award) at the 20th Anniversary Asia and South Pacific
`Design Automation Conference, Chiba/Tokyo, Japan, Jan. 2015
` ACM SIGDA Distinguished Service Award, 2014
` Best Paper Award of the ACM/IEEE Intʼl Symp. on Low Power Design and Electronics, Aug. 2014
` Best Paper Award of the IEEE Computer Society Annual Symp. on VLSI, Jul. 2014
` Recognized as one of the four DAC Prolific Authors (with 50+ papers) and the DAC Bronze Cited
`Author at the 50th anniversary of the Design Automation Conf., Austin, TX, Jun. 2013
` 2013 DAC Volunteer Service Award sponsored by IEEE CEDA
` Best Paper Awards of the 1989, 2000, and 2012 IEEE Int'l Conference on Computer Design, VLSI in
`Computers and Processors
` ACM Distinguished Scientist, 2008
` ACM SIGDA Service Award, 2004
`“For contributions to the theory and practice of low-power design and CAD,” IEEE Fellow, 2001
`
` ACM SIGDA Distinguished Service Award, 2000
` Presidential Early Career Award for Scientists and Engineers, 1996
` NSF's Young Investigator Award, 1994
` NSF's Research Initiation Award, 1992
` 2007 IEEE Trans. on Circuits and Systems Guillemin-Cauer Best Paper Award
` Honorable Mention Award at the 2008 Intʼl Symp. on Low Power Electronics and Design
` Best Paper Awards of the 33rd ACM/IEEE Design Automation Conference, Jun. 1996 and the 42nd
`ACM/IEEE Design Automation Conference, Jun. 2005
` Distinguished Paper Citation of the IEEE Int'l Conference on Computer Aided Design, 1990
` 1996 IEEE Circuits and Systems Society VLSI Systems Transactions Best Paper Award
`
`3
`
`

`

`University Service
`
` Member of the Computer Engineering Faculty Recruitment Committee, 2010-2011, 2013/2014,
`2014/2015, 2016-2017
` Member of the VSoE Research Committee at USC, Sept. 2013 - 2017
` Member of the VSoE Transformative Faculty Hire Committee, Sept. 2013 - 2016
` Member of the Ming Hsieh Institute's Advisory Council, Jul. 2013 – Dec. 2015
` Chair of a faculty Promotion Committee in the EE department, 2014/2015, 2016-2017
` Member of the EE Dept. Faculty Recruitment Committee, 2014/2015
` Served on the Best Dissertation Selection Committee in the EE Dept., 2013
`Internal reviewer for an NSF Career Program proposal, 2013
`
` Chaired committee for evaluating Janet Rovedaʼs Recruitment as an associate professor, 2012
` Division Director of USC Computer Engineering Division, Dec. 2005-Jun. 2010, and Acting Division
`Director at the end of 2012 and early 2013
` Served as the Chair of the 2005 Distinguished Lecture Series of the EE Dept.
` Served as the Associate Director of the CENG division of the EE Department at USC from 1998 to
`2001
` Served on various departmental committees including the Faculty Merit Review Committee,
`Faculty Recruitment Committee, and the Promotion Committees in the EE department
` Chaired the Outstanding Research Paper Award Committee of the EE-Systems Department at
`USC in 1999
` Served on the Graduate Student Admissions Committee for entering M.S. and Ph.D. students in
`the CENG division of the EE-Systems Department at USC
`
`Professional Service
`
`
`
`
`
` Participated in and contributed to the Computing Community Consortium (CCC) “Next Steps in
`Quantum Computing: Computer Scienceʼs Role,” May 22-23, 2018
` Associate Editor of Research, A Science Partner Journal, 2018-present
` Served on the IEEE CASS Fellow (Selection) Committee, 2018
`Executive Committee Chair of the Int'l Symp. on Low Power Electronics and Design, July 2012 -
`
`present
`Editor-in-Chief of the ACM Trans. on Design Automation of Electronic Systems, Jun. 2008–May
`2014
`Inaugural Editor-in-Chief of the IEEE Journal on Emerging and Selected Topics in Circuits and
`Systems, Jan. 2010–Dec. 2013
` Served as a member of the 2011 Selection Committee for the ACM SIGDA Outstanding New
`Faculty Award
` Served as the Chair of the Selection Committee for the IEEE CEDA and ACM SIGDA 2010 A.
`Richard Newton Technical Impact Award in Electronic Design Automation
` General Co-chair of the 2010 IEEE Intʼl Symp. on Circuits and Systems, Paris, France
` Associate Editor
`Foundations and Trends in Electronic Systems and Circuits Journal, Now Publishers, Inc.
`-
`of Delft, 2006-2014
`Journal of Low Power Electronics, 2005-2014
`IEEE Trans. on Computer Aided Design, 1997-2006
`
`-
`-
`
`4
`
`

`

`IEEE Trans. on Circuits and Systems I, 2002-2003
`-
`- ACM Trans. on Design Automation of Electronic Systems, 1998-2004
` Distinguished Lecturer/Speaker
`- Association for Computing Machinery (ACM), 2007-2015
`IEEE Solid State Circuits Society, 2001-2007
`-
` VP of Publications of the IEEE Circuits and Systems Society, 2005-2006
` Chair of the Distinguished Lecturer Program, IEEE Circuits and Systems Society, 2003-2004
` Member of the Board of Governors, IEEE Circuits and Systems Society, 2000-2003
` Member of the ACM-SIGDA Advisory Board, managing the ACM Outstanding Ph.D. Dissertation
`Award in Electronic Design Automation, the DAC Young Student Support Program, the
`Multimedia Monograph Series, and the SIGDA Technical Committees, 1996-2009
` Chair of the Best Paper Award Committee for the IEEE Trans. on Computer Aided Design, 1999
` Member of the Research or Technical Advisory Board
`- Atrenta Inc., 2003-2015
`Envis Inc., 2006-2009
`-
`PwrLite Inc., 2007-2009
`-
`Fulcrum Microsystems, 2001-2004
`-
`- Aplus Design Technologies Inc., 2000-2003
`- Magma Design Automation Inc., 1997-2002
`EPIC Design Technology, 1994-1997
`-
` General Chair
`- Int'l Symp. on Quality of Electronic Design, San Jose, CA, Apr. 2007
`- Int'l Symp. on Physical Design, Monterey, CA, Apr. 2003
`- Int'l Symp. on Low Power Electronics and Design, Monterey, CA, Aug. 1997
`- Int'l Symp. on Low Power Design, Laguna, CA, Apr. 1995
`Technical Chair
`- Int'l Symp. on Physical Design, Del Mar, CA, Apr. 2002
`- Int'l Symp. on Low Power Electronics and Design, Monterey, CA, Aug. 1996
`- Int'l Workshop on Low Power Design, Napa Valley, CA, Apr. 1994
`Executive Committee Member
`- Int'l Symp. on Low Power Electronics and Design, since 1996
`- Int'l Conference on Computer Aided Design, since 2006
`Technical Program Committee Member
`- The 18th CSI International Symposium on Computer Architecture & Digital Systems,
`Tehran, Iran, Oct. 7-8, 2015
`- Intʼl Conference on Hardware/Software Codesign and System Synthesis, 2013-2015
`- Symp. on Embedded Systems for Real-Time Multimedia (ESTIMedia), 2007-2012
`- Symp. on VLSI Design, Automation and Test (VLSI-DAT), 2012
`2009 Great Lakes Symp. on VLSI
`-
`2008 IEEE Intʼl Design and Test Workshop, Tunisia
`-
`- Symp. on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, Taiwan, 2009
`- NanoArch, 2007-2008
`- The 13th CSI Computer Conference (CSICCʼ08), Kish Island, Iran, March 9-11, 2007
`- Conference on VLSI – Design Automation Technologies, Taipei, Taiwan, 2006-2007
`1998-2000 Int'l Conference on Computer Aided Design
`-
`1998-2001 Int'l Symp. on Physical Design
`-
`1997-2000 Int'l Workshop on Logic Synthesis
`-
`2000 Asia and South Pacific Design Automation Conference
`-
`
`
`
`
`
`
`
`5
`
`

`

`-
`-
`-
`
`1998-2003 Design Automation and Test in Europe Conference
`1994-2000 Int'l Symp. on Low Power Electronics and Design
`2001-2003 Int'l Symp. on Quality of Electronic Design
`
`US Patents
`
`[S1]
`
`[S2]
`
`[S3]
`
`[S4]
`
`[S5]
`
`[S6]
`
`[S7]
`
`[S8]
`
`[S9]
`
`[S10]
`
`Pedram; Massoud (Beverly Hills, CA); Iranli; Ali (Los Angeles, CA), United States Patent Filed.
`“Dynamic backlight scaling for power minimization in a backlit TFT-LCD,” United States Patent
`8,094,118, Issued: Jan 10, 2012, Filed: Mar 2, 2006.
`Fallah; Farzan (San Jose, CA); Pakbaznia; Ehsan (Los Angeles, CA); Pedram; Massoud (Beverly Hills,
`CA); “Sizing and placement of charge recycling (CR) transistors in multithreshold complementary
`metal-oxide-semiconductor (MTCMOS) circuit,” United States Patent 7,834,684, Issued: Nov 16,
`2010, Filed: Oct 31, 2008.
`Fallah; Farzan (San Jose, CA); Abdollahi; Afshin (Los Angeles, CA); Pedram; Massoud (Los Angeles,
`CA); “Power mode transition in multi-threshold complementary metal oxide semiconductor
`(MTCMOS) circuits,” United States Patent 7,613,942, Issued: November 3, 2009, Filed: May 31,
`2006.
`Fallah; Farzan (San Jose, CA); Amelifard; Behnam (Los Angeles, CA); Pedram; Massoud (Beverly
`Hills, CA); “Setting threshold voltages of cells in a memory block to reduce leakage in the
`memory block,” United States Patent 7,573,775, Issued: August 11, 2009, Filed: February 9, 2007.
`Fallah; Farzan (San Jose, CA); Amelifard; Behnam (Los Angeles, CA); Pedram; Massoud (Beverly
`Hills, CA); “PG-Gated Data Retention Technique for Reducing Leakage in Memory Cells,” United
`States Patent 7,447,101, Issued: November 4, 2008, Filed: December 22, 2006.
`Fallah; Farzan (San Jose, CA); Pakbaznia; Ehsan (Los Angeles, CA); Pedram; Massoud (Beverly Hills,
`CA); “Recycling Charge to Reduce Energy Consumption During Mode Transition in Multi-
`Threshold Complementary Metal-Oxide-Semiconductor (MTCMOS) Circuits,” United States
`Patent 7,400,175, Issued: July 15, 2008, Filed: May 30, 2007.
`Fallah; Farzan (San Jose, CA), Aghaghiri; Yazdan (Los Angeles, CA), Pedram; Massoud (Los
`Angeles, CA). “System and method for identifying optimal encoding for a given trace,” United
`States Patent 7,236,107, Issued: June 26, 2007, Filed: September 20, 2004.
`Fallah; Farzan (San Jose, CA); Aghaghiri; Yazdan (Los Angeles, CA); Pedram; Massoud (Los
`Angeles, CA). “Reducing transitions on address buses using instruction-set-aware system and
`method,” United States Patent 6,907,511, Issued: June 14, 2005, Filed: January 14, 2003.
`Fallah; Farzan (San Jose, CA); Aghaghiri; Yazdan (Los Angeles, CA); Pedram; Massoud (Los
`Angeles, CA). “System and method for reducing transitions on address buses,” United States
`Patent 6,834,335, Issued: December 21, 2004, Filed: August 9, 2002.
`Fallah; Farzan (San Jose, CA); Aghaghiri; Yazdan (Los Angeles, CA); Pedram; Massoud (Los
`Angeles, CA), United States Patent 6,813,700 "Reduction of bus switching activity using an
`encoder and decoder,” Issued: November 2, 2004, Filed: June 3, 2002.
`
`Citation Indices and Top Cited Papers (> 200 citations) as of Mar. 31, 2019
`
`Google Scholar: total citations: 25,452, h-index=80, g-index=133, and i10-index = 399
`
`
`1. M. Pedram. “Power minimization in IC design: principles and applications,” ACM Trans. on Design
`Automation of Electronic Systems, vol. 1, no. 1, 1996, pages 3-56. [691 citations]
`
`6
`
`

`

`2.
`
`JM. Chang and M. Pedram. “Energy minimization using multiple supply voltages,” IEEE Trans. on
`Very Large Scale Integration (VLSI) Systems, vol. 5, no. 4, Dec. 1997, pages 436-443. [422 citations]
`3. K. Choi, R. Soma, and M. Pedram. “Fine-grained dynamic voltage and frequency scaling for
`precise energy and performance trade-off based on the ratio of off-chip access to on-chip
`computation times,” IEEE Trans. on Computer Aided Design, vol. 24, no. 1, Jan. 2005, pp.18-28.
`[378 citations]
`4. M. Pedram and S. Nazarian. “Thermal modeling, analysis and management in VLSI circuits:
`Principles and methods,” Proc. of IEEE, Special Issue on Thermal Analysis of ULSI, vol. 94, no. 8,
`Aug. 2006, pages 1487-1501. [376 citations]
`5. E. Macii, M. Pedram, and F. Somenzi. “High level power modeling, estimation and optimization,”
`IEEE Trans. on Computer Aided Design, vol. 17, no. 11, Nov. 1998, pages 1061-1079. [372
`citations]
`6. P. Rong and M. Pedram. “An analytical model for predicting the remaining battery capacity of
`Lithium-ion batteries,” IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 14, no. 5,
`May 2006, pages 441-451. [364 citations]
`7. Q. Wu, M. Pedram, and X. Wu. “Clock-gating and its application to low power design of
`sequential circuits,” IEEE Trans. on Circuits and Systems—I, vol. 47, no. 3, Mar. 2000, pages 415-
`420. [330 citations]
`8. A. Abdollahi, F. Fallah, and M. Pedram. “Leakage current reduction in CMOS VLSI circuits by input
`vector control,” IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 12, no. 2, Feb.
`2004, pp.140-154. [324 citations]
`9. Q. Qiu and M. Pedram. “Dynamic power management based on continuous-time Markov decision
`processes,” Proc. of 36th Design Automation Conference, Jun. 1999, pages 555-561. [321 citations]
`10. F. Fallah and M. Pedram. “Standby and active leakage current control and minimization in CMOS
`VLSI circuits,” IEICE Trans. on Electronics, Special Section on Low-Power LSI and Low-Power IP, vol.
`E88–C, no. 4 Apr. 2005, pages 509-519. [313 citations]
`11. M. Maleki, K. Dantu, and M. Pedram. “Power-aware source routing protocol for mobile ad hoc
`networks,” Proc. of Symp. on Low Power Electronics and Design, Aug. 2002, pages 72-75. [308
`citations]
`12. K. Choi, R. Soma and M. Pedram. “Dynamic Voltage and Frequency Scaling based on Workload
`Decomposition,” Proc. of Symp. on Low Power Electronics and Design, Aug. 2004, pages 174-179.
`[259 citations]
`13. WC. Cheng, Y. Hou, and M. Pedram. “Power minimization in a backlit TFT-LCD display by
`concurrent brightness and contrast scaling,” IEEE Trans. on Consumer Electronics, vol. 50, no. 1,
`Feb. 2004, pages 25-32. [259 citations]
`14. A. H. Ajami, K. Banerjee, and M. Pedram. “Modeling and analysis of non-uniform substrate
`temperature effects in high performance VLSI,” IEEE Trans. on Computer Aided Design, vol. 24, no.
`6, Jun. 2005, pages 849-861. [258 citations]
`15. E. Pakbaznia and M. Pedram. “Minimizing data center cooling and server power costs,” Proc. of
`Symp. on Low Power Electronics and Design, Aug. 2009, pages 145-150. [245 citations]
`16. D. Singh, J. Rabaey, M. Pedram, F. Catthoor, S. Rajgopal, N. Sehgal, and T. Mozdzen. “Power-
`conscious CAD tools and methodologies: a perspective,” Proc. of IEEE, vol. 83, no. 4, 1995, pages
`570-594. [227 citations]
`17. JM. Chang and M. Pedram. “Register allocation and binding for low power,” Proc. of 32nd Design
`Automation Conference, Jun. 1995, pages 29-35. [219 citations]
`
`7
`
`

`

`18. CY. Tsui, M. Pedram, and A. M. Despain. “Technology decomposition and mapping targeting low
`power dissipation,” Proc. of 30th Design Automation Conf., Jun. 1993, pages 68-73. [216 citations]
`19. M. Pedram and Q. Wu. “Design considerations for battery-powered electronics,” Proc. of 36th
`Design Automation Conf., Jun. 1999, pages 861-866. [211 citations]
`20. H. Goudarzi and M. Pedram. “Multi-dimensional SLA-based resource allocation for multi-tier
`cloud computing systems,” Proc. of IEEE Conf. on Cloud Computing, Jul. 2011, pages 324-331.
`[203 citations]
`21. M. Maleki, K. Dantu, and M. Pedram. “Lifetime Prediction Routing in Mobile Ad Hoc Networks,”
`Proc. of IEEE Wireless Communication and Networking Conf., Mar. 2003, pages 1185-1190. [200
`citations]
`
`Publications
`
`Books
`[B1]
`
`[B2]
`
`[B3]
`
`[B4]
`
`[B5]
`
`M. Pedram and J. Rabaey (editors). Power-aware Design Methodologies, Kluwer Academic
`Publishers, Boston, Jun. 2002.
`JM. Chang and M. Pedram. Power Optimization and Synthesis at Behavioral and System Levels
`Using Formal Methods, Kluwer Academic Publishers, Boston, Jun. 1999.
`S. Iman and M. Pedram. Logic Synthesis for Low Power VLSI Designs, Kluwer Academic
`Publishers, Boston, Nov. 1997.
`J. Rabaey and M. Pedram (editors). Low Power Design Methodologies, Kluwer Academic
`Publishers, Boston, Oct. 1995.
`M. Pedram. ACM-SIGDA Multimedia Monograph Series, Volumes 1-12, ACM Publications.
`
`Book Chapters
`[BC1]
`Y. Wang, S. Chen, and M. Pedram. “Service level agreement-based joint application environment
`assignment and resource allocation in cloud computing systems,” in Springerʼs book titled
`Embedded Robotics and Cloud Computing, to appear.
`[BC2] M. Hemmat, M. Kamal, A. Afzali-Kusha, and M. Pedram. “Robust Hybrid TFET-MOSFET Circuits in
`Presence of Process Variations and Soft Errors,” in VLSI-SoC: System-on-Chip in the Nanoscale
`Era – Design, Verification and Reliability, Editors: T. Hollstein, J. Raik, S. Kostin, A. Tšertov, I.
`O'Connor, and R. Reis, Part of the IFIP Advances in Information and Communication Technology
`book series, Springer, 2017.
`[BC3] M. J. Dousti, A. Petraglia, and M. Pedram, "Maximum Power Point Tracking for Thermoelectric
`Generators using Their Accurate Electrothermal Model," in Advances in Energy Research, vol. 26,
`Nova Science Publishers, 2017.
`[BC4] H. Goudarzi and M. Pedram. “Achieving Energy Efficiency in Datacenters by Virtual Machine
`Sizing, Replication, and Placement,” in Elsevierʼs book titled Advances in Computers: Energy
`Efficiency in Data Centers and Clouds, Editors: A. Hurson and H. Sarbazi-Azad, vol. 100, Feb.
`2016.
`A. Shafaei, M-J. Dousti, M. Pedram. “Computer-Aided Design for Next-generation Quantum
`Computing Systems,” in New Developments in Quantum Optics Research, Editor: N. Stewart,
`Nova Science Publishers, 2015.
`[BC6] N. Chang, M. Pedram, H.G. Lee, Y. Wang, and Y. Kim. “Reconfigurable Photovoltaic Array Systems
`for Adaptive and Fault-Tolerant Energy Harvesting,” in Nano Devices and Circuit Techniques for
`
`[BC5]
`
`8
`
`

`

`[BC7]
`
`[BC9]
`
`Low-Energy Applications and Energy Harvesting, Editor: C.M. Kyung, KAIST Research Series,
`Springer, Jul. 2015, pp. 181-209.
`Y. Wang, X. Lin, and M. Pedram. “Accurate component model-based control algorithm for
`residential photovoltaic and energy storage systems accounting for prediction inaccuracies,” in
`Smart Grids: Technologies, Applications and Management Systems, Editor: L. M. Koga, Electrical
`Engineering Developments Series, Nova Science Publishers, 2014.
`[BC8] H. Goudarzi and M. Pedram. “Profit-maximizing resource allocation for multi-tier cloud
`computing systems under service level agreements,” in Large Scale Network-Centric Computing
`Systems, Editors: H. Sarbazi-Azad and A. Y. Zomaya, Wiley-IEEE Computer Society Press, Oct.
`2013.
`P. Rong and M. Pedram. “A stochastic framework for hierarchical system-level power
`management,” Chapter 4 in Energy Efficient Distributed Computing Systems, Editors: A. Y.
`Zomaya and Y-C Lee, Wiley-IEEE Computer Society Press, Aug. 2012.
`[BC10] N. Mohyuddin, E. Pakbaznia, and M. Pedram. “Probabilistic error propagation in a logic circuit
`using the Boolean difference calculus,” Chapter 19 in Advanced Techniques in Logic Synthesis,
`Optimizations and Applications, Editors: S.P. Khatri and K. Gulati, Springer, 2010.
`[BC11] A. Iranli and M. Pedram. “System-level power management: an overview,” in The VLSI Handbook
`Second Edition, Editor: W-K. Chen, Taylor and Francis, 2006.
`[BC12] A. Abdollahi and M. Pedram. “RT-level power minimization techniques,” in SoC: Next Generation
`Electronics, Editor: Bashir M. Al-Hashimi, IEE Press, 2005.
`[BC13] M. Maleki and M. Pedram. “Power-aware on-demand routing protocols for mobile ad hoc
`networks,” in Low-Power Electronics Design, Editor: C. Piguet, CRC Press, 2004.
`[BC14] WC. Cheng and M. Pedram. “Transmittance scaling for reducing power dissipation of a backlit
`TFT-LCD,” in Ultra Low Power Design, Editor: E. Macii. Kluwer Academic Publishers, 2004.
`[BC15] M. Pedram. “Power simulation and estimation in VLSI circuits,” in The VLSI Handbook, Design
`automation, languages, and simulations, Editor: W-K. Chen, CRC Press and IEEE Press, 2003,
`pages 18.1-18.23.
`[BC16] M. Pedram. “Advanced power estimation techniques,” in Low Power Design in Deep Submicron
`Technology, Editors: J. Mermet and W. Nebel, Kluwer Academic Publishers, 1997.
`[BC17] S. Iman and M. Pedram. “Combinational circuit optimization,” in Low Power Design in Deep
`Submicron Technology, Editors: J. Mermet and W. Nebel, Kluwer Academic Publishers, 1997.
`[BC18] M. Pedram. “Design technologies for Low Power VLSI,” in Encyclopedia of Computer Science and
`Technology, Marcel Dekker, Editors: A Kent, J. G. Williams, and C. M. Hall, vol. 36, 1997, pages 73-
`96.
`[BC19] S. B. K. Vrudhula, M. Pedram, and Y. T. Lai. “Edge-valued binary-decision diagrams,” in
`Representations of Discrete Functions, Editors: T. Sasao and M. Fujita, Kluwer Academic
`Publishers, 1996, pages 109-132.
`J. Rabaey, M. Pedram, and P. Landman. “Introduction to Low Power Design,” in Low Power
`Design Methodologies, Editors: J. Rabaey and M. Pedram. Kluwer Academic Publishers, 1996,
`pages 1-18.
`[BC21] M. Pedram. “Logic synthesis for low power,” in Low Power Design Methodologies, Editors: J.
`Rabaey and M. Pedram. Kluwer Academic Publishers, 1996, pages 129-160.
`
`[BC20]
`
`
`
`9
`
`

`

`Journal Articles (accepted for publication)
`[J1]
`N. K. Katam, O.A. Mukhanov, and M. Pedram. “Simulation Analysis and Energy Saving Techniques
`for ERSFQ Circuits,” IEEE Trans. on Applied Superconductivity. Available on IEEE Xplore since 13
`Mar. 2019.
`G. Pasandi, R. Mehta, M. Pedram, and S. Nazarian. “Hybrid Cell Assignment for Power, Area,
`Delay Product Optimization of SRAM Arrays,” IEEE Trans. on Circuits and Systems II: Express
`Briefs. Available on IEEE Xplore since 31 Jan. 2019..
`S. Vahdat, M. Kamal, A. Afzali-Kusha, and M. Pedram. “TOSAM: An Energy-Efficient Truncation-
`and Rounding-Based Scalable Approximate Multiplier,” to appear in IEEE Trans. on Very Large
`Scale Integration (VLSI) Systems. Available on IEEE Xplore since 26 Jan. 2019.
`W. Lee, T. Kang, J.J. Lee, K. Han, J. Kim, and M. Pedram “TEI-ULP: Exploiting Body Biasing to
`Improve the TEI-Aware Ultra-Low Power Methods,” IEEE Trans. on Computer-Aided Design of
`Integrated Circuits and Systems. Available on IEEE Xplore since 24 Jul. 2018.
`S. Tabatabaei-Nikkhah, M. Zahedi, M. Kamal, A. Afzali-Kusha, and M. Pedram. “ACHILLES:
`Accuracy-Aware High-Level Synthesis Considering Online Quality Management,” to appear in
`IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems. Available on IEEE
`Xplore since 12 Jun. 2018.
`
`[J2]
`
`[J3]
`
`[J4]
`
`[J5]
`
`
`
`
`Journal Articles (published)
`2019
`[J6]
`
`N. Katam and M. Pedram. "Timing Characterization for Static Timing Analysis of Single Flux
`Quantum Circuits," IEEE Trans. on Applied Superconductivity, vol. 29, no. 6, Sep. 2019.
`C. J. Fourie, K. Jackman, M. M. Botha, S. Razmkhah, P. Febvre, C. L. Ayala, Q. Xu, N. Yoshikawa, E.
`Patrick, M. Law, Y. Wang, M. Annavaram, P. A. Beerel, S. Gupta, S. Nazarian, and M. Pedram.
`“ColdFlux Superconducting EDA and TCAD Tools Project: Overview and Progress,” IEEE Trans. on
`Applied Superconductivity, vol. 29, no. 5, Aug. 2019.
`L. Wang and M. Pedram. “QoS Guaranteed Online Management of Battery Swapping Station
`under Dynamic Energy Pricing,” IET Cyber-Physical Systems: Theory & Applications, Feb. 2019.
`G. Pasandi and M. Pedram. “PBMap: A Path Balancing Technology Mapping Algorithm for Single
`Flux Quantum Logic Circuits,” IEEE Trans. on Applied Superconductivity, vol. 29, no. 4, Jun. 2019.
`[J10] M. Pashaeefar, M. Kamal, A. Afzali-Kusha, and M. Pedram. “A Theoretical Framework for Quality
`Estimation and Optimization of DSP Applications Using Low-Power Approximate Adders,” IEEE
`Transactions on Circuits and Systems I, vol. 66, no. 1, Jan. 2019.
`
`[J7]
`
`[J8]
`
`[J9]
`
`
`2018
`[J11]
`
`O. Akbari, M. Kamal, A. Afzali-Kusha, M. Pedram, and M. Shafique. “Towards Approximate
`Computing for Coarse-Grained Reconfigurable Architectures,” IEEE Micro, vol. 38, no. 6, Nov.-
`Dec. 2018, pp. 63-72.
`[J12] M. Pashaeefar, M. Kamal, A. Afzali-Kusha, and M. Pedram. “Approximate Reverse Carry Propagate
`Adder for Energy-Efficient DSP Applications,” IEEE Trans. on Very Large Scale Integration (VLSI)
`Systems, vol. 26, no. 11, Nov. 2018, pp. 2530-2541.
`N. Katam and M. Pedram. “Logic Optimization, Complex Cell Design, and Retiming of Single Flux
`Quantum Circuits,” IEEE Trans. on Applied Superconductivity, vol. 28, no. 7, Oct. 2018.
`H. Afzali-Kusha, O. Akbari. M. Kamal, and M. Pedram. “Energy and Reliability Improvement of
`Voltage-Based, Clustered, Coarse-Grain Reconfigurable Architectures by Employing Quality-
`
`[J13]
`
`[J14]
`
`10
`
`

`

`[J15]
`
`[J16]
`
`[J17]
`
`[J19]
`
`[J20]
`
`[J21]
`
`[J22]
`
`[J23]
`
`[J24]
`
`Aware Mapping,” IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 8,
`no. 3, Sep. 2018, pp. 480-493.
`O. Akbari, M. Kamal, A. Afzali-Kusha, and M. Pedram. “RAP-CLA: A Reconfigurable Approximate
`Carry Look-Ahead Adder,” IEEE Trans. on Circuits and Systems II: Express Briefs, vol. 65, no. 8,
`Aug. 2018, pp. 1602-1613.
`G. Pasandi and M. Pedram. “Internal write-back and read-before-write schemes to eliminate the
`disturbance to the half-selected cells in SRAMs,” IET Circuits, Devices & Systems, vol. 12, no. 7,
`Jul. 2018, pp. 460-466.
`A. Iranfar, M. Kamal, A. Afzali-Kusha, M. Pedram, and D. Atienza. “TheSPoT: Thermal Stress-Aware
`Power and Temperature Management for Multiprocessor Systems-on-Chip,” IEEE Trans. on
`Computer-Aided Design of Integrated Circuits and Systems, vol. 37, no. 8, Aug. 2018, pp. 1532-
`1545.
`[J18] M. Ansari, A. Fayyazi, A. Banagozar, M. A. Maleki, M. Kamal, A. Afzali-Kusha, and M. Pedram.
`“PHAX: Physical Characteristics Aware Ex-Situ Training Framework for Inverter-Based Memristive
`Neuromorphic Circuits,” IEEE Trans. on Computer-Aided Design of Integrated Circuits and
`Systems, vol. 37, no. 8, Aug. 2018, pp. 1602-1613.
`T. Cui, J. Li, Y. Wang, S. Nazarian, and M. Pedram, “An Exploration of Applying Gate-Length-
`Biasing Techniques to Deeply-Scaled FinFETs Operating in Multiple Voltage Regimes,” IEEE Trans.
`Emerging Topics Computing, vol. no. 2, Apr.-Jun. 2018, 172-183.
`A. Fayyazi, M. Ansari, M. Kamal, A. Afzali-Kusha and M. Pedram. "An Ultra Low-Power Memristive
`Neuromorphic Circuit for Internet of Things Smart Sensors," IEEE Internet of Things Journal, vol.
`5, no. 2, Apr. 2018, pp. 1011-1022.
`F. Nakhaee, M. Kamal, A. Afzali-Kusha, M. Pedram, S.M. Fakhraie, and H. Dorosti. “Lifetime
`Improvement by Exploiting Aggressive Voltage Scaling during Runtime of Error-resilient
`Applications,” Elsevier's Integration, the VLSI Journal, vol. 61, no. 3, Mar. 2018, pp. 29-38.
`N. Katam, O. Mukhanov, and M. Pedram. “Superconducting Magnetic Field Programmable Gate
`Array,” IEEE Trans. on Applied Superconductivity, vol. 28, no. 2, Mar. 2018, pp. 1-12.
`K. Han, J. J. Lee, J. Lee, W. Lee and M. Pedram. "TEI-NoC: Optimizing Ultralow Power NoCs
`Exploiting the Temperature Effect Inversion," IEEE Trans. on Computer-Aided Design of
`Integrated Circuits and Systems, vol. 37, no. 2, Feb. 2018, pp. 458-471.
`S. Abolmaali, M. Kamal, A. Afzali-Kusha, and M. Pedram. “An Efficient False Path-Aware Heuristic
`Critical Path Selection Method with High Process Space Coverage,” ACM Trans. on Design
`Automation of Electronic Systems, vol. 23, no. 3, Feb. 2018, pp. 32:1-32:25.
`I. Hwang and M. Pedram. “Hierarchical, Portfolio Theory-Based Virtual Machine Consolidation in
`a Compute Cloud,” IEEE Trans. on Services Computing, vol. 11, no. 1, Jan.-Feb. 2018, pp. 63-77.
`
`[J25]
`
`2017
`[J26]
`
`[J27]
`
`[J28]
`
`[J29]
`
`S. Vahdat, M. Kamal, A. Afzali-Kusha, and M. Pedram. “LETAM: A low energy truncation-based
`approximate multiplier,” Elsevierʼs Computers & Electrical Engineering, vol. 63, Oct. 2017, pp. 1-
`17.
`P. Zhao, X. Lin, Y. Wang, S. Chen, and M. Pedram. “A Hierarchical Resource Allocation and
`Consolidation Framework in a MultiCore Server Cluster Using a Markov Decision Process Model,”
`IET Cyber-Physical Systems: Theory & Applications, vol. 2, no. 3, Oct. 2017, pp. 1-9.
`S. Abolmaali, N. Mansouri-Ghiasi, M. Kamal, A. Afzali-Kusha, and M. Pedram. “Efficient Critical
`Path Identification Based on Viability Analysis Method Considering Process Variations,” IEEE
`Trans. on Very Large Scale Integration (VLSI) Systems, vol. 29, no. 9, Sept. 2017, pp. 2668-2672.
`J. Li, X. Lin, S. Nazarian, and M. Pedram. “CTS2M: concurrent task scheduling and storage
`management for residential energy consumers under dynamic energy pricing,” IET Cyber-
`Physical Systems: Theory & Applications, vol. 2, no. 3, Sept. 2017, pp. 1-7.
`
`11
`
`

`

`[J31]
`
`[J32]
`
`[J34]
`
`[J30]
`
`T. Cui, S. Chen, Y. Wang, S. Nazarian, and M. Pedram. “Optimal Control of PEVs with a Charging
`Aggregator Considering Regulation Service Provisioning,” IEEE Trans. on Cyber-Physical Systems,
`vol. 1, Issue 4, Aug. 2017, Article no. 23.
`T. Cui, S. Chen, Y. Wang, Q. Zhu, S. Nazarian, and M. Pedram. “An Optimal Energy Co-Scheduling
`Framework for Smart Buildings,” Elsevierʼs Integration, the VLSI Journal, vol. 58, Jun. 2017, pp.
`528-537.
`S. Nazar Shahsavani, T-R. Lin, A. Shafaei, C.J. Fourie, and M. Pedram. “An Integrated Row-Based
`Cell Placement and Interconnect Synthesis Tool for Large SFQ Logic Circuits,” IEEE Trans. on
`Applied Superconductivity, vol. 27, no. 4, Apr. 2017, pp. 1-8.
`[J33] W. Lee, K. Han, Y. Wang, T. Cui, S. Nazarian, and M. Pedram. “TEI-power: Temperature Effect
`Inversion Aware Dynamic Thermal Management,” ACM Trans. on Design Automation of
`Electronic Systems, vol. 22, no. 3, Apr. 2017, Article no. 51.
`O. Akbari, M. Kamal, A. Afzali-Kusha, and M. Pedram. “Dual-quality 4:2 compressors for utilizing
`in dynamic accuracy configurable multipliers,” IEEE Trans. on Very Large Scale Integration (VLSI)
`Systems, vol. 25, no. 4, Apr.