A Iication Number
`
`Transmittal
`
`First Named Inventor
`.
`
`Masafumi TSUTSUI, et al.
`
`.
`
`Attorney Docket
`Number
`
`079195-0566
`
`
`
`
`
`
`
`
`
`
`a. D Previously submitted If a final Office action is outstanding, any amendments filed after the final Office action may be
`considered as a submission even if this box is not checked.
`
`
`
`Request
`12/170,191
`
`.
`for.
`.
`Jul 9.2008
`
`
`
`C°”“““ed Exam'“a“°“ (RCE) —-
`
`
`
`
`
`sto:
`Add
`
`Man'STOpRCE
`2814
`
`
`Commissioner for Patents
`
`
`
` Alexandria, VA 22313-1450
`
`
`
`
`This is a Request for Continued Examination (RCE) under 37 CFR 1.114 of the above-identified application.
`Request for Continued Education (RCE) practice under 37 CFR 1.114 does not apply to any utility or plant application filed priorto June 8,
`
`
`1995, or to an desi-n a- -Iication. See Instruction Sheet for RCEs not to be submitted to‘the USPTO on oa-e 2.
`
`
`
`
`
`
`Note:
`If the RCE is proper, any previously filed unentered
`SmeISSion reqL'ired under 37 CFR 1-114
`1.
`amendments and amendments enclosed with the RCE will be entered in the order in which they were filed unless applicant
`
`
`instructs otherwise. If applicant does not wish to have any previously filed unentered amendment(s) entered, applicant must
`
`
`request non-entry of such amendment(s).
`
`
`
`
`
`i. D Consider the arguments in the Appeal Brief or Reply Brief previously filed on
`
`
`ii.
`
`El Other
`
`b. IE Enclosed
`i.
`Amendment/Reply
`
`ii.
`
`1:] Affidavit(s)/Dec|aration(s)
`
`iii.
`
`iv.
`
`[:1
`
`Information Disclosure Statement (IDS)
`
`C] Other
`
`a.
`
`i-
`
`ii-
`
`IE RCE fee required under 37 CFR 1.17(e) $810
`
`[1 Extension of time fee (37 CFR 1.136 and 1.17)
`
`
`enclosed
`
`
`
`
`
`
`
`
`
`2 Miscellaneous
`D
`Suspension of action of the above-identified application is requested under 37 CFR 1.103(c) for a
`period of
`months.
`(Period of suspension shall not exceed 3 months; Fee under 37 CFR 1.17(i) required)
`
`Other
`
`
`The RCE fee under 37 CFR 1.17(e) is required by 37 CFR 1.114 when the RCE is filed.
`
`
`The Director is hereby authorized to charge the following fees, or credit any overpayments, to
`a g
`’
`Deposit Account No. 500417.
`I have enclosed a duplicate copy of this sheet.
`
`
`
`
`iii.
`El Other
`
`Check in the amount of
` $
`
`
`Payment by credit card (Form PTO-2038 enclosed)
`WARNING: lnforrnation on this form may become public. Credit card information should not be included on this form. Provide
`
`
`credit card information and authorization on PTO-2038.
`
`
`
`SIGNA TU "(‘9‘. ‘ PPLICANT, ATTORNEY, OR AGENT REQUIRED
`
`
`
`March 29, 2010
`Signature
`'174"
`
`
`
`
`Name (Print/Type)
`
`
`
`CERTIFICATE OF MAILING OR TRANSMISSION
`
`
`I hereby certify that this comespondence is being deposited with the United States Postal Service with sufficient postage as first class mail in an envelope
`
`
`addressed to: Mail Stop RCE, Commissioner for Patents, P. O. Box 1450, Alexandria, VA 22313-1450 or facsimile transmitted to the US. Patent and
`Trademark Office on the date shown below.
`
`
`__
`
`
`Name(Print/Type)
`Takashi Saito
`m
`This collection of information is required by 37 CFR 1.114. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO
`to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete,
`including gathering, preparing, and submitting the completed application form to the USPTO Time will vary depending upon the individual case. Any comments
`on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, US. Patent
`and Trademark Office, US. Department of Commerce, PO. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS
`ADDRESS. SEND TO: Mail Stop RCE, Commissioner for Patents, PO. Box 1450, Alexandria, VA 22313-1450.
`If you need assistance in completing the form, call 1—800—PTO-9199 and select option 2.
`
`IP Bridge Exhibit 2301
`IP Bridge Exhibit 2301
`TSMC v. Godo Kaisha IP Bridge 1
`IPR2017-01844
`
`TSMC V. Godo Kaisha IP Bridge 1 IPR2017-01844
`
`

`

`Docket No.: 079195—0566
`
`PATENT
`
`IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
`
`In re Application of
`
`:
`
`Customer Number: 53080
`
`Masafumi TSUTSUI, et al.
`
`Confirmation Number: 1644
`
`Application No.: 12/170,191
`
`Group Art Unit: 2814
`
`Filed: July 09, 2008
`
`Examiner: Howard Weiss
`
`For:
`
`SEMICONDUCTOR DEVICE INCLUDING MISFET HAVING INTERNAL STRESS
`FILM (as amended)
`
`AMENDMENT ACCOMPANYING RCE
`
`Mail Stop RCE
`Commissioner for Patents
`
`PO. Box 1450
`
`Alexandria, VA 22313-1450
`
`Sir:
`
`In response to the Office Action dated December 31, 2009, wherein a three-month
`
`shortened statutory period for response is set to expire on March 31, 2010, Applicants
`
`respectfully request reconsideration of the above-identified application in View of the following
`
`amendments and remarks. A Request for Continued Examination is being filed concurrently
`
`herewith.
`
`WDC99 18508424079195.0566
`
`

`

`Application N0.: 12/170,191
`
`AMENDMENTS TO THE CLAIMS:
`
`A listing of the claims presented in this patent application appears below. This listing
`
`replaces all prior versions and listing ofclaims in this patent application.
`
`1-14. (Cancelled)
`
`15. (Currently Amended) A semiconductor device, comprising a
`
`MISFET, wherein
`
`the MISFET includes:
`
`an active region made of a semiconductor substrate;
`
`a gate insulating film formed on the active region;
`
`a gate electrode formed on the gate insulating film;
`
`source/drain regions formed in regions of the active region located on both sides of the
`
`gate electrode; and
`
`a silicon nitride film formed over from side surfaces of the gate electrode to upper
`
`surfaces of the source/drain regions, wherein
`
`the silicon nitride film is not formed on an upper surface of the gate electrode, [[and]]
`
`the gate insulating film is formed only under a lower surface of the gate electrode, and
`
`the source/drain regions include lightly doped impurity regions formed in regions of the
`
`active region located on both sides of the gate electrode, and heavily doped impurity regions
`
`formed in regions of the active region respectively extending outwardly from the lightly doped
`
`impurity regions to be in contact with the lightly doped impurity regions and having a higher
`
`impurity concentration than that of the lightly doped impurity regions.
`
`WDC99 1350842-I.079l95,0566
`
`

`

`Application No.: 12/170,191
`
`16. (Previously Presented) The semiconductor device of claim 15, wherein
`
`the silicon nitride film is for generating a stress in a substantially parallel direction to the
`
`gate length direction in a channel region located in the active region under the gate electrode.
`
`17. (Previously Presented) The semiconductor device of claim 16, wherein
`
`the substantially parallel direction of the stress includes a direction tilted by an angle of
`
`less than 10 degree from a direction in which carriers move.
`
`18. (Previously Presented) The semiconductor device of claim 15, wherein
`
`the silicon nitride film is directly in contact with the source/drain regions,
`
`19. (Previously Presented) The semiconductor device of claim 15, wherein
`
`the silicon nitride film is formed above the source/drain regions with a thin film
`
`interposed therebetween.
`
`20. (Currently Amended) The semiconductor device of claim 15, wherein
`
`the source/drain regions includeWed—WWW
`
`W4 a silicide layer.
`
`21. (Previously Presented) The semiconductor device of claim 15, further comprising:
`
`a sidewall formed on the side surface of the gate electrode.
`
`22. (Previously Presented) The semiconductor device of claim 15,
`
`wherein
`
`a principal surface of the semiconductor substrate is substantially a {100} plane, and
`
`the gate length direction of the gate electrode is substantially a <011> direction.
`
`WDC99 18508424079195.0566
`
`

`

`Application No.: 12/170,191
`
`23. (Previously Presented) The semiconductor device of claim 15, further
`
`comprising:
`
`an interlevel insulating film formed on the silicon nitride film; and
`
`a contact plug provided so as to pass through the interlevel insulating film and the silicon
`
`nitride film and to be connected to the source/drain regions.
`
`24. (Previously Presented) The semiconductor device of claim 15, wherein
`
`the active region is divided by an isolation region formed in the semiconductor substrate.
`
`25. (Previously Presented) The semiconductor device of claim 15, wherein
`
`the gate insulating film is a silicon oxide film.
`
`26. (Previously Presented) The semiconductor device of claim 15, wherein
`
`the gate insulating film is a silicon oxynitride film.
`
`27. (Previously Presented) The semiconductor device of claim 15, wherein
`
`the gate electrode has a polysilicon film.
`
`28. (Previously Presented) The semiconductor device of claim 15, wherein
`
`the gate electrode has a metal film.
`
`29. (Previously Presented) The semiconductor device of claim 15, wherein
`
`the silicon nitride film is provided so as to cover at least part of
`
`at least one of the source/drain regions.
`
`30. (Previously Presented) The semiconductor device of claim 15, wherein
`
`the silicon nitride film covers at least respective parts of the source/drain regions.
`
`WDC99 18508424079195.0566
`
`

`

`Application No.: 12/170,191
`
`31. (Previously Presented) The semiconductor device of claim 15, wherein
`
`the silicon nitride film covers at least respective parts of both side surfaces of the gate
`
`electrode.
`
`32. (Previously Presented) The semiconductor device of claim 15, wherein
`
`the MISFET is an nMISFET and
`
`the source/drain regions are n-type source/drain regions.
`
`33. (Previously Presented) The semiconductor device of claim 32, wherein
`
`the silicon nitride film is for generating a tensile stress in a substantially parallel direction
`
`to the gate length direction in a channel region located in the active region under the gate
`
`electrode.
`
`34. (Previously Presented) The semiconductor device of claim 32, wherein
`
`the n-type source/drain regions include an n—type lightly doped impurity region, an n-type
`
`heavily doped impurity region and a silicide layer.
`
`35. (Previously Presented) The semiconductor device of claim 15, wherein the silicon
`
`nitride film directly contacts with the side surfaces of the gate electrode.
`
`36. (Previously Presented) The semiconductor device of claim 24, wherein a lower
`
`surface of the isolation region is located in the semiconductor substrate and is in direct contact
`
`with the semiconductor substrate.
`
`WDC99 18508424079195.0566
`
`

`

`Application N0.: 12/170,191
`
`Status of Claims
`
`MARE
`
`Claims 15—36 are pending, of which claim 15 is independent. Claims 15 and 20 have
`
`been amended to correct informalities in the claim language and to more clearly define the
`
`claimed subject matter. Care has been taken to avoid introducing new matter.
`
`Rejection under 35 U.S.C. § 103
`
`Claims 15-21, 23-34 and 36 were rejected under 35 U.S.C. § 103(a) as being
`
`unpatentable over Xiang et al. (US 6,437,404) in view of Matsuda et al. (US 6,870,230). Claims
`
`22 and 35 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Xiang et a1. and
`
`Matsuda et al., and further in View of Tatsuta (US 5,023,676). These rejections are traversed for
`
`at least the following reasons.
`
`Applicants respectfully submit that it would not have been obvious to combine Xiang
`
`with Matsuda because it would not be technically possible to replace the gate structure of Xiang
`
`with the gate structure of Matsuda.
`
`In rejecting claim 15, the Examiner asserts that the gate
`
`insulating film 58 of Xiang corresponds to the claimed gate insulating film and concedes that
`
`Xiang fails to disclose that the gate insulating film is formed only under a lower surface of the
`
`gate electrode. The Examiner relies on Matsuda asserting that the gate insulating film 3 of
`
`Matsuda is formed only under a lower surface of the gate electrode 6a.
`
`However, technologically, it is impossible to form the gate electrode 6a including the
`
`gate insulating film 3 of Matsuda in the recess portion of Xiang from which the dummy gate
`
`oxide layer 132 and the dummy gate electrode 134 have been removed (see, FIG. 11 of Xiang).
`
`Specifically, it is technically impossible to form a gate insulating film only on the bottom of the
`
`WDC99 18508424079195.0566
`
`

`

`Application No.: 12/170,191
`
`recess portion so that the gate insulating film is formed only under a lower surface of a gate
`
`electrode. Even if, for example, a CVD process was employed to form the alleged gate
`
`insulating film within the recess portion, the gate insulating film would necessarily be formed on
`
`the side surfaces of the recess portion, and the gate electrode would have the gate insulating film
`
`not only on the bottom surface, but also on the side surfaces. As such, it would not have been
`
`obvious to combine Xiang with Matsuda because it would be technically impossible to replace
`
`the gate structure of Xiang with that of Matsuda, and even if it was replaced, the resultant
`
`structure would be different from the claimed structure.
`
`Further, Applicants respectfully submit that Xiang fails to disclose that “the source/drain
`
`regions include lightly doped impurity regions formed in regions ofthe activeregion located on
`
`both sides of the gate electrode, and heavily doped impurity regions formed in regions of the
`
`active region respectively extending outwardlyfrom the lightly doped impurity regions to be in
`
`contact with the lightly doped impurity regions and having a higher impurity concentration than
`
`that ofthe lightly doped impurity regions,” as recited by amended claim 1. In rejecting original
`
`claim 20, the Examiner asserts that regions 50 and 50 correspond to the claimed lightly doped
`
`impurity region, and regions 64 and 66 correspond to the claimed heavily doped impurity region.
`
`However, it is clear that the regions 50/52 and 64/66 have the same impurity
`
`concentration. As shown in FIG. 7, in step 180, source and drain regions 182 and 184 are
`
`formed (see, column 5, 58-60 of Xiang). Thereafter, as shown in FIG. 9, in step 200, silicide
`
`regions 202 and 204 are formed in the source and drain regions 182 and 184, respectively (see,
`
`column 6, lines 12-14 of Xiang). Thus, as shown in FIG. 9, the silicide regions 202 and 204 are
`
`formed such that each of the parts of the source and drain regions 182 and 184, other than the
`
`silicide regions 202 and 204, is divided into a part corresponding to an associated one of the
`
`WDC99 18508424079195.0566
`
`

`

`Application No.: 12/170,191
`
`source and drain extensions 50 and 52 and a part corresponding to an associated one of the strips
`
`64 and 66 and the two parts are separated from each other by an associated one of the silicide
`
`regions 202 and 204. Thus, the source and drain extensions 50 and 52 have the same impurity
`
`concentration as that of the strips 64 and 66. As such, it is clear that Xiang fails to disclose the
`
`above identified features of amended claim 15.
`
`Based on the foregoing, the combination of Xiang and Matsuda does not render claim 15
`
`or any claim dependent thereon obvious. It is also clear that the remaining cited reference does
`
`not cure the deficiencies of Xiang and Matsuda. Accordingly, Applicants respectfully submit
`
`that claims 15-21 and 23-34 are patentable over the cited references. Thus, it is requested that
`
`the Examiner Withdraw the rejection of claims 15-36 under 35 U.S.C. § 103(a).
`
`WDC99 18508424079195.0566
`
`

`

`Application No.: 12/170,191
`
`CONCLUSION
`
`Having fully responded to all matters raised in the Office Action, Applicants submit that
`
`all claims are in condition for allowance, an indication for which is respectfully solicited. If
`
`there are any outstanding issues that might be resolved by an interview or an Examiner’s
`
`amendment, the Examiner is requested to call Applicants’ attorney at the telephone number
`
`shown below.
`
`To the extent necessary, a petition for an extension of time under 37 C.F.R. § 1.136 is
`
`hereby made. Please charge any shortage in fees due in connection with the filing of this paper,
`
`including extension of time fees, to Deposit Account 500417 and please credit any excess fees to
`
`such deposit account.
`
`Respectfully submitted,
`
`McDERMOTT WILL & EMERY LLP
`
`W
`
`Takashi Saito
`
`Limited Recognition No. L0123
`
`Please recognize our Customer No. 53080
`as our correspondence address.
`
`600 13th Street, NW.
`Washington, DC 20005—3096
`Phone: 202.756.8000 MEFzTS/llg
`Facsimile: 202.756.8087
`
`Date: March 29, 2010
`
`WDC99 1850842-10791950566
`
`