`(121°C +3 100% R.H. 15 psig) and a boiling water test which
`involves
`immersion of
`the device in boiling deionized water.
`Table II is a compilation of results of these tests. All tests unless
`otherwise noted were performed upon plastic encapsulated devices.
`The extremely low failure rates are indicative of the passivation
`provided by the anodic oxide. Those devices which did fail were
`subjected to failure analysis. It was determined that most failures
`were associated with the bond pad areas which do not receive an
`anodic overcoat. Some of the failures were associated with cor-
`rosion of the bond wires. No failures were noted which could be
`associated with corrosion of
`leads which were imbedded in and
`overcoated with the anodic oxide.
`Figure 5 is comparative data of anodized versus glass passivated
`process on identical devices of a different device type. Both the
`anodized samples and the control groups were subjected to the
`same 85% relative humidity 85°C environment. Both groups
`were unencapsulated. This data indicated that
`the passivating
`capability of
`the anodic oxide is nearly an order of magnitude
`greater than that of a glass overcoat.
`
`Conclusion
`The anodic processing of aluminum interconnect patterns pro-
`vides. a method of
`rendering aluminum interconnect compatible
`with non hermetic packaging. The presence of the barrier layer
`at the aluminum surface acts to greatly enhance the corrosion re-
`sistance of aluminum metal. The reliability of such interconnects
`on plastic encapsulated integrated circuits has been demonstrated.
`An evaluation of the dielectric properties of the anodic oxide of
`aluminum indicate properties which are compatible with single
`and multilevel interconnects for integrated circuits.
`
`Passivation
`A cross-section of a typical, Planar-passivated diffused junction
`in silicon is shown in Figure 1. The drawing is such that the left-
`hand side might represent a diode or a collector-base junction of
`a bipolar transistor, while the right-hand includes a metal
`field
`plate over the oxide as is the case for an MOStransistor. It is now
`well known that several charges can be associated with the ther-
`mally oxidized silicon system. These include fast interface states,
`Nst,
`fixed surface charge, Qss, mobile impurity charge, Q., and
`traps due to ionizing radiation, Not, as well as ion or charge
`migration on the oxide surface.2~! These charges and their loca-
`tion in the oxide are also indicated in Figure 1. The measurement
`and characterization of
`these charges has been the subject of
`numerous investigations, many of them listed in the MIS bibliog-
`raphies of Schlegal.© Many of these investigations made use of
`the MOScapacitance-voltage method of analysis,6-7 and this pro-
`cedure continues to provide a rapid but simple means of studying
`charge effects in dielectric layers on semiconductors.
`The presence (or migration) of the charges in the MOS struc-
`tures has been found to have an appreciable effect on device
`
`MIGRATION OF CHARGES
`ON OXIDE SURFACE
`
`
`METAL FIELDPLATE
`
`
`+
`
`P-TYPE Si
`
`Figure 1—Example of Charges Associated with Thermally
`Oxidized Silicon Device Structure: Q,;, Fixed Surface
`Charge; Q., Mobile Impurity Ion; N.t, Fast Surface State;
`Not, Hole Traps Formed by Ionizing Radiation; and Charge
`Migration on Oxide Surface.
`
`TSMC 1014
`TSMC 1014
`
`PERCENT FAILURE vs HOURS OF TESTING
`AT 85/85
`
`CONTROL GROUPS
`
`ANODIZED Al
`
`8 S
`
`s
`
`s
`
`n5
`
`
`
`PERCENTOFSAMPLEFAILED
`
`a6
`
`
`
`100
`200
`10000
`
`Figure 5
`
`tangent.
`loss
`which again reflects the frequency insensitivity of
`Table I gives the dielectric properties of the anodic oxide grown
`under
`the conditions used in the fabrication of
`interconnect
`patterns.
`
`Reliability
`As discussed earlier the environment of high humidity and ele-
`vated temperature have the most deleterious effects upon aluminum
`interconnects. Transistor-transistor logic circuits were fabricated
`by the anodic process and subjected to a battery of
`reliability
`evaluation, The most severe environment encountered were those
`
`CURRENT CONCEPTS IN THE PASSIVATION
`AND ENCAPSULATION OF SEMICONDUCTOR
`DEVICES
`
`by
`Bruce E. DEAL
`Research and Development Laboratory
`Fairchild Camera and Instrument Corporation
`Palo Alto, California 94304
`71C38EI-21
`
`Introduction
`For several years after the introduction of the Planar passivated
`transistor,
`this simple structure with thermal silicon dioxide over
`the junctions provided the basis of
`the standard semiconductor
`technology. The device was sealed in a hermetic metal package
`and little subsequent attention had to be given to it. Gold or
`aluminum bonds were made to aluminum contacts alloyed to the
`silicon contact regions. However,
`the development of integrated
`circuits,
`initially simple by today’s standards,
`lead to increased
`complexity of structure and of fabrication procedures. Further-
`more, improvedreliability became a necessity with the introduction
`of MOStransistors, which are very surface sensitive. It was found
`that by careful processing the same thermal oxide passivated struc-
`tures in metal packages could provide stable MOS devices. How-
`ever, it also became apparent that for mass production and low
`costs required in the industry, other means of passivation and
`encapsulation would have to be developed. This was especially
`true when the complexity of the integrated circuits was combined
`with the sensitiveness of MOS devices.
`This paper provides a review of these new concepts in passiva-
`tion and encapsulation of semiconductor devices. The changing
`role of
`the dielectric films used for passivation and protection
`will be discussed along with newer approaches to the metal con-
`tacts and interconnections. Also,
`the various types of packages—
`metal, ceramic and plastic—will be briefly described, as well as
`problems associated with each system. Finally, the use of dielectric
`layers for providing corrosion and mechanical protection of
`the
`metallized circuits will be considered, along with possible inter-
`actions between the various packaging materials and device com-
`ponents.
`It will be observed that the proper selection of the di-
`electric films will be a key factor in the successful development
`of reliable, low cost semiconductor devices.
`
`
`
`low current beta, noise, and
`electrical properties. For instance,
`breakdown voltage of bipolar transistors can be affected, while
`turn-on voltage and channel conductance in MOS devices have a
`critical dependence on the charge densities. Figure 2
`indicates
`some of the possible changes in the densities or location of these
`charges in the oxide dueto electric fields and the resulting effects
`on the silicon surface.
`It has been adequately demonstrated,
`however,
`that by careful processing,
`these charge densities can
`be controlled and minimized so that stable MOS and other devices
`can be fabricated.2, However, as the need for increased production
`of more complex devices occurred with an additional requirement
`of lower costs, it was found that the control procedures required
`for stable oxide-passivated devices were very difficult to implement
`under production conditions. Further, expensive hermetic packages
`were also required for these sensitive devices. While the thermal
`oxide can be produced free of
`ionic contaminants,
`its structure
`does not prevent subsequent penetration by ionic impurities or
`other contamination even at low temperatures. Thus the concept
`of double dielectrics was established,
`in which a second dielectric
`capable of masking ionic impurity migration is deposited over
`the passivating thermal oxide.
`The first dielectric to be used as a passivating layer over ther-
`mally oxidized silicon devices was phosphosilicate glass
`(PSG).*®
`It is applied by the vapor deposition of P.O; as in diffusion pre-
`deposition processing,
`the phosphorus oxide mixing with the outer
`SiO, layer to form a P.O;-SiO, glass-like structure. This film was
`found to prevent ionic impurities from diffusing through it as well
`as to getter impurity ions such as sodium from the underlying
`SiO:. Its disadvantages werethat it reacts readily with water as well
`as exhibiting an undesirable structural polarization effect.? Even so,
`under proper conditions,
`i.e. controlled thickness and phosphorus
`concentration, it can be used effectively to better passivate thermal
`oxides and the associated device structures.1°
`Another type of passivating layer used in conjunction with ther-
`mal oxides is a “dense” dielectric such as silicon nitride (SisN:)
`or aluminum oxide (AI.0;). This type of film prevents the ionic
`impurities from diffusing through it due to close-packed structure,
`as opposed to the complexing or gettering action of the phospho-
`silicate glass. Silicon nitride is generally deposited by the vapor
`phase reaction of SiH; or SiCl, with NH; in the temperature range
`650-1000°C, while alumina films have been produced by the low
`temperature anodization of deposited aluminum as well as the
`higher temperature vapor deposition processes. Both types of films
`have also been deposited by sputtering techniques.
`Investigations
`300°C \Ve<0
`
`Al
`
`Nat Nat Nat Nat
`1
`ot
`|
`
`(a) MIGRATION OF POSI-
`TIVE IONS (Qo)
`THROUGH OXIDE TO
`Si02 -Si
`INTERFACE
`
`300°C Vg<<O
`
`|
`!
`I
`Nat Nat Nat
`cr cr
`ocr
`
`(b) MIGRATION OF POSI-
`TIVE IONS TO AlI-SiO2
`INTERFACE, LEAVING
`IMMOBILE NEGATIVE
`IONS IN OXIDE
`
`Si0e
`
`Si
`
`Al
`
`SiO02
`
`involving double layers of Si:sN; or AlsOs over thermally oxidized
`silicon are reported.!1-15
`these dense
`the use of
`It has been definitely established that
`films, especially silicon nitride. will provide much more reliable
`devices. The main advantage is that up to 500°C,
`ion migration
`through the film is essentially eliminated. The main disadvantages
`of
`these films are that processing, especially photomasking, be-
`comes more difficult, and that additional
`instabilities are en-
`countered, These are discussed below. A typical passivated device
`structure is shown in Figure 3, where the second dielectric may be
`phosphosilicate glass,
`silicon nitride or aluminum oxide. Note
`the two examples where the edge of the oxide contact cut mayor
`may not be “sealed” with the second dielectric.
`Other dielectrics used over thermal oxides have included SiO:
`and other oxides deposited by various techniques. These include
`evaporation, sputtering, vapor phase reaction and sedimentation.
`The main purpose of these second layer oxides is to increase the
`thickness of
`the original
`thermal oxide and thus prevent
`field
`inversion beneath current-carrying interconnections.
`In general.
`these oxides will not prevent ion migration. They maybe valuable
`in providing chip protection of
`the metallized circuits, and this
`aspect
`is discussed below. A general discussion of these deposited
`oxides is available.16-1*
`An important consideration for the effectiveness of all the above
`double-layer dielectrics
`is whether
`they contribute
`additional
`instabilities to the device properties. The advantage gained by the
`elimination of ion migration maybe canceled by additional effects.
`Four possible charge effects have been found that can be associated
`with double-dielectric structures. These are indicated in Figure 4,
`and are shownto be polarization due to dipole orientation, inter-
`face trapping, polarization due to conductivity differences and
`interface charge formation.2 Manystudies have been reported for
`all
`these cases and most of
`the instabilities can be minimized
`by proper process conditions and control
`for each type of di-
`electric.
`It is not within the scope of this paper to discuss these
`effects, but they must each be considered in evaluating any given
`double-dielectric system.
`
`Metallization
`films were originally used to provide an
`Evaporated metal
`ohmic contact between thesilicon junction areas and a lead wire
`for connections to outside the package. As geometries got smaller
`and with the development of integrated circuits, the metal system
`became a complex arrayof interconnecting lines and contacts (see
`Figure 5). More attention had to be paid to effects of
`the
`metallization on device characteristics and reliability as well as the
`effect of the package and/or ambient on the metal integrityitself.
`The most commonly used metal
`for
`the above applications in
`semiconductor
`technology has been aluminum.!*-!% Schnable !°
`in his
`review, discusses advantages and disadvantages of
`the
`aluminum metallization system. The advantages are based on its
`ease of processing (deposition, etching, etc), its high conductivity,
`and its good adherence and contacting properties. At
`the same
`time its reactivity, which accounts for most of
`these desirable
`properties, also leads to disadvantages. That is, it can be attacked
`readily by plastics used for packages and by moisture which is
`present
`in nonhermetic packages.
`It
`is also subject
`to electro-
`migration under high current density conditions
`and micro-
`cracking when deposited over steep oxide steps.
`The corrosion problem of aluminum interconnections in plastic
`packages has led to the investigation of other systems. One of the
`most notable is a part of the Beam Lead Structure (mentioned
`below) which makes use of a PtsSiz contact to the silicon, covered
`by a Ti-Pt-Au multilayer structure.2° This is then combined with
`a Sis;Ni-SiO. dielectric passivation system.7! Neither
`this metal
`system (especially the platinum) nor thesilicon nitride will allow
`
`UNSEALED OXIDE
`CONTACT CUT
`
`PSG OR Si3N4
`PASSIVATING
`LAYER
`
`SEALED OXIDE
`CONTACT CUT
`
`COLLECTOR
`
` 300°C, >0
`Si
`
`(a)
`
`~~
`
`INDUCTION OF ADDI-
`TIONAL POSITIVE FIXED
`CHARGE (Qss) AND FAST
`STATES (Nst) BY HIGH
`FIELD -TEMPERATURE
`STRESS (DRIFT WZ)
`
`(d) INDUCTION OF HOLE
`TRAPS (Not) AND
`FAST STATES (Nst)
`BY IONIZING RADIA-
`TION
`
`Figure 2—Examples of Processing: Effects on Density
`or Location of Four Types of Charges in Thermally Oxi-
`dized Silicon Structure.
`
`Figure 3—Typical Double Dielectric Structure Used for
`Passivating Semiconductor Device. Examples of Both
`“Sealed” and “Unsealed”? Oxide Contact Cut are Indicated.
`
`64
`
`
`
`Vg >>O 25°C
`
`ALUMINUM
`
`DEPOSITED
`DIELECTRIC
`
`THERMAL
`OXIDE
`
`(a) POLARIZATION DUE TO
`DIPOLE ORIENTATION
`
`(b)
`
`INTERFACE
`TRAPPING
`
`SILICON an
`SILICON
` THERMAL
`
`+Vg 25°-300°C
`ALUMINUM
`
`DEPOSITED
`DIELECTRIC
`
`Vgz0 25°C
`
`OXIDE
`
`(c) POLARIZATION (OR
`TRAPPING) DUE TO
`CONDUCTIVITY DIFF-
`ERENCES
`
`(d) INTERFACE CHARGE
`(AS DEPOSITED)
`
`Instabilities or
`Figure 4—Four Different Types of
`Charges Associated With MIOS (Metal-Insulator-Oxide-
`Semiconductor) Structures.
`
`‘ pean 1
`
`73 jie
`
`i
`
`Figure 5—Comparison of Early and Simple (~1963,
`70 < 70 mils, 6 Components) and Recent and Complex
`(1970, 110 < 140 mils, 2485 Components)
`Integrated
`Circuits with Aluminum Interconnections.
`
`sodium penetration up to at least 300°C and thus a sealed device
`structure is obtained. Furthermore,
`the outer gold layer is very
`inert to corrosion. As it turns out, however, the nonreactivity of
`the gold and platinum also result
`in more difficult processing.
`Thus the advantages and disadvantages are just
`the opposite as
`compared to aluminum.
`Other metallization systems have also been reported. These in-
`clude Mo-Au, W-Au, Cr-Au, and Cr-Ag-Au multilayers and Al-Si
`or Al-Cu alloys.2*-** Each of
`these combinations shows some
`advantages, but processing difficulties and other problems indicate
`that no one system satisfies all requirements.
`In general, the more
`active the metal, the easier the processing but the more likelihood
`of corrosion in plastic and nonhermetic packages. One of
`the
`problems associated with any nonreactive metal such as platinum,
`is
`that
`its high melting and boiling points
`require that e.b.
`evaporation or sputtering be used for the deposition.
`In either
`case ionizing radiation is produced and can adversely affect device
`parameters. Also,
`these processes are more difficult
`to operate
`and control under production conditions.
`A recent development in the fabrication of gates for MOSdevices
`the use of a high temperature metal such as molybdenum.?®
`is
`Its high melting point and relatively ease of etching allows subse-
`quent high temperature processing such as diffusion and dielectric
`deposition.
`It
`is therefore possible to fabricate self-aligned gate
`MOStransistors with dielectric passivation over
`the gate. The
`same concept has been followed in the fabrication of silicon-gate
`MOStransistors.2* The use of silicon as a gate and interconnection
`material provides additional advantages in that
`it can be doped
`for lowresistance applications or left undoped, it can be oxidized
`and it is very compatible with the Si-SiO. system. A silicon-gate
`structure is shownin Figure6.
`
`Assembly and Encapsulation
`Once the semiconductor device or circuit is fabricated and diced,
`contacts must be made from the device pad areas to leads going
`to the outside world and it must
`then be suitably encapsulated.
`Miller has presented two good reviews on the subject of “chip-
`joining techniques” which are the assembly procedures used to
`mount and connect to devices in chip form.**-*9 He divides these
`chip-joining schemes into:
`(a) back-joined configurations [wire
`bonding °° and imbedded devices*!],
`(b)
`flip-chip procedures
`[controlled-collapse,?> nonmolten pads,?” and spider bond 3*],
`and (c) beam leads.?° It is obvious that device reliability is going
`to depend oneffects on electrical characteristics due to the applica-
`tion of the various metals involved in the schemes, as well as on
`changes in the contact characteristics of these systems. For pur-
`poses of
`this discussion,
`the main concern will be the ability of
`
`
`emga
`
`
`
`SOURCE
`
`Figure 6—Cross-Section and Top View of Si-Gate
`Transistor.
`
`65
`
`
`
`in the contact area to withstand corrosion and to
`the metal
`prevent
`ions from migrating into the passivating dielectric layer.
`The latter possibility is shown in Figure 7.
`In the example shown,
`the SisN;
`layer does not cover the edge of the oxide cut. Thus,
`sodium can, by penetrating the aluminum, migrate into the oxide
`region over
`the junction. Obviously a metal such as platinum,
`which masks against sodium,
`is desirable as has been found in
`the Ti-Pt-Au beam lead system.*! The degree to which a metal
`will mask against
`this migration will determine the amount and
`nature of masking required by the underlying dielectric film.
`Three general
`types of packages have been used for
`semi-
`conductor device encapsulation. These are metal, ceramic and
`plastic.
`In turn, many types of each have been used, depending
`on the requirement. Discussions of the various packaging concepts
`for semiconductor devices are available.?!-°8
`In all cases,
`the possible interactions between the packaging
`materials and the various parts of the device structure, e.g. di-
`electric films, metallization, etc, and the subsequent degradation
`of electrical characteristics have been important aspects in de-
`termining the usefulness of any given package. At the same time,
`however,
`the fabrication cost and complexity also have been im-
`portant factors in selecting a package.
`For a number of years,
`the package used to encapsulate tran-
`sistors and diodes was the metal can.
`It could be hermetically
`sealed and thus provided no difficulties in regards to interaction
`with the device structure.
`In fact,
`if it could still be used with
`integrated circuits,
`the
`complex dielectric passivation schemes
`discussed earlier would not be necessary. Several factors, however,
`led to the introduction of ceramic hermetic packages and plastic
`encapsulation. For one,
`the complexity of
`the circuits required
`many leads—considerably more than twelve which was possible
`with the metal can. Also, automated assembly techniques and the
`associated low cost were not compatible with the conventional
`TO-5 or TO-18 header assemblies.
`Various types of ceramic packages have thus been introduced
`which use a variety of
`lead configurations and sealing methods.
`Materials used for sealing can have a considerable effect on device
`properties and reliability. These sealing materials include metals,
`glasses and plastics. The glasses which can provide the best seals
`and are easy to work with are also the hardest
`to control and
`can have very adverse effects on device properties. Difficulties
`that have been encountered with glass seals are:
`(a) device con-
`tamination due to impurities vaporizing from the glass during
`sealing, (b) splattering of glass on the device during sealing,
`(c)
`attack of
`the device metallization or
`the glass
`seal
`itself by
`moisture, and (d)
`reduction of the glass components resulting in
`lead shorts. A cross-section of a typical ceramic structure with
`a glass seal is shown in Figure 8, and possible splattering of
`the
`glass due to improper processing is indicated.
`Plastic packages meet
`the requirements involving low cost and
`automatic assembly. Unfortunately most plastics are not com-
`pletely hermetic and the formulations include chemical
`species
`detrimental
`to device reliability. Even so, more and moreplastic
`encapsulated devices are being fabricated and ways to solve the
`above problems are being worked out. A very good reviewof
`plastics for semiconductor devices is given by Licari.39 In addi-
`tion, other papers have been written on the subject of device re-
`liability in plastic packages.!°-"!
`Two common types of plastics have been used for device en-
`capsulation. These are epoxies and silicones. The epoxies tend
`to be less susceptible to moisture penetration but are generally
`not as pure as silicones. The latter are more easily applied by
`
`
`
`P-TYPE SILICON
`
`N+ SILICON
`
`Figure 7—Sodium Ion Penetration Through Aluminum
`at Oxide Edge of Semiconductor Device With no Overlap
`of Silicon Nitride Layer in Contact Cut Region.
`
`66
`
`CERAMIC LID
`
`PACKAGE
`
`YZZZAY
`ys
`y
`METAL
`LL
`OWED.
`atl(A) ett
`LID
`
`DEVICE
`CHIP
`
`SPLATTERED
`GLASS OR
`CONTAMINATION
`
`CERAMIC
`
`Figure 8—Example of Possible Glass Splattering or Con-
`tamination From Sealing Glass in Ceramic Package.
`
`transfer-molding techniques which lend themselves to automatic
`packaging. Other plastics used to a
`lesser extent have been
`phenolics and polyesters. As mentioned above,
`the various com-
`ponents that have to be added to the plastic for required physical
`and other properties can adversely affect device performance and
`reliability. An informative discussion of these effects is presented
`by Olberg.!°
`so-called
`are
`the outer plastic packages
`Often used under
`“barrier” or “junction” organic coatings. These are of particular
`importance because of
`the ability of
`these films to protect
`the
`device against
`the less-pure outer package. Barrier coatings, ap-
`plied over the metallized chip by dipping, spraying, eye-dropper.
`etc, are for the most part high-puritysilicones.
`In addition, recent
`work has been devoted to the use of ‘Parylene” polymer films
`for the protection of device circuits against moisture and other
`contaminants.??
`
`Chip Protection
`The above discussions indicate two important failure modes for
`devices encapsulated in a nonhermetic material
`such as plastic
`or subjected to contamination during high temperature sealing
`in ceramic packages. Oneis the migration of impurity ions into the
`passivating dielectric over the active device region, which causes
`degradation of device characteristics. This failure mode can be
`minimized by the use of a dense dielectric such as silicon nitride
`over
`the surface and contact cut edges of passivating thermal
`oxide.
`The second major failure mechanism involves the metallization
`system—usually aluminum. The metal mayfail due to mechanical
`damage during assembly, due to corrosion bythe action of moisture
`and/or components in the packaging material or due to electro-
`migration at high current densities.
`In addition.
`impurity ions
`may migrate through the contact pad areas if the oxide cuts have
`not been overlapped with the dense dielectric. These and other
`failure mechanisms involving the metallized circuit have led to the
`concept of chip protection. A relatively thick (1-2 «) dielectric
`film is deposited over
`the entire chip after metallization, and
`openings are then etched for the contacts. Methods of deposition
`have included sedimentation,'*-'! sputtering.!"-!® vapor deposi-
`tion *-** and others such as evaporation.!® and spin-on tech-
`niques.!% Dielectrics
`that have been used are silicon dioxide,
`Pb-Zn-B and other sedimented glasses. phosphosilicate. borosilicate.
`and aluminosilicate glass and aluminum oxide. Silicon nitride has
`not yet found much use for
`this application due to the higher
`temperature required for its deposition and because thicker films
`tend to craze.
`The most commonly used chip protection scheme involves the
`use of SiO. or P:O;-SiO: deposited by the reaction of SiH;
`(and
`PH:) with O.4°-!* A typical structure is shown in Figure 9. The
`chip protection dielectric, especially the phosphosilicate glass. can
`provide mechanical protection, corrosion protection and mask
`against
`ionic impurities. The one problem area is
`in the open
`bonding pad area, especially if
`the metal
`is aluminum and the
`package is plastic. Proposals have been made to deposit other
`metals such as gold in the pad, as well as to use varnishes and
`other plastics as barriers.
`Mention should be made of aluminum oxide as a chip protection
`dielectric. It was originally proposed to be deposited by the vapor
`deposition technique '* but more recently selective anodization
`has been reported.!?-°° In the latter case, aluminum is deposited
`over the entire circuit, a
`thick anodic AlO: coating is prepared
`in the field regions, and the resulting defined aluminum intercon-
`nections are protected by a barrier-type anodization.
`Another interesting method for depositing silicon oxides or other
`
`
`
` 10.
`
`N-TYPE Si
`
`Figure 9—Typical Chip Protection Scheme of Semi-
`conductor Device Structure. Note Edge-Sealed Contact Cut
`and Deposited Oxide Over Entire Structure. Aluminum
`Bonding Pad Area is Expoesd, However.
`
`dielectrics over the metallized device is a “spin-on” technique.**
`In this case,
`the oxide if
`formed by the low temperature de-
`composition of an organic compound deposited from solution by
`the conventional spin-on process normally associated with photo-
`masking technology.
`
`Conclusions
`in
`semiconductor devices
`to providing reliable
`Approaches
`non-hermetic packages has been reviewed and several conclusions
`are evident. First,
`the thermal silicon dioxide which is required
`for stable and controllable device characteristics must be pro-
`tected by an outer, dense dielectric. Fortunately, both phospho-
`silicate glass and silicon nitride are available for this purpose, and
`these are being used successfully.
`The second conclusion that may be drawnis that the metalliza-
`tion is subject
`to mechanical damage during fabrication as well
`as chemical attack by the packaging materials and moisture. The
`latter is especially true if
`the metal
`is a reactive one such as
`aluminum, Ways of minimizing this attack include improving
`the purity and processing of the sealing material used for ceramic
`packages and providing high purity plastic packages with low
`permability to moisture. Also, additional benefits may be obtained
`by the use of organic barrier coatings between the outer package
`and the device.
`The most
`important consideration, however, will be the selec-
`tion of a suitable chip protection dielectric film. This is de-
`posited over
`the metallized circuit by one of several possible
`methods and maybe one of a variety of compounds. It must have
`the ability to provide mechanical protection of the metallization
`during assembly,
`to protect the metal against corrosion or other
`chemical attack due to the packaging material and environment
`and to offer some masking against ionic contamination. A secondary
`problem of chip protection is the protection of the binding pad
`areas and lead wire material against corrosion. This may be ac-
`complished by the choice of metal and possibly the additional
`organic coatings.
`In summary, device reliability of the future will depend in part
`on the best processing and control
`techniques of the passivating
`dielectric over the active device, the proper choice of the metalliza-
`tion system and the use of
`the highest purity, most moisture
`resistant packaging material. The best
`insurance, however,
`for
`the ultimate in device stability will be an optimum chip protection
`system which protects the semiconductor circuit from the package
`and any other form of mechanical or chemical attack.
`
`References
`1. Horeni, J. A., “Method of Manufacturing Semiconductor De-
`vices,” U. S. Patent No 3025589, March 20, 1962 and No
`3 064 167, Nov. 13, 1962.
`2. Deal, B. E.,
`‘“Measurement and Control of Dielectric Film
`Properties During Semiconductor Device Processing,’ ASTM/
`NBS Symposium on Silicon Device Processing, Gaithersburg,
`Md., June 2-3, 1970. Published in Conference Proceedings.
`3. Gray, P. V., “The Silicon-Silicon Dioxide System,” Proc.
`IEEE,vol 57, Sept. 1969, pp 1543-1551.
`4. Szedon, J. R. and Handy, R. M., “Characterization, Control
`and Use of Dielectric Charge Effects in Silicon Technology,”
`J. Vac. Sci. Technol., vol 6, Jan. 1969, pp 1-12.
`5. Schlegel, E. S., “A Bibliography of Metal-Insulator-Semi-
`conductor Studies,” JEEE Trans. Electron Devices, vol ED-14,
`Nov. 1967, pp 728-749; vol ED-15, Dec. 1968, pp 951-954.
`
`14.
`
`15.
`
`16.
`
`17.
`
`18.
`
`19.
`
`20.
`
`21.
`
`22:
`
`23.
`
`24,
`
`26.
`
`27.
`
`28.
`
`29.
`
`30.
`
`31.
`32.
`
`33.
`
`34.
`
`35.
`
`36.
`
`37.
`
`38.
`
`11.
`
`12.
`
`13.
`
`“Metal-Insulator-Semi-
`S. M.,
`and Sze,
`Goetzberger, A.
`conductor
`(MIS) Physics,” in Applied Solid State Science,
`New York, AcademicPress, 1969.
`Grove, A. S., Physics and Technology of Semiconductor De-
`vices, New York, Wiley & Sons, 1967.
`Kerr, D. R., Logan, J. S., Burkhardt, P. J., and Pliskin, W. A.,
`“Stabilization of SiOz Passivation Layers With P.O;” JBM
`J. Res. Develop., vol 8, Sept. 1964, pp 376-384.
`Snow, E. H. and Deal, B. E., “Polarization Phenomena and
`Other Properties of Phosphosilicate Glass Films on Silicon,”
`J. Electrochem. Soc., vol 113, March 1966, pp 263-269.
`Balk, P. and Eldridge, J. M., ““Phosphosilicate Glass Stabiliza-
`tion of FET Devices,” Proc. IEEE, vol 57, Sept. 1969, pp
`1558-1563.
`Chu, T. L., Szedon, J. R. and Lee, C. H., “The Preparation
`and C-V Characteristics of Si-SisNi and Si-SiO2-SI;N; Struc-
`tures,” Solid-State Electronics, vol 10, Oct. 1967, pp 897-905.
`Greger, L. V., “Study of Silicon Nitride as a Dielectric Ma-
`terial for Microelectronic Applications,” Final Report, Cont.
`No AF 33(615)-5386, Wright Patterson AFB, Ohio, Sept. 1967.
`Electrochemical Society, Joint Session (Dielectrics and Insula-
`tion and Electronics-Semiconductor Divisions), on Silicon
`Nitride, Oct. 12-13, 1966, Philadelphia, Pa.
`Tung, S. K. and Caffrey, R. E., “The Deposition and Physical
`Properties of Aluminosilicate Films,” J. Electrochem. Soc.,
`vol 107, Jan. 1970, pp 91-95.
`Norris, P. E. and Zaininger, K. H., “Improved Insulation
`for
`IC Technology,” Final Report, Cont. No N00039-69-C-
`0540, Dept. of Navy, Washington, D.C., Feb. 1970.
`Plishkin, W. A., Kerr, D. R. and Perri, J. A., “Thin Glass
`Films,” in Physics of Thin Films, vol 4, New York, Academic
`Press, 1967.
`MacKenna, E. L., “Chemically Vapor Deposited Dielectrics—
`Properties
`and Deposition Methods,” Semiconductor/IC
`Processing and Production Conference, Feb. 9-11, 1971, Ana-
`heim, Calif., To be Published in Conference Proceedings.
`Schnable, G. L. and Keen, R. S., “Aluminum Metallization—
`Advantages and Limitations for Integrated Circuit Applica-
`tions,” Proc. IEEE, vol 57, Sept. 1969, pp 1570-1580.
`for
`Lane, C. H., “Aluminum Metallization and Contacts
`Integrated Circuits,” ATME Met. Trans., vol 1, March 1970,
`pp 713-724.
`Lepselter, M. P., “Beam Lead Technology,” Bell System
`Tech. J., vol XLV, Feb. 1966, pp 233-253.
`Schneer, G. H., Van Gelder, W., Hauser, V. E. and Schmidt,
`P., “A Metal-Insulator—Silicon Junction Seal,’ TEEE Trans.
`Electron Devices, vol ED-15, May 1968, pp 290-293.
`Donovan, R. P., “Integrated Silicon Device Technology; XIII,
`Intraconnections and Isolation,” RTI Report No ASD-TDR-
`63-316, May 1967.
`Blech, I., Sello, H. and Gregor, L. V., “Thin Films in Inte-
`grated Circuits,” in Handbook of Thin Film Technology,
`L. Maissel and R. Glang, Editors; New York, McGraw-Hill,
`1970.
`Ames, I., d’Henrle, F. M. and Horstmann, R. E., “Reduction
`of Electromigration in Aluminum Films by Copper Doping,”
`IBM J. Res. Develop., vol 14, July 1970, pp 461-463.
`. Totta, P. A. and Sopher, R. P., SLT Device Metallurgy and
`its Monolithic Extension,” JBM J. Res. Develop., vol 13,
`May 1969, pp 226-238.
`Brown, D. M., Engeler, W. E., Garfinkel, M. and Gray, P.,
`“Self-Registered Molybdenum—Gate MOSFET,” J. Electro-
`chem. Soc., vol 115, Aug. 1968, pp 874-876.
`Faggin., F. and Klein, T., “Silicon Gate Technology,” Solid
`State Electronics, vol 13, Aug., 1970, pp 1125-1144.
`Miller, L. F., “A Critiqu