111111
`
`1111111111111111111111111111111111111111111111111111111111111
`US008681164B2
`
`(12) United States Patent
`Owen et al.
`
`(10) Patent No.:
`(45) Date of Patent:
`
`US 8,681,164 B2
`*Mar.25,2014
`
`(54) ELECTRONIC SYSTEM AND METHOD FOR
`SELECTIVELY ALLOWING ACCESS TO A
`SHARED MEMORY
`
`(56)
`
`References Cited
`
`U.S . PATENT DOCUMENTS
`
`(71) Applicant: STMicroelectronics, Inc., Coppell, TX
`(US)
`
`(72)
`
`Inventors: Jefferson Eugene Owen, Fremont, CA
`(US); Raul Zegers Dlaz, Palo Alto, CA
`(US); Osvaldo Colavin, Tucker, GA
`(US)
`
`CA
`DE
`
`(73) Assignee: STMicroelectronics, luc., Coppell, TX
`(US)
`
`4,257,095 A
`4,774,660 A
`
`3/ 1981 Nadir ............................ 710/ 119
`9/ 1988 Confotti . . . . . . .. . .............. 364/200
`(Continued)
`
`FOREIGN PATENT DOCUMENTS
`
`2100700
`111995
`1112004
`69631364
`(Continued)
`
`OTHER PUBLICATIONS
`
`( *) Notice:
`
`Subject to any disclaimer, the term of this
`patent is extended or adjusted under 35
`U.S.C. 154(b) by 0 days.
`
`This patent is subject to a tenninal dis(cid:173)
`claimer.
`
`(21) Appl. No.: 13/655,152
`
`(22)
`
`Filed:
`
`Oct. 18, 2012
`
`(65)
`
`Prior Publication Data
`
`US 2013/0042072Al
`
`Feb. 14, 2013
`
`Related U.S . Application Data
`
`(63)
`
`Continuation of application No. 13/239,200, filed on
`Sep. 21 , 2011, now Pat. No. 8,314,808, which is a
`
`(Continued)
`
`(51)
`
`(52)
`
`(58)
`
`(2006.01)
`(2006.01)
`
`Int.Cl.
`G06F 13118
`G06F 151167
`U.S.Cl.
`USPC ........................................... 345/535; 345/541
`Field of Classification Search
`USPC .......................... 345/54 1, 535, 542, 547, 555
`See application file for complete search history.
`
`Accelerated Graphics Port Interface Specification, Revision 1.0, Intel
`Corporation, Jul. 31, 1996."'
`
`(Continued)
`
`Primary E.:mminer - Hau Nguyen
`(74) Aflorney, Agenl, or Firm - Seed IP Law Group PLLC
`
`(57)
`.-\.BSTR-\.CT
`An electronic system, an integrated circuit and a method for
`display are disclosed. The electronic system contains a first
`device, a memory and a video/audio compression/decom(cid:173)
`pression device such as a decoder/encoder. The electronic
`system is configured to allow the first device and the video/
`audio compression/decompression device to share the
`memory. The electronic system may be included in a com(cid:173)
`puter in which case the memory is a main memory. Memory
`access is accomplished by one or more memory interfaces,
`direct coupling of the memory to a bus, or direct coupling of
`the first device and decoder/encoder to a bus. An arbiter
`selectively provides access for the first device and/or the
`decoder/encoder to the memory based on priority. The arbiter
`may be monolithically integrated into a memory interface.
`The decoder may be a video decoder configured to comply
`with the MPEG-2 standard.. The memory may store predicted
`images obtained from a preceding image.
`
`17 C laims, 6 Drawing Sheets
`
`Page 1 of 19
`
`ZTE EXHIBIT 1015
`
`

`
`US 8,681,164 B2
`Page 2
`
`(63)
`
`Related U.S. Application Data
`
`continuation of application No. 13/015,385, filed on
`Jan. 27, 2011, now Pat. No. 8,054,315, which is a
`continuation of application No. 12/857,455, filed on
`Aug. 16, 2010, now Pat. No. 7,898,548, which is a
`continuation of application No. 12/424,389, filed on
`Apr. 15, 2009, now Pat. No. 7,777,753, which is a
`continuation of application No. 11/956,165, filed on
`Dec. 13, 2007, now Pat. No. 7,542,045, which is a
`continuation of application No. 10/174,918, filed on
`Jun. 19, 2002, now Pat. No. 7,321,368, which is a
`continuation of application No. 09/539,729, filed on
`Mar. 30, 2000, now Pat. No. 6,427,194, which is a
`continuation of application No. 08/702,910, filed on
`Aug. 26, 1996, now Pat. No. 6,058,459.
`
`(56)
`
`References Cited
`
`U.S. PATENT DOCUMENTS
`
`111990 Marquardt
`4,894,565 A
`6/1991 Baji eta!.
`5,027,400 A
`5/1993 Normile et al.
`5,212,742 A
`10/1993 Valentaten et a!.
`5,250,940 A
`1111994 Takeda.
`5,363,500 A
`12/1994 Price eta!.
`5,371,893 A
`9/1995 Lehman eta!.
`5,450,542 A
`10/1995 Scalise et a!.
`5,459,519 A
`10/1995 Normile et al.
`5,461,679 A
`5/1996 Harney
`5,522,080 A
`5,546,547 A * 8/1996 Bowes eta!.
`9/1996 Retter eta!.
`5,557,538 A
`1111996 Cheney eta!.
`5,576,765 A
`5,579,052 A
`1111996 Artieri
`5,590,252 A
`12/1996 Silverbrook
`111997 Nally et al.
`5,598,525 A
`5,621,893 A
`4/1997 Joh
`5,623,672 A
`4/1997 Popat
`5,682,484 A
`10/1997 Lambrecht .
`5/1998 Tang eta!.
`5,748,203 A
`5,771,358 A * 6/1998 LaBerge
`5,774,206 A
`6/1998 Wasserman eta!.
`5,774,676 A
`6/1998 Stearns et al.
`5,778,096 A
`7/1998 Stearns
`8/1998 Okitsu
`5,793,384 A
`8/1998 Gulick eta!.
`5,797,028 A
`5,805,921 A * 9/1998 Kikinis et al.
`9/1998 Zenda
`5,809,245 A
`5,809,538 A
`9/1998 Pollmann et a!.
`5,812,789 A
`9/1998 Diaz et al.
`5,812,800 A * 9/1998 Gulick eta!.
`5,815,167 A
`9/1998 Muthal
`5,835,082 A
`1111998 Perego
`6/1999 Malladi et a!.
`5,912,676 A
`7/1999 Sun eta!.
`5,923,665 A
`5,936,616 A
`8/1999 Torborg, Jr. et al.
`5,960,464 A
`9/1999 Lam.
`5,977,947 A * 1111999 Potu .
`5/2000 Owen eta!.
`6,058,459 A
`6,297,832 B1
`10/2001 Mizuyabu et a!.
`6,330,644 B1
`12/2001 Y arnashita et al.
`
`307/518
`380/20
`382/166
`345/189
`395/425
`395/725
`395/162
`348/431.1
`283/304
`395/727
`710/114
`364/514 A
`348/407
`348/416
`395/133
`395/520
`395/200.02
`395/728
`710/128
`345/521
`710/107
`395/200.77
`709/247
`382/233
`345/535
`395/800.32
`710/2
`345/204
`7111151
`709/247
`710/306
`345/541
`345/202
`345/521
`370/477
`345/202
`7111202
`345/660
`7111151
`345/540
`7111147
`
`FOREIGN PATENT DOCUMENTS
`
`EP
`EP
`EP
`EP
`EP
`EP
`EP
`FR
`JP
`JP
`JP
`
`0 639 032
`0 673 171
`0 495 574
`0827110
`0827348
`0 710 029
`0772159
`2740583
`06-030442
`06-178274
`06-348238
`
`7/1994
`9/1995
`3/1997
`3/1998
`3/1998
`3/2002
`112004
`4/1997
`2/1994
`6/1994
`12/1994
`
`JP
`JP
`JP
`wo
`
`08-018953
`10-108117
`10-145739
`96/20567
`
`111996
`4/1998
`5/1998
`7/1996
`
`OTHER PUBLICATIONS
`
`Ackland, "The Role ofVLSI in Multimedia," IEEE Journal of Solid(cid:173)
`State Circuits, Apr. 1994, vol. 29, No.4, pp. 381-388.
`Adam eta!, "The Vidboard: A Video Capture and Processing Periph(cid:173)
`eral for a Distributed Multimedia System," ACM Multimedia, Aug.
`1-6, 1993, vol. 5, No.2, pp. 113-120.
`Adiletta, et al., "Architecture of a Flexible Real-Time Video Encoder/
`Decoder: The DECchip 21230 ,"Multimedia Hardware Architectures
`1997, Feb. 12-13, 1997, vol. 3021, pp. 136-148.
`the
`executing
`840AV when
`Apple Macintosh Quadra
`"Fusionrecorder 1.0" application as described in the 1993 Developer
`Note entitled Macintosh Quadra 840AV and Macintosh Centris
`660AV Computers.
`Araki, et a!., "Video DSP Architecture for MPEG2 CODEC,"
`ICASSP-94 SyAUVN, Speech Processing 2, Audio, Underwater
`Acoustics, VLSI & Neural Networks, Apr. 19-22, 1994, vol. 2, pp.
`417-420.
`Bailey et al., "Programmable Vision Processor/Controller for Flex(cid:173)
`ible Implementation of Current and Future Image Compression Stan(cid:173)
`dards," IEEE Micro, Oct. 1992, pp. 33-39.
`Bao et al., "OCP _A: An Efficient QoS Control Scheme for Real Time
`Multimedia Communications," IEEE Global Telecommunications
`Conference, Conference Record, Nov. 3-8, 1997, vol. 2 of 3, pp.
`741-745.
`Baugher, "The OS/2 Resource Reservation System," Multimedia
`Computing and Networking 1995, Feb. 1995, vol. 2417, pp. 167-176.
`Baum et a!., "A Multimedia Chipset for Consumer Audio-Visual
`Applications," IEEE Transactions on Consumer Electronics, Aug.
`1997, vol. 43, No. 3, pp. 646-648.
`Bhaskaran et al., "Multimedia Architectures: From Desktop Systems
`to Portable Appliances," Multimedia Hardware Architectures 1997,
`Feb. 12-13, 1997, vol. 3021, pp. 14-25.
`Bhed eta!., "A High-Performance Cross-Platform MPEG Decoder,"
`Digital Video Compression on Personal Computers: Algorithms and
`Technologies, SPIE Proceedings, Feb. 7-8, 1994, vol. 2187, pp. 241-
`248.
`Bonannon eta!., "The Architecture of the Dali Main-Memory Stor(cid:173)
`age Manager," Multimedia Tools and Applications, 1997, vol. 4, pp.
`115-151.
`Bonville et a!., "DVFLEX: A Flexible MPEG Real Time Video
`CODEC," International Conference on Image Processing, Sep.
`16-19, 1996, vol. II ofiii, pp. 829-832.
`Bove, Jr., "The Impact ofNew Multimedia Representations on Hard(cid:173)
`ware and Software Systems," Multimedia Hardware Architectures
`1997, Feb. 12-13, 1997, vol. 3021, pp. 34-39.
`Brahmbatt, "A VLSI Architecture for Real Time Code Book Genera(cid:173)
`tor and Encoder of a Vector Quantizer," International Conference on
`Image Processing, IEEE Signal Processing Society, vol. 2, Sep.
`16-19, 1996, pp. 991-994.
`Bursky, "Codec Compresses Images in Real Time: Real-Time
`Motion Video or Still Images Can be Compressed with Single-Chip
`Multistandard Core," Electronic Design, Oct. 3, 1993.
`Bursky , "Highly Integrated Controller Eases MPEG-2 Adoption,"
`Electronic Design, vol. 43, No. 17, pp. 141-142, Aug. 21, 1995.
`Bursky, "Performing Over 8 BOPS, A Two Chip Set Can Compress
`or Expand Video in Real Time Image Processing Chip Set Handles
`Full Motion Video," Electronic Design, May 3, 1993.
`Butler eta!., "The Great Leap Forward," PC Magazine, pp. 241-244,
`246,248,250,253-254,256,260-261,264,266-268,273-275,278,
`Oct. 11, 1994.
`C-Cube CL450 MPEG Video Decoder ("CL450") as described in the
`"CL450 MPEG Decoder User's Manual," C-Cube Microsystems,
`Milpitas, CA 1992 (MOT-S 721789-721874).
`Chaddha eta!., "A Real-Time Scalable Color Quantizer Trainer/
`Encoder," The Twenty-Eighth Asilomar Conference on Signals, Sys(cid:173)
`tems & Computers, Oct. 30-Nov. 2, 1994, pp. 203-207.
`
`Page 2 of 19
`
`

`
`US 8,681,164 B2
`Page 3
`
`(56)
`
`References Cited
`
`OTHER PUBLICATIONS
`
`Chang et al., "Columbia's VoD and Multimedia Research Testbed
`with Heterogeneous Network Support," Multimedia Tools and Appli(cid:173)
`cations, 1997, vol. 5, pp. 171-184.
`Chaudhry eta!., "A Framework for Analysis of Guaranteed QOS
`Systems," Video Techniques and Software for Full-Service Networks,
`Nov. 21, 1996, vol. 2915, pp. 25-38.
`Chen et a!., "Video Encoder Architecture for MPEG2 Real Time
`Encoding," IEEE Transactions Consumer Electronics, Aug. 1996,
`vol. 42, No.3, pp. 290-299.
`Cheng et al., "Disk Management for a Hard Real-Time File System,"
`Multimedia Systems, vol. 4, No. 2, 1996, pp. 255-260.
`Chiariglione, "MPEG: A Technological Basis for Multimedia Appli(cid:173)
`cations," Multimedia, Spring 1995, vol. 2, No. 1.
`Choe eta!., "ATM-Based Multi-Party Conferencing System," IEEE
`Global Telecommunications Conference, Nov. 1995, vol. 1 of3, pp.
`592-596.
`Colaitis, "Opening Up Multimedia Object Exchange with MHEG,"
`Multimedia, Surmner 1994, vol. 2, No.2.
`Coulson et al., "The Design of a QoS-Controlled ATM-Based Com(cid:173)
`munications System in Chorus," IEEE Journal on Selected Areas in
`Communications, May 1995, vol. 13, No.4, pp. 686-699.
`Deka, "A Comprehensive Study of Digital Signal Processing
`Devices," Microprocessors and Microsystems, May 1995, vol. 19,
`No.4, pp. 209-221.
`Demairy et al., "On the Correctness of Multimedia Applications,"
`
`The 11 1h Euromicro Conference on Real-Ttme Systems, IEEE Com(cid:173)
`puter Society, Jun. 9-11, 1999, pp. 226-233.
`Doquilo "Symmetric Multiprocessing Servers: Scaling the Perfor(cid:173)
`mance Wall," Infoworld, pp. 82-85, 88-92, Mar. 27, 1995.
`Dusen et al., "From Concept to an Implementation," International
`Broadcasting Convention, Sep. 12-16, 1996.
`Dutta et a!., "VLSI Issues in Memory-System Design for Video
`Signal Processors," IEEE 1995, pp. 498-503.
`Furht, "Multimedia Systems: An Overview," Multimedia, Sprin
`1994, vol. 1, No. 1, pp. 47-59.
`Furht, "Processor Architectures for Multimedia: A Survey," Multi(cid:173)
`media Modeling, Nov. 17-20, 1997, pp. 89-109.
`Galbi eta!., "An MPEG-1 AudioNideo Decoder with Run-Length
`Compressed Antialiased Video Overlays," IEEE International Solid
`State Circuits Conference, pp. 286-287, 381, 1995.
`Ganesan, "A Dual-DSP Microprocessor System for Real-Time Digi(cid:173)
`tal Correlation," Microprocessors and Microsystems, Sep. 1991, vol.
`15, No.7, pp. 29-37.
`Ganesan, "A Dual-DSP Microprocessor System for Real-Time Digi(cid:173)
`tal Correlation," Microprocessors and Microsystems, vol. 15, No.7,
`Sep. 1991, pp. 379-384.
`Gass, "Architecture Trends of MPEG Decoders for Set-Top Box,"
`Multimedia Hardware Architectures 1997, Feb. 12-13, 1997, vol.
`3021, pp. 162-169.
`Giorgis, "SMP Network Operating Systems," Computer Dealer
`News, vol. 12, No. 16, Aug. 8, 1996.
`Goodenough eta!., "A General Purpose, Single Chip Video Signal
`Processing (VSP) Architecture for Image Processing, Coding and
`Computer Vision," IEEE 1994, pp. 1-4.
`Goodenough et al., "A Single Chip Video Signal Processing Archi(cid:173)
`tecture for Image Processing, Coding and Computer Vision," IEEE
`Transaction on Circuits and Systems for Video Technology, Oct.
`1995, vol. 5, No. 5, pp. 436-445.
`Gove eta!., "Image Computing Requirements for the 1990s: From
`Multimedia to Medicine," The International Society for Optical
`Engineering, Medical Imaging V Image Capture, Formatting and
`Display, Feb. 1991, vol. 1444, pp. 318-333.
`Gove, "The MVP: A Highly-Integrated Video Compression Chip,"
`DCC '94, Data Compression Conference, Mar. 29-31, 1994, pp.
`215-224.
`Green, "Capturing Digital Video Using DVI, Multimedia and the
`i750 video processor," Dr. Dobb 's Journal, Jul. 1992, vol. 17, Issue 7.
`
`Gruger et al., "MPEG-1 Low-Cost Encoder Solution," Europe Series,
`Advanced Image and Video Communications and Storage Technolo(cid:173)
`gies, Mar. 20-23, 1995, vol. 2451, pp. 41-51.
`Guediri eta!., "An Affordable Solution to Real-Time Video Com(cid:173)
`pression," Technical Conference, Session 10 Imaging & HDTV, Mar.
`8, 1995, pp. 261-265.
`Guttag et a!., "A Single-Chip Multiprocessor for Multimedia: The
`MVP," IEEE Computer Graphics and Applications, Nov. 1992, pp.
`53-64.
`Hoffner et a!., "Communication between two microprocessors
`through common memory," Microprocessors and Microsystems, Jul.!
`Aug. 1982, vol. 6, No. 6, pp. 303-308.
`Huang eta!., "On Supporting Mission-Critical Multimedia Applica(cid:173)
`tions," International Conference on Multimedia Computing and Sys(cid:173)
`tems, Jun. 17-23, 1996, pp. 46-53.
`Huang et a!., "Resource Management for Continuous Multimedia
`Database Applications," Real-Time Systems Symposium, Dec. 7-9,
`1994, pp. 46-54.
`Huynh eta!., "Performance Analysis of Advanced I/0 Architectures
`for PC-based Video Servers," Multimedia Systems, vol. 2, No. 1,
`1994, pp. 36-50.
`Irvin eta!., "A New Generation ofMPEG-2 Video Encoder ASIC &
`ITS Application to New Technology Markets," International Broad(cid:173)
`casting Convention, Sep. 12-16, 1996, Pub. No. 428.
`Jain et a!., "An Integrated Circuit Design for Pruned Tree Search
`Vector Quantization Encoding with an Off-Chip Controller," IEEE
`Transactions on Circuit and Systems for Video Technology, Jun.
`1992, vol. 2, No.2, pp. 147-158.
`Kassim eta!., "A DSP-Based Video Compression Test-Bed," Micro(cid:173)
`processors and Microsystems, vol. 20, 1997, pp. 541-551.
`Kanellopoulos eta!., "The Comprehensive Approach ofQOS and the
`Evolution of ACSE Protocols in Multimedia Communications," Pro(cid:173)
`ceedings of the Third IEEE International Conference on Electronics,
`Circuits, and Systems, Oct. 13-16, 1996, vol. 1, pp. 323-326.
`Kettler eta!., "Scheduling Analysis of the Micro Channel Architec(cid:173)
`ture for Multimedia Applications," International Conference on Mul(cid:173)
`timedia Computing and Systems, May 14-19, 1994, pp. 403-414.
`Khayat et a!., "A Proposed Bus Arbitration Scheme for Multimedia
`Workstations," International Conference on Multimedia Computing
`and Systems, May 14-19, 1994, pp. 415-423.
`Kim eta!., "A Real-Time MPEG Encoder Using a Programmable
`Processor," IEEE, 1994, pp. 161-170.
`King, Inside Windows 95, Microsoft Press, Redmond Washington,
`pp. 85-90, 1994.
`Kinugasa et a!., "A Video Pre/Post-processing LSI for Video Cap(cid:173)
`ture," 1996 Digest of Technical Papers, Jun. 5-7, 1996, pp. 396-397.
`Kohiyama eta!., "Architecture ofMPEG-2 Digital Set-Top-Box for
`CATVVod System," IEEE, 1996, pp. 667-672.
`Koinuma eta!., "ATM in B-ISDN Communication Systems and VLSI
`Realization," IEEE Journal of Solid-State Circuits, Apr. 1995, vol.
`30, No.4, pp. 341-347.
`Kondo et al., "Two-Chip MPEG-2 Video Encoder," IEEE Micro, Apr.
`1996, vol. 16, No.2, pp. 51-58.
`Lau et al., "A Novel Video-On-Demand Storage Architecture for
`Supporting Constant Frame Rate with Variable Bit Rate Retrieval,"
`Network and Operating Systems Support for Digital Audio and Video,
`Apr. 19-21, 1995, pp. 294-305.
`Lee et al., "MediaStation 5000: Integrating Video and Audio," Mul(cid:173)
`timedia, Surmner 1994, vol. 1, No.2, pp. 50-61.
`Lee eta!., "Real-Time MPEG Video Compression Using the MVP,"
`Data Compression Conference '94, Mar. 29-31, 1994.
`Lin et a!., "Low Power Design for MPEG-2 Video Decoder," IEEE
`Transactions on Consumer Electronics, Aug. 1996, vol. 42, No.3, pp.
`513-521.
`Lin and Chein-WeiJen, "On the Bus Arbitration for MPEG2 Video
`Decoder," VLSI Tech, Systems andAppl. 1995 Symposium, pp. 201-
`205.
`Lin eta!., "DMA-based Communications between PC and DSP,"
`Microprocessors and Microsystems, Apr. 1991, vol. 15, No. 3, pp.
`137-142.
`
`Page 3 of 19
`
`

`
`US 8,681,164 B2
`Page 4
`
`(56)
`
`References Cited
`
`OTHER PUBLICATIONS
`
`Lisa et al., "A Reconfigurable Coprocessor for a PCI-based Real
`Time Computer Vision System," Field-Programmable Logic and
`Applications, 71
`h International Workshop, FPL 1997, London, UK,
`Sep. 1-3, 1997, pp. 392-399.
`Liu, "MPEG Decoder Architecture for Embedded Applications,"
`IEEE Transactions on Consumer Electronics, Nov. 1996, vol. 42, No.
`4, pp. 1021-1028.
`Majeed, "Dual Processor Automotive Controller," IEEE, 1988, pp.
`39-44.
`Maturi, "Single Chip MPEG Audio Decoder, "IEEE Transactions on
`Consumer Electronics, vol. 38, No.3, pp. 348-356, Aug. 1992.
`Matsuo et al., "A Programmable Video Codec System for Low-Bit(cid:173)
`Rate Communication," IEEE Transactions on Consumer Electronics,
`Aug. 1997, vol. 43, No.3, pp. 903-910.
`Miura eta!., "A 600 m W Single Chip MPEG2 Video Decoder," IE ICE
`Trans. Electrono, Dec. 1995, vol. E78-C, No. 12, pp. 1691-1696.
`Morton, "A236 Parallel DSP Chip Provides Real-Time Video Pro(cid:173)
`cessing Economically and Efficiently," Electro '96 Professional Pro(cid:173)
`gram Proceedings, Apr. 30-May 2, 1996, pp. 261-268.
`"MPEG Video Overview," SGS-Thomson Microelectronics Techni(cid:173)
`cal Note, pp. 1-4, 1992.
`Ng eta!., "An analysis of buffer sharing and prefetching techniques
`for multimedia systems," Multimedia Systems, vol. 4, No. 2, 1996,
`pp. 55-69.
`Ngai eta!., "A Scalable Chip Set for MPEG2 Real-Time Encoding,"
`CompCon, 1996, pp. 193-198.
`Ngoh eta!., "On Storage Server Issues for Multimedia-on-Demand
`System," Multimedia Modeling, Nov. 1995, pp. 393-409.
`Oliver eta!., "Distributed Connection Management for Real-Time
`Multimedia Services," From Multimedia Services to Network Ser(cid:173)
`vices, Dec. 1997, pp. 59-74.
`Ooi eta!., "A PC-Based MPEG Compressed Data Decoder," IEEE
`Transactions on Consumer Electronics, Nov.1995, vol. 41, No.4, pp.
`1169-1173.
`Ooi eta!., "An MPEG-2 Encoder Architecture Based on a Single Chip
`Dedicated LSI with a Control MPU," IEEE, 1997, pp. 599-602.
`Ozden eta!., "On the Design of a Low-Cost Video-on-Demand Stor(cid:173)
`age System," IEEE Journal ofSolid State Circuits, Apr. 1994, vol. 29,
`No.4, pp. 40-54.
`Shah, "Multimedia on the Internet," The Twentieth Annual Interna(cid:173)
`tional Computer Software & Applications Conference, Aug. 21-23,
`1996, p. 150.
`Pancha et al., "Bandwidth-Allocation Schemes for Variable-Bit-Rate
`MPEG Sources in ATM Networks," IEEE Transactions on Circuits
`and Systems for Video Technology, Jun. 1993, vol. 3, No. 3, pp.
`190-198.
`Pillai, "Multimedia Over the Internet," The Twentieth Annual Inter(cid:173)
`national Computer Software & Applications Conference, Aug. 21,
`23, 1996, p. 149.
`Pirsch eta!., "Architectural Approaches for Multimedia Processors,"
`Multimedia Hardware Architectures 1997, Feb. 12-13, 1997, vol.
`3021, pp. 2-13.
`Pirsch et a!., "VLSI Architectures for Video Compression-A Sur(cid:173)
`vey," Proceedings oftheiEEE, Feb. 1995, vol. 83, No.2, pp. 220-246.
`Pirsch et a!., "VLSI Architectures for Video Signal Processing,"
`Image Processing and its Applications, Jul. 4-6, 1995, Conference
`Publication No. 410, pp. 6-10.
`Plansky, "Variable Block-Size Vector Quantization in the Transform
`Domain," Signal Processing VI Theories and Applications, vol. III,
`1992, pp. 1243-1246.
`Rangan et al., "Designing an On-Demand Multimedia Service,"
`IEEE Communications Magazine, Jul. 1992, vol. 30, No. 7, pp.
`56-64.
`Reddaway, "Fractal Graphics and Image Compression on a DAP,"
`The Design and Application of Parallel Digital Processors, Apr.
`11-15, 1988, p. 201.
`Richard eta!., "The Washington University Broadband Terminal,"
`IEEE Journal on Selected Areas in Communications, Feb. 1993, vol.
`11, No.2, pp. 276-282.
`
`Richard et a!., "The Washington University Multimedia System,"
`Multimedia Systems, vol. 1, No.3, 1993, pp. 120-131.
`Rooholamini et al., "ATM-Based Multimedia Servers," Multimedia,
`Spring 1995, vol. 2, No. 1, pp. 39-52.
`Russell, "The Challenge ofVLSI Technology to Low-bit-rate Video,"
`International Symposium on VLSI Technology Systems and Applica(cid:173)
`tions, IEEE, Taipei, Taiwan, May 17-19, 1989, 164-168.
`Sabaa et al., "Design and Modelling of a Nonblocking Input Buffer
`ATM Switch," Can. J Elect. & Camp. Eng., vol. 22, Nov. 3, 1997, pp.
`87-93.
`Seed et al., "An Enhanced Transputer Module for Real-Time Image
`Processing," Third International Conference on Image Processing,
`1989, pp. 131-135.
`Shah, "Multimedia on the Internet," The Twentieth Annual Interna(cid:173)
`tional Computer Software & Applications Conferences, COMPSAC
`'96, Aug. 21-23, 1996, p. 150.
`Shepherd et al., "Quality-of-Service Support for Multimedia Appli(cid:173)
`cations," Multimedia, Fall 1996, vol. 3, No. 3, pp. 78-82.
`Sriskanthan eta!., "A Real-Time PC-Based Video Phone System on
`ISDN/Lan," IEEE Transactions on Consumer Electronics, May
`1995, vol. 41, No.2, pp. 332-342.
`Stirpe et a!., "Application Migration to Reserved Bandwidth Net(cid:173)
`works," Multimedia Computing and Networking 1995, Feb. 1995,
`vol. 2417, pp. 428-434.
`Tamitani eta!., "An Encoder/Decoder Chip Set for the MPEG Video
`Standard," IEEE International Conference on Acoustics, Speech and
`Signal Processing, Mar. 23-26, 1992, pp. 661-664.
`The Motorola MCD212 Video Decoder and System Controller
`("MCD212")(as described in the Advance Information manual, pub(cid:173)
`lished in the U.S. Aug. 1995, at MOT-S 723153-723240).
`Tiwari eta!., "A Parallel MPEG-2 Video Encoder with Look-Ahead
`Rate Control," The 1996 IEEE International Conference on Acous(cid:173)
`tics, Speech, and signal Processing Conference, May 7-10, 1996, pp.
`1994-1997.
`Tobagi eta!., "Streaming RAID-A Disk Array Management System
`for Video Files," ACM Multimedia 93, Aug. 1-6, 1993, pp. 393-400.
`Tsang et a!., "A VLSI Architecture for a Real-Time Code Book
`Generator and Encoder of a Vector Quantizer," IEEE Transactions on
`a Joint Publication of IEEE Circuits and Systems Society, the IEEE
`Computer Society, the IEEE Solid-State Circuits Council, Sep. 1994,
`vol. 2, No. 3, pp. 360-364.
`Undy eta!., "A low-cost graphics and multimedia workstation chip
`set," IEEE Micro, vol. 14, No.2, Apr. 1994, pp. 10-22.
`Uramoto et a!., "An MPEG2 Video Decoder LSI with Hierarchical
`Control Mechanism," IEEE 1997 Custom Integrated Circuits Con(cid:173)
`ference, Apr. 26, 1995, pp. 1697-1708.
`U.S. District Court, Eastern District of Texas Live (Sherman), Civil
`Docket for Case#: 4:03-cv-00276-LED, STMicroelectronics, Inc.,
`Plaintiffv. Motorola, Inc., and Freescale Semiconductor, Inc., Defen(cid:173)
`dants, Counterclaim Plaintiffs v. STMicroelectronics NV, and
`STMicroelectronics, Inc., Counterclaim Defendants, date filed Jul.
`18, 2003, 47 pages.
`Verscheure et al., "Perceptual Video Quality and Activity Metrics:
`Optimization of Video Service Based on MPEG-2 Encoding," Mul(cid:173)
`timedia Telecommunications and Applications, Nov. 1996, pp. 249-
`265.
`Video Electronics Standards Association, "VESA Unified Memory
`Architecture Hardware Specifications Proposal," Version: 1.0p, pp.
`1-38, Oct. 31, 1995.
`Video Electronics Standards Association, VESA Unified Memory
`Architecture VESA BIOS Extensions (VUMA-SBE Proposal), Ver(cid:173)
`sion l.Op, pp. 1-26, Nov. 1, 1995.
`Vogel eta!., "Distributed Multimedia and QOS: A Survey," Multime(cid:173)
`dia, Sununer 1995, vol. 2, No.2, pp. 10-19.
`Williams eta!., "A Programmable Solution for Standard Video Com(cid:173)
`pression," in IEEE Computer Society Press, Thirty-Seventh IEEE
`Computer Society International Conference, San Francisco, CA,
`Feb. 24-28, 1992, pp. 47-50.
`Winzker eta!., "Architecture and Memory Requirements for Stand(cid:173)
`Alone and Hierarchical MPEG2 HDTV-Decoders with Synchronous
`DRAMs," IEEE International Symposium on Circuits and Systems,
`Apr. 30-May 3, 1995, pp. 609-612.
`
`Page 4 of 19
`
`

`
`US 8,681,164 B2
`Page 5
`
`(56)
`
`References Cited
`
`OTHER PUBLICATIONS
`
`Wolfe eta!., "Design Methodology for Progrannnable Video Signal
`Processors," Multimedia Hardware Architectures 1997, Feb. 12-13,
`1997, vol. 3021, pp. 26-31.
`Wolfe eta!., "Concepts for Resource Reservation in Advance," Mul(cid:173)
`timedia Tools and Applications, 1997, pp. 255-278.
`Wong eta!., "The H-Bus: A Media Acquisition Bus Optimized for
`Multiple Streams," Multimedia Hardware Architectures 1997, Feb.
`12-13, 1997, vol. 3021, pp. 40-50.
`Wrege eta!., "Video Traffic Characterization for Multimedia Net(cid:173)
`works with a Deterministic Service," IEEE Inforcom '96, Mar. 1996,
`vol. 2, pp. 537-544.
`Wu et a!., "A Function-Pipelined Architecture and VLSI Chip for
`MPEG Video Image Coding," IEEE Transactions on Consumer Elec(cid:173)
`tronics, Nov. 1995, vol. 41, No.4, pp. 1127-1137.
`Yamada eta!., "Real-time MPEG2 Encoding and Decoding with a
`Dual-Issue RISC Processor," Proceedings of the IEEE 1997 Custom
`Integrated Circuits Conference, May 5-8, 1997, pp. 225-228.
`
`Yamazaki eta!., "ATM Networking and Video-Coding Techniques
`for QOS Control in B-ISDN," IEEE Transactions on Circuits and
`Systems for Video Technology, Jun. 1993, vol. 3, No.3, pp. 175-181.
`Yoshimoto et a!., "ULSI Realization of MPEG2 Realtime Video
`Encoder and Decoder-An Overview," IEICE Trans. Electron, May
`23, 1995, vol. E78-C, No. 12, pp. 1668-1681.
`Yu et al., "Resource Management Issues of a Video Server," Multi(cid:173)
`media Storage and Archiving Systems, Nov. 18-19, 1996, vol. 2916,
`pp. 290-300.
`Zahir et al., "VBR MPEG-2 Encoded Video Over Broadband Net(cid:173)
`work," Proceedings ofSPIE, Nov. 3-5, 1997, vol. 3231, pp. 372-381.
`Zhang eta!., "Red-VBR: A New Approach to Support Delay-Sensi(cid:173)
`tive VBR Video in Packet-Switched Networks," Network and Oper(cid:173)
`atingSystem Support for Digital Audio and Video, Apr. 19-21, 1995,
`pp. 258-272.
`Hsing, "The Challenge ofVLSI Technology to Low-Bit Rate Video,"
`VLSI Technology, Systems and Applications, 1989. Proceedings of
`Technical Papers. 1989 International Symposium on May 17-19,
`1989, pp. 164-168.
`* cited by examiner
`
`Page 5 of 19
`
`

`
`U.S. Patent
`
`Mar.25,2014
`
`Sheet 1 of 6
`
`US 8,681,164 B2
`
`VIOEO DECODING
`~ CIRCUIT ~
`12
`MEWOR'i
`INTERfACE
`
`MICRO-
`CONTROlLER
`
`.1§
`
`AUDIO O£COOING
`~ CIRCUlT
`14
`.. ~
`.,.
`
`.
`
`.
`
`16
`
`~
`
`10 / )fl'
`
`MEMORY
`22
`
`Fig. la
`{Prior Art)
`
`~
`MEMORY
`• INTERFACE
`
`;.._... ~
`
`Vf0£0 O£COD1NG
`~ CIRCUlT
`12
`
`R£GISlER
`· • INTERFACt .
`
`2Q
`
`[+-to
`
`AUOJO O£COOING
`CIRCUJT
`1-1
`
`MEMORY
`22:
`
`Fig. lb
`(Prior Art)
`
`-
`
`MlCRO-
`CONTROlLER
`
`~
`
`'
`
`w.r
`
`Page 6 of 19
`
`

`
`U.S. Patent
`
`Mar. 25, 2014
`
`Sheet 2 of 6
`
`US 8,681,164 B2
`
`.. ..-121
`
`MtM
`
`152-, CPU
`
`146
`\
`t-- f/f
`
`MAfN
`M[M
`
`t/0
`\
`
`22-, coo M1 M2 Y.3
`122
`10
`/'2&
`\
`\
`DECOOfR
`SOURC£
`\ co}
`
`'·"«'<"~
`
`120
`/
`
`-
`
`I VIOCO 8
`1 CTlR
`' YW )
`""-""'
`
`_}]g. lc
`(Prior Art)
`
`DISPlAY
`
`oECooiNC [' : !Q: :· [)L 1': B2 I s:( I : ::~·( I es .L as 1. P.!. .... I
`L ~0: ] ~ I B3 I ?1 I 85 I ~6 t P4 I
`1': :: : ::
`..
`.. '--y4"'-"'"'-"]
`M1 ~ 10
`-~ ~:=: :::: ~L
`::: : :~-~-~~---· .... r:::::::~: rt,J
`~b::,.. ~~~.
`}Jg. ld
`(Prior Art)
`
`M2
`
`MJ
`
`Page 7 of 19
`
`

`
`~ = N
`
`""""' 0'1
`""""'
`"'
`00
`0..,
`00
`rJl
`d
`
`0\
`0 .....
`
`(.H
`
`.....
`rFJ =(cid:173)
`
`('D
`('D
`
`N
`~Ul
`N
`~ :-:
`~
`
`0 ....
`
`.j;o.
`
`~ = ~
`
`~
`~
`~
`•
`7J).
`~
`
`~:~~------------------
`~"
`
`!l!:l
`
`I
`
`MDAORY CONTROLLER
`;
`t
`
`.r76
`
`58
`
`··~REFRESH tOClC
`. .
`
`~~t.R
`
`-r,..,
`
`.
`MEMORY INTERFACE
`
`'
`s
`
`~
`
`2Q
`
`lNTERFAC£
`REGISTm
`
`:
`
`1
`
`~52
`
`1
`
`DMA ENGtN(
`r_t
`
`~
`
`ENCOOER
`
`OECOOEn
`
`/ 64
`
`.....,_
`:f' 62 '
`
`CIRCUIT
`ENCODING
`
`AUDIO
`CIRCIJIT
`ENCODING
`vmrn
`
`I
`AUDIO
`!
`CIRCUtr
`j
`f--+ DECODING
`12 "\,.........--v-m-ro~ l
`!
`
`14 ... \
`
`Clf?CtJti
`2.Q ~ OECOOlNG
`
`l
`l
`J!NiERfAC£
`I RECrST£R
`j
`!
`
`Fig. 2
`
`I
`
`___J
`I
`l
`
`MEMORY
`
`.::t!J.
`t;.O
`
`:sz-70
`
`z
`
`I
`
`, '
`
`~
`~
`
`. --· -·· ·-
`
`40
`/'JI
`
`56·/
`
`82--·,.
`
`~-"--"-...... -
`
`....,. --··-
`
`"
`
`5p
`
`MEMORY INTERfACE
`
`t
`
`~------~>
`I 1 •. UEMOR't COtHROU.E~ I
`i
`J
`;
`!
`1
`
`/
`72
`
`. . . I
`
`PV .,_I DMA ENGINE
`M "'d
`
`..;u.
`A')
`
`fiRST m:vrc£
`
`Page 8 of 19
`
`

`
`U.S. Patent
`
`Mar.25, 2014
`
`Sbeet 4 of 6
`
`US 8,681,164 B2
`
`l8Z
`••• J
`
`OJS~Y
`
`184 .
`/
`f!WdE
`SUffER
`r l85
`
`200""-
`
`CRAPH!CS
`AC<:fl.£RATOR
`{WtTH Vl0£0 SCAl£R ANO
`COLOR SPACE CONVERfER)
`
`..-
`
`176
`/
`NAP
`
`l78
`I
`fUM
`
`1
`
`NJOIO
`coocc
`
`ao
`,.·1
`
`4
`17
`
`INTtRFAcr
`~_j _____
`2"\
`
`t.m
`COHTROlLER
`
`170
`~.
`
`PC! aus
`
`A90
`~.}
`
`,···160
`t56"'
`PCI
`AGP
`152
`.. , ... ~ ........ , ......... , ........... ~ ...... , ........ .................................................. , ................. ... ................. ,,_._
`'-
`PCl
`~ P!!OCI:SSOR CORE lOGIC
`£tOC
`--·--• INTERFACE
`Otvlct
`lli ~ .1§§
`Qk]
`162........
`M(UORY !NlfRfAC(
`
`t
`
`OVD
`CO ROW
`
`164
`
`, .. .,,. .. <
`
`HAAn liiSK
`DRM:
`
`'-·166
`
`~00
`
`'
`
`I
`72
`
`DtCOOER
`
`(NCODER
`l ~
`
`/
`44
`52-'
`
`Fig. J
`
`Page 9 of 19
`
`~ ENG!NE
`
`76
`/
`. RITRESH LOGIC I
`. J ,,
`·: ARBITER
`'
`a'~ J
`I WCWORY CONTROllER
`58
`~ss
`MEMORY INTERFACE
`
`(~
`l i'-167
`
`~ ,
`
`

`
`U.S. Patent
`
`Mar. 25, 2014
`
`Sheet 5 of6
`
`US 8,681,164 B2
`
`168
`
`152
`
`CPU
`
`MEN
`
`f l2l
`
`146
`
`122
`
`80
`
`22'
`
`JjF
`
`SOURCE
`,.
`""'
`
`OECOO£R/
`£NCO!)f.R
`
`I
`
`/
`
`/
`
`/
`
`'\\. --- ~.#'· ....,
`\ "''-
`"'
`' '
`"""
`
`CfJ
`
`PCI
`
`{
`110
`
`.Fig. 4
`
`DECODING fro=r-'PCI' B2
`J B3 I P4
`as :.L as dJ. ... ~? .
`65 I 8&.: j P( J
`B2 J ro I ?1
`I m
`msrur
`: ~-----=-·:-....... P-,_4 --~~----=--~-~:·__,--]
`Mt~ IO
`~---: __ - __ Pt __________ ~ n )
`Fig~ 5
`
`M2
`
`41
`
`flFO
`"'--'!~ ·35
`
`'-------PC ........ "TI t_JF _____ ___.. --Jg
`·70
`
`PCI
`Fig. 6
`
`Page 10 of 19
`
`

`
`U.S. Patent
`
`Mar.25,2014
`
`Sheet 6 of 6
`
`US 8,681,164 B2
`
`ao'\..
`
`I Of.COOER 1 HC-OD£R J
`t
`is
`/
`·H
`OW\ ENGINE J
`52·
`76
`1
`I
`-· ·t ARBITER
`REfRESH lOGIC J
`... J. ~
`8~
`.. .
`I. MU40RY CONTROLlER t
`r
`56 Mt.WORY IN1tRFACE
`...
`-
`
`. ..
`
`200
`(
`
`AAIP
`
`l76
`
`v 72
`
`l\208
`
`AIJOIO v-tso
`cootC
`
`178
`,/
`
`OM I
`J. 199
`
`,/
`
`MOD£U:
`
`J
`
`'\
`198
`"'-154
`
`I
`202 ..1 ~ YfWORV INTERfAC£
`204..) 20 ACCElERATOR
`AC-3 .!---
`1.»1
`30 ACCfl£~TOR
`CONTROLlER 206./
`210./ PCl/KR BUS INTERfACE
`Pel BUS
`
`········-~-
`
`184 '""-. FRAUE
`OOFf!R
`
`.....
`
`~
`
`j 65"""
`
`182
`\
`DISPlAY
`
`. t
`
`174
`
`"
`
`INTERfAC£
`
`172
`\
`
`170
`\ ...
`
`1~7
`
`MAIN
`MEMORY
`
`tts
`
`L2
`CACHE
`
`,s;
`
`PC!
`CHlPStr
`~
`190
`
`PCI
`BRI.oot
`
`'·t92
`
`JSA BUS
`
`CPU
`
`l/
`152
`
`(!Of
`...
`
`HARDOISK
`DRIVE
`
`186
`
`OVD
`CO RON ~'166
`
`Flg. 7
`
`Page 11 of 19
`
`

`
`US 8,681,164 B2
`
`1
`ELECTRONIC SYSTEM AND METHOD FOR
`SELECTIVELY ALLOWING ACCESS TO A
`SHARED MEMORY
`
`CROSS-REFERENCE TO RELATED
`APPLICATIONS
`
`This application is a continuation of U.S. patent applica(cid:173)
`tion Ser. No. 13/239,200, now allowed; which is a continua(cid:173)
`tion ofU.S. Pat. No. 8,054,315, issued Nov. 8, 2011; which is
`a continuation of U.S. Pat. No. 7,898,548, issued Mar. 1,
`2011; which is a continuation of U.S. Pat. No. 7,777,753,
`issued Aug. 17, 201 0; which is a continuation ofU.S. Pat. No.
`7,542,045, issued Jun. 2, 2009; which is a continuation of
`U.S. Pat. No. 7,321,368, issued Jan. 22, 2008; which is a
`continuation ofU.S. Pat. No. 6,427, 194, issued Jul. 30, 2002;
`which is a continuation of U.S. Pat. No. 6,058,459, issued
`May 2, 2000. All of the U.S. patents, U.S. patent application
`publications, U.S. patent applications, foreign patents, for(cid:173)
`eign patent applications and non-patent publications referred
`to in this specification and/or listed in the Applic