`
`Paper No. ________
`
`UNITED STATES PATENT AND TRADEMARK OFFICE
`_______________
`
`BEFORE THE PATENT TRIAL AND APPEAL BOARD
`_____________
`
`SONY CORPORATION
`Petitioner
`v.
`
`RAYTHEON COMPANY
`Patent Owner
`_____________
`
`
`
`Case IPR2016-00209
`
`Patent No. 5,591,678
`
`
`
`PETITIONER’S REPLY TO PATENT OWNER RESPONSE
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`TABLE OF CONTENTS
`
`
`
`
`
`
`
`I. LIU ANTICIPATES CLAIMS 1-4, 6-7, AND 10-11 ....................................... 1
`
`A. LIU MEETS THE “FURNISHING” STEP .................................................................. 2
`
`B. LIU TEACHES A WAFER ...................................................................................... 6
`
`C. LIU’S WAFER OVERLIES THE ETCH-STOP LAYER ..............................................10
`
`D. LIU TEACHES THE FORMING STEP ....................................................................11
`
`E. LIU ANTICIPATES CLAIMS 2-4 ..........................................................................11
`
`II. GROUNDS 2-8 SHOULD BE ADOPTED .....................................................14
`
`A. GROUND 2: CLAIMS 2-4 AND 11 ARE ALSO OBVIOUS IN VIEW OF BLACK. .......14
`
`(1) Liu and Black are analogous art ..............................................................14
`
`(2) It was obvious to use Black’s patterning with Liu ..................................16
`
`(3) Black teaches patterning and forming an electrical connection ..............16
`
`B. GROUND 3: CLAIMS 5 AND 12-16 ARE OBVIOUS OVER LIU IN VIEW OF
`RISEMAN. ........................................................................................................17
`
`C. GROUNDS 4 AND 8: OLDHAM RENDERS THE “DEGASSING AND CURING”
`LIMITATIONS OBVIOUS. ...................................................................................18
`
`D. GROUND 5: CLAIM 10 IS OBVIOUS OVER THE COMBINATION OF LIU AND WEN
` .......................................................................................................................19
`
`E. GROUND 6: CLAIM 9 IS OBVIOUS OVER THE COMBINATION OF LIU, WEN AND
`YING. ..............................................................................................................19
`
`F. GROUND 7: CLAIM 17 IS OBVIOUS OVER LIU, RISEMAN AND KUSUNOKI ........19
`
`III. SECONDARY CONSIDERATIONS .............................................................20
`
`i
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`A. RAYTHEON HAS NOT DEMONSTRATED A NEXUS TO PRAISE AND FAILURE OF
`OTHERS ...........................................................................................................20
`
`B. THE ALLEGED PRAISE WAS NOT DIRECTED AT THE ’678 PATENT .....................21
`
`C. RAYTHEON’S “FAILURE OF OTHERS” ARGUMENT IS NOT PERSUASIVE .............23
`
`D. RAYTHEON’S COMMERCIAL SUCCESS ARGUMENT IS NOT PERSUASIVE ............25
`
`CERTIFICATE OF SERVICE ...........................................................................28
`
`CERTIFICATE OF WORD COUNT .................................................................29
`
`
`
`
`
`
`
`
`
`
`
`
`
`ii
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`TABLE OF AUTHORITIES
`
`
`
`Cases
`
`Constant v. Advanced Micro-Devices, Inc.,
` 848 F.2d 1560 (Fed. Cir. 1988) ............................................................................12
`
`Graham v. John Deere Co.,
`383 U.S. 1 (1966) .................................................................................................25
`
`In re Mouttet,
`686 F.3d 1322 (Fed. Cir. 2012) ...........................................................................16
`
`In re Woodruff,
`919 F.2d 1575 (Fed. Cir. 1990) ...........................................................................20
`
`Iron Grip Barbell Co. v. USA Sports, Inc.,
` 392 F.3d 1317 (Fed. Cir. 2004) ............................................................................20
`
`MRC Innovations, Inc. v. Hunter Mfg., LLP,
` 747 F.3d 1326 (Fed. Cir. 2014) ............................................................................20
`
`Vivid Techs., Inc. v. American Science & Eng'g, Inc.,
`200 F.3d 795 (Fed. Cir. 1999)................................................................................ 5
`
`VSR Indus., Inc. v. Cole Kepro Int'l, LLC,
`
`IPR2015-00182, Final Written Decision, Paper No.33 (PTAB Apr. 28, 2016) ..26
`
`Wyers v. Master Lock Co.,
`616 F.3d 1231 (Fed. Cir. 2010) .................................................................... 14, 16
`
`
`
`
`
`iii
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`UPDATED TABLE OF PETITIONER EXHIBITS
`
`
`
`Description
`U.S. Patent No. 5,591,678 (“the ’678 patent”).
`Declaration of Dr. Blanchard.
`U.S. Pat. No. 4,422,091 (“Liu”).
`U.S. Pat. No. 3,846,198 (“Wen”)
`U.S. Pat. No. 4,681,718 (“Oldham”).
`U.S. Pat. No. 3,864,819 (“Ying”).
`U.S. Pat. No. 4,426,768 (“Black”).
`Certified translation of Japanese Unexamined Patent Application
`Publication No. 03-108776 (“Kusunoki”).
`U.S. Patent No. 4,106,050 (“Riseman”).
`Excerpt from Dictionary of Electronics, Harper-Collins, 2004 (p.
`152).
`U.S. Pat. App. Ser. No. 08/006,120, Amendment of June 16,
`1994.
`U.S. Pat. App. Ser. No. 08/006,120 (application with claims).
`Independent claim comparison for the ’678 patent.
`
`Japanese Unexamined Patent Application Publication No. 03-
`108776, published May 8, 1991.
`Declaration of Jennifer Seraphine in support of motion for
`admission pro hac vice.
`Declaration of Jacob Zweig in support of motion for admission
`pro hac vice.
`Not submitted.
`
`Not submitted.
`
`Transcript of Deposition of Eugene Fitzgerald, IPR2016-00209,
`August 12, 2016.
`Transcript of Deposition of Eugene Fitzgerald, IPR2015-01201,
`June 6, 2016.
`Transcript of Deposition of John Drab, August 10, 2016
`PROTECTIVE ORDER MATERIAL – ITAR –FILED UNDER
`SEAL.
`String of email correspondence between counsel for Sony and
`counsel for Raytheon between July 11, 2016 and August 9, 2016.
`
`iv
`
`Petitioner Reply of August 19, 2016
`
`Exhibit No.
`1001
`1002
`1003
`1004
`1005
`1006
`1007
`1008
`
`
`
`1009
`1010
`
`1011
`
`1012
`1013
`
`1014
`
`1015
`
`1016
`
`1017
`
`1018
`
`1019
`
`1020
`
`1021
`
`1022
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`Raytheon’s Patent Owner Response (“POR”) relies on improper claim
`
`REPLY
`
`constructions and fails to address the case in the Petition. Claims 1-18 should be
`
`canceled.
`
`I. LIU ANTICIPATES CLAIMS 1-4, 6-7, AND 10-11
`
`Liu’s process is identical to the basic process of the ’678 patent, as shown in the
`
`following diagram:
`
`
`
`Raytheon raises five arguments with respect to Ground 1. First, Raytheon
`
`argues that Liu does not “furnish” the multi-layer substrate of the claims, because
`
`the multi-layer substrate is not provided at the start of Liu’s process. Second,
`
`Raytheon argues that layers 6 and 8 of Liu cannot be a “wafer”, because they are
`
`“device layers” made in the “forming” step. Third, Raytheon attempts to leverage
`
`its “furnishing” argument, asserting that the substrate at the start of Liu’s process
`
`1
`
`Petitioner Reply of August 19, 2016
`
`Furnishing
`
`Forming
`
`Attaching
`
`Etching Away
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`’678 Patent
`
`Liu
`
`
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`has only one layer, and thus no “wafer layer overlying an etch-stop layer.” Fourth,
`
`Raytheon argues that, because the substrate allegedly has only one layer, there is
`
`no “wafer”, and thus no circuit elements formed in or on a wafer. Lastly,
`
`Raytheon argues that Liu does not meet claims 2-4.
`
`Raytheon’s arguments are incorrect. Raytheon proposes constructions of the
`
`terms “furnish” and “wafer”, but then applies more limited constructions. The
`
`more limited constructions (although not express) are contrary to the record
`
`evidence and prevailing law.
`
`A. Liu meets the “furnishing” step
`
`Raytheon argues that Liu does not meet the “furnishing” step of the claims.
`
`(POR:16-17).1 To this end, Raytheon argues that “furnishing” means “to supply or
`
`provide something that already exists.” (POR:13).
`
`
`1 This section addresses arguments on pages 16-17 of Raytheon’s Response. The
`
`arguments in the same section on pages 18-19, are addressed in §B, infra.
`
`2
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`Liu meets Raytheon’s proposed construction.
`
`Liu’s process is shown in Fig. 2. Figure 2 shows a
`
`series of steps, A-G, that are carried out in order.
`
`(Ex. 1003, 3:65-4:66). Three of those steps (A
`
`through C) are shown at right. The “furnishing”
`
`step of the claims of ’678 patent happens using the
`
`structure of step B, which includes the wafer
`
`(yellow), the etch-stop layer (green) and the etchable
`
`layer (blue). (Petition:10,21-22)(Ex. 1002, ¶¶73-
`
`74).
`
`In step B, the layers 4, 6 and 8 are deposited. (Ex. 1003, 3:66-68). This meets
`
`the construction proposed on page 13 of the Response (“supply or provide
`
`something that already exists”), because once the layers are deposited in step B,
`
`they exist. The structure is thereafter provided to step C. (Ex. 1019, Fitzgerald
`
`Dep., 37:13-38:12).
`
`Raytheon suggests that the “furnishing” step of the claims can only read on step
`
`A of Liu’s process. (POR:16-18). There is, however, no sound reason why the
`
`“furnishing” step cannot happen at any point in Liu’s process, including step B.
`
`The term “furnishing” itself does imply Raytheon’s restrictive meaning, as Dr.
`
`Fitzgerald testified:
`
`3
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`“Q. Is there some sort of timing requirement in the word furnishing
`
`that means that it has to happen at the start of a process?
`
`MR. FILARSKI: Objection; scope,
`
`THE WITNESS: That what has to start?
`
`Q. The furnishing step has to happen at the start of the a process.
`
`MR. FILARSKI: Same objection.
`
`THE WITNESS: Well, I can have processes where I may furnish
`
`something at the beginning and then I may furnish something at the
`
`end.
`
`Q. Or in the middle?
`
`A. Or in the middle.”
`
`(Ex. 1019, Fitzgerald Dep., 41:16-42:5).
`
`Raytheon might argue that the language “already exists” in its proposed
`
`construction would exclude any process that manufactures the multi-layer
`
`substrate. Where the multi-layer substrate needs to be manufactured, according to
`
`this line of thinking, the substrate would not “already exist”. Neither the claim
`
`language nor the specification would support this argument. The claims require
`
`only furnishing, without specifying how or when it is performed. Furthermore, the
`
`multi-layer substrates of the claims of the’678 always need to be manufactured.
`
`(Ex. 1019, Fitzgerald Dep. 43:16-44:4). The ’678 patent, for example, states that
`
`the “[t]he wafer layer 46 is either deposited directly upon the etch-stop layer 44 or
`
`fabricated separately and bonded to the etch-stop layer 46”. (Ex. 1001, 4:28-30).
`
`4
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`Even if the multi-layer substrate is purchased, the ’678 patent notes that some
`
`additional processing of the substrate (i.e. manufacturing), such as thinning the
`
`wafer, or forming via 48, takes place before the forming step. (Ex. 1001, 4:6-8;
`
`Fig. 1, RN 20 and 4:27-32). Raytheon neglects the manufacturing steps in the ’678
`
`patent, but considers them controlling in the prior art.
`
`Raytheon’s legal argument that “the use of two different terms, ‘furnishing’ and
`
`‘forming’ in the challenged claims necessitates different meanings” (POR:18) is a
`
`red herring. The recitation of the “forming” step in an open claim does not
`
`preclude “forming” steps from also taking place at other times. See Vivid Techs.,
`
`Inc. v. American Science & Eng'g, Inc., 200 F.3d 795, 811 (Fed. Cir. 1999). And
`
`the Petition gives the terms different meanings. The furnishing step reads on step
`
`B in Liu’s process, while the “forming” step reads on Step C (and thereafter), as
`
`Dr. Fitzgerald agreed at his deposition. (Ex. 1019, Fitzgerald Dep., 47:1-11).2
`
`Furthermore, if the “furnishing” step reads on providing the step B structure of Liu,
`
`then it is irrelevant that step B could also meet the forming step of the claims.
`
`In sum, Raytheon’s proposed construction reads on the Liu reference. The term
`
`
`2 “Q. Wouldn't you agree that microelectronic elements are formed after Step B as
`
`well in Lui [sic:Liu]? A. I ‐‐ so microelectronic elements are being formed in B C
`
`D E as far as I can tell. Well, maybe not E, no. Definitely B and C.”
`
`5
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`“furnishing” cannot be read to exclude any process that manufactures a wafer,
`
`because the claims are not so restrictive, and the specification makes clear that the
`
`furnished wafer is manufactured.
`
`B. Liu teaches a wafer
`
` Raytheon argues that layers 6 and 8 of Liu do not meet its proposed
`
`construction of “wafer”, because the layers are “device layers” created in the
`
`“forming” step. (POR:18-23). Raytheon also argues that layers 6 and 8 cannot be
`
`“grouped” to form a wafer. (POR:20-21).
`
`Raytheon’s proposed construction of “wafer” is somewhat unclear. Raytheon
`
`first proposes that “wafer” means “a portion of the first substrate in or on which the
`
`microelectronic circuit element is formed.” (POR:11). Elsewhere, however,
`
`Raytheon argues that “[t]he wafer layer of the furnished substrate itself does not
`
`initially contain microelectronic circuit elements.” (POR:11,22). In other places,
`
`Raytheon emphasizes that “the ’678 Patent’s wafer layer does not “exclusively
`
`consist of microelectronic elements as do Liu’s layers 6 and 8.” (POR:21).
`
`Raytheon’s proposed limitations on the term “wafer” are incorrect. The ’678
`
`patent states that the furnished “wafer” of the ’678 patent can include—or even
`
`exclusively consist of—microelectronic circuit elements. For example, the ’678
`
`patent states that:
`
`“The wafer layer 45 [sic:46] may also be or include an interconnect
`
`6
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`material such as a metal or other structure as may be appropriate for a
`
`particular application. In the present case, an optional via opening 48
`
`is provided through the wafer layer 46.”
`
`(Ex. 1001, 4:16-21)(Emphasis added). The “interconnect material such as metal”
`
`is a microelectronic circuit element, because the ’678 patent states expressly that a
`
`“microelectronic circuit element….may be simply a patterned electrical conductor
`
`layer that is used as an interconnect”. (Ex. 1001, 4:37-52). Furthermore, the fact
`
`that the wafer may “be or include” any “other structure as appropriate”, suggests
`
`that the wafer can be or include any “microelectronic circuit element”, given that
`
`term’s broad definition. (Ex. 1001, 4:37-52). An additional “forming” step (e.g.
`
`step C of Liu) must be carried out to meet the claim language, but nothing in the
`
`claims or the specification prevents a “wafer” as furnished from including
`
`microelectronic circuit elements.
`
`Raytheon incorrectly argues that claim 7 shows that the wafer and circuit
`
`element are “distinct and apart”. (POR:22). On the contrary: by reciting “the
`
`microelectronic circuit element on the wafer”, claim 7 uses the term “wafer” to
`
`describe structures after the formation of microelectronic circuits.
`
` The ’678 patent’s teaching that a wafer can be or include microelectronic
`
`circuit elements reflects the technical reality of semiconductor processing. The
`
`semiconductor wafer material of the Fig. 1 embodiment of the ’678 patent is not
`
`7
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`some mere support structure—it is the very material out of which the active
`
`elements of microelectronic circuits are formed. (Ex. 2016, p. 0002)(Ex. 2014,
`
`1:51-2:17, Figs. 1-2)(Ex. 1004, 2:69-71). For example, Raytheon’s expert, Dr.
`
`Fitzgerald, acknowledged that the wafer of the claims can be doped. (Ex. 1019,
`
`Fitzgerald Dep. 24:20-26:3). A wafer made of a doped semiconductor can become
`
`part of a microelectronic circuit element without further modification. As Dr.
`
`Fitzgerald testified:
`
`“Q. And it is possible, is it not, that the wafer of 46, without any
`
`further modification to it, could provide that transistor channel
`
`although one would need to modify it to provide a source and a drain,
`
`for example?
`
`MR. FILARSKI: Objection; form.
`
`THE WITNESS: Let me restate that and you can tell me. So you
`
`mean 46 wafer portion could be the correct material itself for the
`
`transistor channel that I would like to have.
`
`Q. I think you stated that accurately, yes.
`
`A. It could be.”
`
`(Ex. 1019, Fitzgerald Dep., 35:11-24).
`
`Raytheon in some places emphasizes that the entirety of Liu’s layers 6 and 8
`
`become microelectronic circuit elements. This, however, does not distinguish Liu
`
`from the claims of the ’678 patent. First, Raytheon’s premise is incorrect: the
`
`peripheries of layers 6 and 8 are removed by etching in Liu’s process. (Ex. 1003,
`
`8
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`4:59-66)(Ex. 2001, Fitzgerald Decl. ¶99). The peripheries thus do not become part
`
`of a microelectronic circuit element. Furthermore, the circuit elements in layers 6
`
`and 8 are not complete: they are modified by further processing. (Ex. 1003, Fig.
`
`2, step C, 4:21-27). The situation for Liu’s layers is indistinguishable from the
`
`wafer of the’678 patent. The wafer of the ’678 patent may “be or include”
`
`microelectronic circuit elements before the forming step (Ex. 1001, 4:16-18), and
`
`can become microelectronic circuit elements after processing. (Ex. 1019,
`
`Fitzgerald Dep. 35:2-24). The amount of a wafer that will be used as portions of a
`
`microelectronic circuit element depends only on the application. (Ex. 1019,
`
`Fitzgerald Dep. 26:4-27:13).
`
`Moreover, the ’678 patent makes clear that conventional semiconductor
`
`fabrication techniques can be used in both the “furnishing” and “forming” steps.
`
`(Ex. 1001, 2:23-24). For example, the “wafer layer 46” can be “deposited directly
`
`upon the etch-stop layer 44” (Ex. 1001, 4:27-30), much as Liu’s “three LPE layers
`
`are deposited (step B) using conventional slider boat techniques.” (Ex. 1003, 3:65-
`
`67). And although Dr. Fitzgerald implied in his declaration that one cannot make a
`
`“wafer” using Liu’s process of epitaxy (Ex. 2001, ¶53), he retreated from that
`
`position in his deposition. (Fitzgerald Dep., Ex. 1019, 22:12-15).
`
`Also incorrect is Raytheon’s argument that layers 6 and 8 of Liu cannot
`
`together form a wafer. (POR:21). First, the claims themselves do not describe the
`
`9
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`“wafer” as monolithic. Indeed, the ’678 patent expressly contemplates that the
`
`wafer can have any “structure as may be appropriate for a particular application”
`
`(Ex. 1001, 4:16-18). Liu’s layers 6 and 8 are “structures appropriate for [Liu’s]
`
`application.” Furthermore, the ’678 patent contemplates that the wafer will have
`
`microelectronic circuit elements in it. (See above and Petition:20). In such circuit
`
`elements, as the ’678 patent acknowledges, “[t]here are usually multiple layers of
`
`deposited conductors and insulators.” (Ex. 1001, 1:22-23)(Emphasis added).
`
`Even if Raytheon were correct that layers 6 and 8 of Liu could not together
`
`form a wafer, layer 6 would qualify as a wafer on its own (for the same reasons
`
`stated above), while channel layer 8 and its constituent elements (Ex. 1003, 3:7-
`
`3:32) would qualify as the microelectronic circuit elements of the ’678 patent. (Ex.
`
`1001, 4:44-42).
`
`In sum, Liu teaches a “wafer” even under Raytheon’s proposed construction. It
`
`is irrelevant if the wafer has microelectronic circuit elements in it, because that is
`
`expressly contemplated in the ’678 patent, and was understood in the art to be a
`
`natural consequence of semiconductor processing.
`
`C. Liu’s wafer overlies the etch-stop layer
`
`Raytheon argues (POR:23-24) that neither Liu’s step A substrate nor layer 8
`
`(standing alone) would “overlie” the etch-stop layer. First, “overlying” simply
`
`means “lying over”—it does not require direct contact. Even if “overlying” were
`
`10
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`construed to mean “overlying and directly contacting”, the wafer in Liu comprises
`
`layers 6 and 8, as shown at right, highlighted
`
`yellow. (Petition:10,21-22)(Ex. 1002, ¶¶73-
`
`74). This wafer overlies and is in direct
`
`contact with the etch-stop layer 4 (green).
`
`(Petition:22)(Ex. 1002, ¶73).
`
`D. Liu teaches the forming step
`
`Raytheon’s argument (POR:25) that Liu does not teach “forming a
`
`microelectronic circuit element in the
`
`exposed side of the wafer” is incorrect. Liu
`
`teaches, in step C, forming microelectronic
`
`circuit elements both in and on the exposed
`
`surface of layer 8. (Ex. 1003, 4:20-
`
`27)(Petition:11,22-24)(Ex. 1002, ¶¶90-94). Raytheon’s argument depends entirely
`
`on limiting Liu’s “wafer” to substrate 18, which is incorrect as shown above in §A.
`
`E. Liu anticipates claims 2-4
`
`Raytheon argues that Liu does not pattern the etch-stop layer (claim 2) or meet
`
`the electrical connection limitations of claims 3 and 4.
`
`Raytheon’s arguments are meritless. First, Raytheon argues that the purpose of
`
`the ’678 patent is to allow backside processing, and that Liu fails to allow backside
`
`11
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`processing. Without a claim limitation, however, Liu’s “purpose” as compared to
`
`the ’678 patent’s purpose is irrelevant to anticipation. See Constant v. Advanced
`
`Micro-Devices, Inc., 848 F.2d 1560, 1571 (Fed. Cir. 1988).
`
`With respect to claim 2, Liu does disclose patterning the etch-stop layer.
`
`Specifically, Liu discloses selectively etching only a
`
`portion of a surface in a concentric square pattern, as
`
`shown at right in perspective (red). (Ex. 1003, Fig. 1
`
`and 4:59-66). In the relevant timeframe, the etching
`
`would have been accomplished by covering the
`
`center square (which should not be etched) with a temporary etch-resistant coating,
`
`and then exposing the entire surface to an etchant. (Ex. 1019, Fitzgerald Dep.,
`
`59:12-60:25). This process of blocking one area with a protective coating, and
`
`exposing the surface to a process step like etching, is exactly the process of
`
`“patterning”. For example, Raytheon exhibits 2003 and 2015 both describe a
`
`patterning step as the application of a protective layer (photoresist) to a portion of a
`
`surface, and then exposing the rest of the surface to etching. (Ex. 2003, 5:35-
`
`43)(Ex. 2015, p. 0014, 1st ¶).
`
`Raytheon’s argument that the “patterning” cannot result in etching the
`
`periphery is incorrect. Nothing in the ’678 patent restricts the location or shape of
`
`the pattern, and even Dr. Fitzgerald testified that “patterning” in claim 2 can
`
`12
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`include “any kind of pattern.” (Ex. 1020, Fitzgerald Dep. in IPR2015-01201, 22:5-
`
`23:2).
`
`Regarding claims 3 and 4, Liu teaches that the interconnect pads 16 (shown in
`
`red at right) form an electrical contact
`
`to the CCD circuit to read its output.
`
`(Ex. 1003, 3:59-62, 4:59-61)(Ex. 1002,
`
`¶110)(Ex. 1019, Fitzgerald Dep.,
`
`61:19-62:10). Thus, the language of
`
`claim 3 requiring “forming an
`
`electrical connection to the
`
`microelectronic circuit element” is met.
`
`Liu further meets the requirement of claims 3 and 4 to form the electrical
`
`connection “through the patterned etch-stop layer”, as well as the requirement of
`
`claim 3 alone to form the electrical connection “through the wafer”. This is
`
`because layer 4 (the etch-stop) and layers 6 and 8 (the wafer) are extremely thin (4
`
`microns total, Ex. 1003, 4:1-19), and their peripheries must be removed before the
`
`electrical connection can be formed. (Ex. 1002, ¶¶111-113). The word “through”
`
`does not require traversing an opening surrounded on four sides (e.g. a boat can
`
`travel “through the water”, although the water is hopefully not above the boat).
`
`Liu also meets the requirement of claim 4 to form “an electrical connection to
`
`13
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`the wafer”. Specifically, the contacts 16 are electrically connected to the CCD
`
`circuit, and part of the CCD circuit is in layer 8, including ohmic contact 20 and
`
`the channel isolation structure 22 (Ex. 1003, 4:21-25). Thus, the pads 16 are also
`
`electrically connected “to the wafer” as required by claim 4. (Ex. 1002, ¶117).
`
`Contrary to Raytheon’s argument (POR:31), the claims do not require access
`
`“from the back side”. Moreover, layer 4 is the layer on the back side (Ex. 1019,
`
`Fitzgerald Dep., 12:11-14, 54:14-56:14), and layer 4 must be removed to access
`
`contact 16 (and thus ultimately ohmic contact 20 in wafer 8). Therefore, the
`
`connection path is from the back side.
`
`II. GROUNDS 2-8 SHOULD BE ADOPTED
`
`A. Ground 2: Claims 2-4 and 11 are also obvious in view of Black.
`
`Raytheon argues that Liu and Black represent non-analogous art, that a
`
`combination of these two references results in an inoperable device, and that Black
`
`does not disclose patterning. Each of these arguments fails.
`
`(1) Liu and Black are analogous art
`
`The Federal Circuit has held that “[t]he Supreme Court's decision in
`
`KSR…directs us to construe the scope of analogous art broadly….” Wyers v.
`
`Master Lock Co., 616 F.3d 1231, 1238 (Fed. Cir. 2010). Prior art is analogous if it
`
`falls within the same field of endeavor as the patent-at-issue, or is reasonably
`
`related to the problem to be solved by the inventors. See id. at 1238. The field of
`
`14
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`endeavor is defined by the patent-at-issue, not the prior art. See id. at 1237-38.
`
`The field of endeavor of the ’678 patent is “microelectronic devices”. (Ex.
`
`1001, 1:11)(“This invention relates to microelectronic devices.”). Raytheon’s
`
`expert, Dr. Fitzgerald, confirmed the scope of the field at his deposition:
`
`“Q. Can you turn to paragraph 17 of your declaration.
`
`A. Yes.
`
`Q. There you are discussing a person of ordinary skill in the art; right?
`
`A. Yes.
`
`Q. What is ‘the art’?
`
`A. The art with respect to '678 patent?
`
`Q. Of course.
`
`A. Yeah, it's microelectronic processing.”
`
`(Ex. 1019, Fitzgerald Dep., 49:9-19). Although Raytheon implies that the ’678
`
`patent is directed to an image sensor (POR:34, 1st ¶), the ’678 patent only mentions
`
`“sensors” in general, and then only as an example within the broader concept of
`
`microelectronic devices. (Ex. 1001, 1:48-51).
`
`Like the ’678 patent, both Liu and Black relate to microelectronic devices. (Ex.
`
`1003, 1:11-22)(Ex. 1007, 1:7-10, 2:39-42). Furthermore, both Liu and Black relate
`
`to the field of sensors, as disclosed in the ’678 patent. (Ex. 1003, 1:11-14)(Ex.
`
`1007, Abstract)(Ex. 1001, 1:48-51). Both Liu and Black also relate to accessing
`
`the back side of wafers having microelectronic circuit elements. (Ex. 1003, 2:50-
`
`54)(Ex. 1007, 1:54-65). The references are thus in the same field and reasonably
`
`15
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`related. See Wyers, 616 F.3d at 1237-38.
`
`(2)
`
`It was obvious to use Black’s patterning with Liu
`
`Raytheon again argues a straw-man position by assuming that Black’s entire
`
`structure must be bodily incorporated into Liu. This is not the test. See In re
`
`Mouttet, 686 F.3d 1322, 1333 (Fed. Cir. 2012).
`
`In the Petition, Black was cited to show the known use of patterning to form
`
`contacts through an etch-stop layer, inward from the edge of the layer, and directly
`
`to a relevant microelectronic circuit element. (Petition:33-34). Patterning is a
`
`basic technique in the field of semiconductor fabrication. (Ex. 1001, 1:14-
`
`15)("Microelectronic devices are normally prepared by a series of steps such as
`
`patterning …."). The use of patterning does not require that Black’s flexible layer
`
`be incorporated into Liu.
`
`(3) Black teaches patterning and forming an electrical connection
`
`Raytheon next argues that, “Black fails to contemplate patterning epitaxial layer
`
`22 to allow for access to the circuitry beneath the layer”. (POR:35). Black,
`
`however, explains that the patterning of the
`
`etch-stop, discussed in claim 2, “exposes the
`
`aluminum bonding pads 32 to permit
`
`ultrasound or stitch bonding of conductors
`
`(not shown) to the aluminum bonding pads 32” through windows 51. (Ex. 1007,
`
`16
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`6:25-28)(Ex. 1002, ¶160). The conductors form an electrical connection through
`
`the patterned etch-stop layer and through the wafer, as seen in Fig. 9 at right,
`
`which highlighted as on page 35 of the Petition. The contacts are to the
`
`microelectronic circuit element, as the diffused and aluminum bonding pads (29
`
`and 32) provide ohmic contact. (Ex. 1007, 3:37-42)(Ex. 1002, ¶161). Fig. 9 also
`
`shows the electrical connection passing to the wafer, through the diffused bonding
`
`pads 29. (Ex. 1002, ¶165).
`
`B. Ground 3: Claims 5 and 12-16 are obvious over Liu in view of Riseman.
`
`Raytheon argues that Ground 3 is repackaged from prosecution, that there is no
`
`motivation to combine Riseman with Liu, that Liu teaches away from Riseman,
`
`and that Riseman does not teach a wafer layer that “overlies” an etch-stop layer.
`
`These arguments fail. First, the Petition does not “repackage” a prosecution
`
`rejection, because Liu was not of record during prosecution. In Ground 3,
`
`Riseman is used only as a secondary reference for a limited purpose.
`
`Second, there was ample motivation to combine Riseman and Liu. Liu already
`
`teaches that its CCD can be implemented in “other semiconductors”. (Ex. 1003,
`
`5:9-10). Liu further explains that CCD devices are typically implemented in
`
`silicon. (Ex. 1003, 1:16-17). As discussed in the Petition (p. 40), Liu notes that
`
`silicon can hamper performance, but only for “some specific applications”. (Ex.
`
`1003, 1:18-19). Outside of those specific applications, silicon was the dominant
`
`17
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`
`
`semiconductor used for CCDs. Dr. Fitzgerald himself testifies that “silicon
`
`technology dominates CCD array devices”. (Ex. 2001, ¶48)(see also Ex. 1002,
`
`¶187)(Ex. 2016, p. 0002, middle left). When the vast majority of devices were
`
`made with silicon, Liu’s reference to silicon would not have convinced anyone to
`
`avoid it except for certain specific applications.
`
`Thus, Liu already provides motivation to implement its CCD device using the
`
`dominant materials of the time: silicon and SiO2. (Ex, 1002, ¶187). Riseman
`
`simply shows that it was known to use a silicon etchable layer, an SiO2 etch-stop
`
`layer and a single-crystal silicon wafer. (Petition:37-39). Within this context,
`
`Raytheon’s argument that Riseman’s wafer does not overlie the etch-stop layer is
`
`irrelevant. Even if it were relevant, however, Riseman states that the SiN layer
`
`between the etch-stop and wafer layers is optional. (Ex. 1009, 5:59-6:5)(Ex. 1002,
`
`¶175).
`
`Lastly, Raytheon’s argument that “creating an entire single-crystal silicon layer
`
`on SiO2 was not a common practice until after the ’678 patent’s invention”
`
`(POR:37), is not credible. The ’678 patent admits there was a commercial
`
`marketplace for such substrates (Ex. 1001, 4:2), and Dr. Fitzgerald testified that
`
`there were many methods for making such substrates in the relevant timeframe.
`
`(Ex. 1019, Fitzgerald Dep., 23:22-24:19)(Ex. 2001, ¶41).
`
`C. Grounds 4 and 8: Oldham renders the “degassing and curing”
`
`18
`
`Petitioner Reply of August 19, 2016
`
`
`
`IPR2016-00209 PUBLIC COPY -- REDACTED
`
`limitations obvious.
`
`
`
`Raytheon argues that Oldham is a “generally applicable” epoxy reference that is
`
`cumulative of the Raschke an