throbber
UNITED STATES PATENT AND TRADEMARK OFFICE
`
`
`
`
`
`
`
`
`BEFORE THE PATENT TRIAL AND APPEAL BOARD
`
`
`
`
`
`
`
`
`SONY CORPORATION, SONY ELECTRONICS INC.,
`SONY MOBILE COMMUNICATIONS AB, and
`SONY MOBILE COMMUNICATIONS (USA) INC.
`Petitioners,
`
`v.
`
`MEMORY INTEGRITY, LLC,
`Patent Owner.
`
`
`
`
`
`
`
`
`
`
`Case IPR2015-00158
`Patent 7,296,121 B2
`
`
`
`
`
`
`
`
`
`SUPPLEMENTAL EXPERT DECLARATION OF
`PROFESSOR DANIEL J. SORIN
`
`
`
`
`

`
`No. IPR2015-158
`Supp. Expert Decl. of Daniel J. Sorin
`
`I.
`
`INTRODUCTION
`
`1.
`
`I, Professor Daniel J. Sorin, have been retained by counsel for Sony
`
`Corporation, Sony Mobile Communications AB, Sony Mobile
`
`Communications (USA) Inc., and Sony Electronics Inc. (collectively,
`
`“Petitioners”).
`
`2.
`
`I submit this declaration in support of Petitioner’s Reply to Patent Owner’s
`
`Response to Petition in the Inter Partes Review of U.S. Pat. No. 7,296,121,
`
`No. IPR2015-00158.
`
`II. QUALIFICATIONS
`
`3.
`
`I hold a Ph.D. in Electrical and Computer Engineering from the University
`
`of Wisconsin—Madison (awarded in 2002). My doctoral dissertation
`
`focused on checkpointing/recovery of multiprocessors with cache-coherent
`
`shared memory.
`
`4.
`
`I am a Professor in the Department of Electrical and Computer Engineering
`
`at Duke University. Prior to being a Professor, I was an Associate Professor
`
`in the Department of Electrical and Computer Engineering at Duke
`
`University (2009-2015), an Assistant Professor in the Department of
`
`Electrical and Computer Engineering at Duke University (2002-2009), a
`
`Research Assistant in the Computer Sciences Department at the University
`
`of Wisconsin—Madison (1996-2002), and a Teaching Assistant in the
`2
`
`
`
`

`
`No. IPR2015-158
`Supp. Expert Decl. of Daniel J. Sorin
`
`
`Department of Electrical and Computer Engineering at the University of
`
`Wisconsin—Madison (1996-1997).
`
`5.
`
`I am the author or co-author of two books: “A Primer on Memory
`
`Consistency and Cache Coherence” Synthesis Lectures on Computer
`
`Architecture, Morgan & Claypool Publishers, 2011; and “Fault Tolerant
`
`Computer Architecture” Synthesis Lectures on Computer Architecture,
`
`Morgan & Claypool Publishers, 2009.
`
`6.
`
`I have published over 70 technical articles, including over 20 related to
`
`cache coherence technology.
`
`7.
`
`I have over 16 years of experience in the design and implementation of
`
`cache coherency systems and protocols in multi-processor computer
`
`systems.
`
`8. My curriculum vitae more fully describes my education, professional
`
`experience, and relevant publications. See Sony-1014.
`
`III. MATERIALS CONSIDERED
`
`9.
`
`I have reviewed U.S. Pat. No. 7,296,121 (the “’121 Patent”) including its
`
`claims.
`
`10.
`
`I have reviewed U.S. Patent No. 7,698,509 to Koster (“Koster”). I
`
`understand Koster is prior art to at least claims 19–24 of the ’121 Patent.
`
`
`
`3
`
`

`
`No. IPR2015-158
`Supp. Expert Decl. of Daniel J. Sorin
`
`11.
`
`I have reviewed all of the Exhibits entered thus far in IPR2015-00158,
`
`including Sony-1001–1014; Memory Integrity-2001–2040; and Exhibit-
`
`3001.
`
`12.
`
`I have reviewed the Patent Trial and Appeal Board’s (“Board”) Decision in
`
`Institution in IPR2015-00158 (Paper No. 7) (“Institution Decision”).
`
`13.
`
`I have reviewed the Patent Owner’s Response to Petition in IPR2015-00158
`
`(Paper No. 17) (“Response”).
`
`IV. PERSON OF ORDINARY SKILL IN THE ART
`
`14.
`
`In the 2002–2004 timeframe, a person with ordinary skill in the art with
`
`respect to the technology disclosed by the ’121 Patent would have a PhD
`
`degree in Electrical Engineering, Computer Engineering, or Computer
`
`Science or a MS degree and two to three years of industry experience in the
`
`area of cache coherency in multi-processor computer systems.
`
`15. Based upon my education and experience, I consider myself to be a person
`
`of at least ordinary skill in the field of technology disclosed by the ’121
`
`Patent. In forming the opinions that I express herein, I have adopted the
`
`perspective of a person of ordinary skill in the art, as described in paragraph
`
`4
`
`14 above.
`
`
`
`
`
`

`
`No. IPR2015-158
`Supp. Expert Decl. of Daniel J. Sorin
`
`V. CLAIM CONSTRUCTION
`
`16.
`
`I understand that in rendering an opinion on claim construction, I am to
`
`“interpret claims of an unexpired patent using the broadest reasonable
`
`construction in light of the specification of the patent in which they appear.”
`
`Institution Decision at 7.
`
`17.
`
`In the Institution Decision, with respect to the term “states associated with
`
`selected ones of the cache memories” in claim 16 of the ’121 patent, the
`
`Board stated that “the term is not limited to cache coherence protocol states
`
`and is broad enough to include the condition of presence—i.e., what is
`
`stored in cache memory.” Institution Decision at 10. I agree with this
`
`construction. A person of ordinary skill in the art would understand the term
`
`“states associated with selected ones of the cache memories” to not be
`
`limited to cache coherence protocol states, and be broad enough to include
`
`the condition of presence—i.e., what is stored in cache memory. In fact,
`
`presence information alone (i.e., what is stored in cache memory), is enough
`
`information for maintaining coherence in a simple cache coherence protocol.
`
`18.
`
`In the Response, with respect to the term “states” in claim 16 of the ’121
`
`patent, the Patent Owner contends that “the appropriate construction of
`
`states is limited to cache coherence states, and does not include mere
`
`presence.” Response at 2. I disagree with this construction. The
`5
`
`
`
`

`
`No. IPR2015-158
`Supp. Expert Decl. of Daniel J. Sorin
`
`
`appropriate construction of “states” is not limited to cache coherence states.
`
`The appropriate construction of “states” includes mere presence— i.e., what
`
`is stored in cache memory.
`
`19.
`
`In the Response, the Patent Owner cites to Sorin et al., A Primer on Memory
`
`Consistency and Cache Coherence (2011) (Memory Integrity Exhibit 2010).
`
`Response at 4. I am a co-author of this book. The Patent Owner discusses
`
`several passages in this book and then proceeds to characterize the book by
`
`stating that “[t]his interchangeable use of the term ‘states’ and ‘coherence
`
`states’ and, use of the term ‘state’ alone to discuss the states of particular
`
`cache coherence protocol, demonstrates that the term ‘state’ means a cache
`
`coherence protocol state in the field of cache coherency.” Response at 4–5.
`
`The Patent Owner’s characterization of this book is overly restrictive. While
`
`this book provides examples of various types of “states,” it does not use the
`
`term “state” to mean only a cache coherence protocol state. As examples,
`
`the book uses the terms “final states of the memory” and “state of a
`
`register.” Memory Integrity Exhibit 2010 at 3, 29. As used in these
`
`examples, the term “state” does not refer to a cache coherence protocol state.
`
`6
`
`
`
`
`
`

`
`No. IPR2015-158
`Supp. Expert Decl. of Daniel J. Sorin
`
`VI. KOSTER
`
`20.
`
`In the Institution Decision, the Board stated that “Koster’s tags indicate
`
`where specific data is cached (i.e., the presence of data in specific locations),
`
`information we have determined, for purposes of this decision, to be
`
`included in the claimed subject matter.” Institution Decision at 23. I agree
`
`with this statement. Under the correct construction of “states associated
`
`with selected ones of the cache memories,” Koster discloses the limitation of
`
`“probe filtering information representative of states associated with selected
`
`ones of the cache memories” in claim 16. See Koster at 6:8–17; 7:3–6.
`
`21.
`
`In the Response, the Patent Owner appears to contend that under the Patent
`
`Owner’s construction that “states” is limited to “cache coherence states,”
`
`that Koster does not disclose “states.” I disagree with the Patent Owner’s
`
`contention. Even assuming that “states” limited to “cache coherence states,”
`
`Koster discloses “states” because Koster’s “shadow tag memory” may be
`
`maintained as a “set-associative cache” which may use a MOESI cache
`
`coherency protocol. Koster at 6:34-37. Through this disclosure, Koster
`
`meets the claim limitation of “probe filtering information representative of
`
`states associated with selected ones of the cache memories” in claim 16
`
`under the Patent Owner’s construction of “states.”
`
`
`
`
`
`7
`
`

`
`No. IPR2015-158
`Supp. Expert Decl. of Daniel J. Sorin
`
`I declare under penalty of perjury that the foregoing is true and correct.
`
`Dated November
`
`, 2015
`
`____________________
`
`Daniel J. Sorin
`
`8

This document is available on Docket Alarm but you must sign up to view it.


Or .

Accessing this document will incur an additional charge of $.

After purchase, you can access this document again without charge.

Accept $ Charge
throbber

Still Working On It

This document is taking longer than usual to download. This can happen if we need to contact the court directly to obtain the document and their servers are running slowly.

Give it another minute or two to complete, and then try the refresh button.

throbber

A few More Minutes ... Still Working

It can take up to 5 minutes for us to download a document if the court servers are running slowly.

Thank you for your continued patience.

This document could not be displayed.

We could not find this document within its docket. Please go back to the docket page and check the link. If that does not work, go back to the docket and refresh it to pull the newest information.

Your account does not support viewing this document.

You need a Paid Account to view this document. Click here to change your account type.

Your account does not support viewing this document.

Set your membership status to view this document.

With a Docket Alarm membership, you'll get a whole lot more, including:

  • Up-to-date information for this case.
  • Email alerts whenever there is an update.
  • Full text search for other cases.
  • Get email alerts whenever a new case matches your search.

Become a Member

One Moment Please

The filing “” is large (MB) and is being downloaded.

Please refresh this page in a few minutes to see if the filing has been downloaded. The filing will also be emailed to you when the download completes.

Your document is on its way!

If you do not receive the document in five minutes, contact support at support@docketalarm.com.

Sealed Document

We are unable to display this document, it may be under a court ordered seal.

If you have proper credentials to access the file, you may proceed directly to the court's system using your government issued username and password.


Access Government Site

We are redirecting you
to a mobile optimized page.





Document Unreadable or Corrupt

Refresh this Document
Go to the Docket

We are unable to display this document.

Refresh this Document
Go to the Docket