`Case 1:16-cv-OO290-MN Document 1-13 Filed 04/22/16 Page 1 of 7 PageID #: 287
`
`
`
`EXHIBIT M
`
`
`
`
`
`Case 1:16-cv-00290-MN Document 1-13 Filed 04/22/16 Page 2 of 7 PageID #: 288
`EXHIBIT M - USP 6,709,950 - OmniVision Technologies, Inc. OV8858 (PureCel)
`
`12. A method of manufacturing a semiconductor device comprising:
`a first step of forming (A) a trench isolation on (B) [a] semiconductor substrate, the trench isolation having (C1) a top surface at a
`higher level than (C2) a surface of the semiconductor substrate;
`a second step of forming (D) a gate insulating film on (E) an active area surrounded by the trench is[o]lation on the semiconductor
`substrate;
`a third step of forming (F) a gate electrode on the gate insulating film;
`after the third step, a fourth step of forming (X) an insulating film on the substrate;
`a fifth step of anisotropically etching the insulating film so as to form (X1) first sidewalls on both side surfaces of the gate electrode
`and form (X2) second sidewalls on a side surface of a step portion in the boundary between the trench isolation and the active area;
`and
`after the fifth step, a sixth step of forming (G) a laminated film made of (G1) a silicon oxide film and (G2) a silicon nitride film on
`the entire top surface of the substrate;
`a seventh step of forming (H) an interlayer insulating film on the silicon nitride film;
`an eighth step of forming (I) a hole by selectively removing the interlayer insulating film and the laminated film; and
`a ninth step of forming (J) a buried conductive layer by filling the hole with a conductive material.
`
`
`
`SUBJECT TO CHANGE
`
`1
`
`
`
`Case 1:16-cv-00290-MN Document 1-13 Filed 04/22/16 Page 3 of 7 PageID #: 289
`EXHIBIT M - USP 6,709,950 - OmniVision Technologies, Inc. OV8858 (PureCel)
`
`Claim 12
`
`A method of manufacturing a semiconductor device comprising: a first step of forming (A) a trench isolation on (B) [a]
`semiconductor substrate, the trench isolation having (C1) a top surface at a higher level than (C2) a surface of the semiconductor
`substrate; a second step of forming (D) a gate insulating film on (E) an active area surrounded by the trench is[o]lation on the
`
`semiconductor substrate;
`
`(C1)
`
`(C2)
`
`(C1)
`
`(Cross section: gate length direction)
`
`(A)
`
` (E)
`
` (B)
`
`(A)
`
`(A)
`
` (E)
`
`(A)
`
` (B)
`
` (E)
`
`(A)
`
`(D)
`
`SUBJECT TO CHANGE
`
`2
`
`
`
`Case 1:16-cv-00290-MN Document 1-13 Filed 04/22/16 Page 4 of 7 PageID #: 290
`EXHIBIT M - USP 6,709,950 - OmniVision Technologies, Inc. OV8858 (PureCel)
`
`Claim 12
`
`a third step of forming (F) a gate electrode on the gate insulating film; after the third step, a fourth step of forming (X) an insulating
`film on the substrate; a fifth step of anisotropically etching the insulating film so as to form (X1) first sidewalls on both side surfaces
`of the gate electrode and form (X2) second sidewalls on a side surface of a step portion in the boundary between the trench isolation
`
`and the active area; and
`
`(X)
`
`(X2)
`
`(X1)
`
`(F)
`
`(X1)
`
`(X2)
`
`(A) a trench isolation
`
`(E) an active area
`
`(A)
`
`(E)
`
`(A)
`
`(D) a gate insulating film
`
`SUBJECT TO CHANGE
`
`3
`
`
`
`Case 1:16-cv-00290-MN Document 1-13 Filed 04/22/16 Page 5 of 7 PageID #: 291
`EXHIBIT M - USP 6,709,950 - OmniVision Technologies, Inc. OV8858 (PureCel)
`
`Claim 12
`
`a third step of forming (F) a gate electrode on the gate insulating film; after the third step, a fourth step of forming (X) an insulating
`film on the substrate; a fifth step of anisotropically etching the insulating film so as to form (X1) first sidewalls on both side surfaces
`of the gate electrode and form (X2) second sidewalls on a side surface of a step portion in the boundary between the trench isolation
`
`and the active area; and
`
`(source follower (T6):gate length direction)
`
`(source follower (T6):gate width direction)
`
`(X)
`
`(X)
`
`(X2)
`
`(X1)
`
`(F)
`
`(X1)
`(X2)
`
`(F)
`
`(X)
`
`(X1) (X2)
`
`(A) a trench isolation
`
`(E) an active area
`
`(E)
`
`(A)
`
`(D)
`
`(E)
`
`(A)
`
`(E)
`
`(D) a gate insulating film
`
`SUBJECT TO CHANGE
`
`4
`
`
`
`Case 1:16-cv-00290-MN Document 1-13 Filed 04/22/16 Page 6 of 7 PageID #: 292
`EXHIBIT M - USP 6,709,950 - OmniVision Technologies, Inc. OV8858 (PureCel)
`
`Claim 12
`
`after the fifth step, a sixth step of forming (G) a laminated film made of (G1) a silicon oxide film and (G2) a silicon nitride film on
`the entire top surface of the substrate; a seventh step of forming (H) an interlayer insulating film on the silicon nitride film;
`
`
`
`(F)
`
`Metal 1
`
`SiCNO
`
`(H) : SiO
`
`(G2) : CESL SiN
`(G1) : pad oxide
`
`(G)
`
`(A) a trench isolation
`
`(A)
`
`(D) a gate insulating film
`
`SUBJECT TO CHANGE
`
`5
`
`
`
`Case 1:16-cv-00290-MN Document 1-13 Filed 04/22/16 Page 7 of 7 PageID #: 293
`EXHIBIT M - USP 6,709,950 - OmniVision Technologies, Inc. OV8858 (PureCel)
`
`Claim 12
`
`an eighth step of forming (I) a hole by selectively removing the interlayer insulating film and the laminated film; and
`a ninth step of forming (J) a buried conductive layer by filling the hole with a conductive material.
`
`
`
`(J)
`
`(J)
`
`(I)
`
`(H) a interlayer insulating film
`
`(G2)
`(G1)
`
`(G) a laminated film
`
`SUBJECT TO CHANGE
`
`6
`
`