Document
IPR2018-01606, No. 1002-4 Exhibit - Original File History of 324 Patent Part 3 (P.T.A.B. Sep. 6, 2018)
Cite Document
IPR2018-01606, No. 1002-4 Exhibit - Original File History of 324 Patent Part 3 (P.T.A.B. Sep. 6, 2018)
+ More Snippets
Document
IPR2018-01606, No. 1036-44 Exhibit - Brazma, et al, Predicting gene regulatory elements in silico on a genomic scale, Genome Research, 8, 1202 1215 (P.T.A.B. Sep. 6, 2018)
Cite Document
IPR2018-01606, No. 1036-44 Exhibit - Brazma, et al, Predicting gene regulatory elements in silico on a genomic scale, Genome Research, 8, 1202 1215 (P.T.A.B. Sep. 6, 2018)
+ More Snippets
Document
IPR2018-01606, No. 1004-6 Exhibit - Curriculum Vitae of Dr Harold Stone (P.T.A.B. Sep. 6, 2018)
Cite Document
IPR2018-01606, No. 1004-6 Exhibit - Curriculum Vitae of Dr Harold Stone (P.T.A.B. Sep. 6, 2018)
+ More Snippets
Document
IPR2018-01606, No. 1037-45 Exhibit - Marcotte, Computational genetics finding protein function by nonhomology methods Current Opinion in Structural Biology, vol 10, no 3, 359 365 (P.T.A.B. ...
Cite Document
IPR2018-01606, No. 1037-45 Exhibit - Marcotte, Computational genetics finding protein function by nonhomology methods Current Opinion in Structural Biology, vol 10, no 3, 359 365 (P.T.A.B. Sep. 6, 20
+ More Snippets
Document
IPR2018-01606, No. 1056-64 Exhibit - Lippert, et al, ¿¿¿Hyper systolic parallel computing,¿¿¿ IEEE Trans on Parallel and Distributed Computing, vol 9, no 2, Feb 1998, 97 108 (P.T.A.B. Sep. 6, 201...
Cite Document
IPR2018-01606, No. 1056-64 Exhibit - Lippert, et al, ¿¿¿Hyper systolic parallel computing,¿¿¿ IEEE Trans on Parallel and Distributed Computing, vol 9, no 2, Feb 1998, 97 108 (P.T.A.B. Sep. 6, 2018)
+ More Snippets
Document
IPR2018-01606, No. 1021-24 Exhibit - Kung, et al, Wavefront Array Processor Language, Architecture, and Applications, IEEE Transactions On Computers, Vol C 31, No 11, Nov 1982, 1054 106...
Cite Document
IPR2018-01606, No. 1021-24 Exhibit - Kung, et al, Wavefront Array Processor Language, Architecture, and Applications, IEEE Transactions On Computers, Vol C 31, No 11, Nov 1982, 1054 1066 (P.T.A.B. Sep
+ More Snippets
Document
IPR2018-01606, No. 1014-17 Exhibit - US Patent 6,434,687 to Huppenthal (P.T.A.B. Sep. 6, 2018)
Cite Document
IPR2018-01606, No. 1014-17 Exhibit - US Patent 6,434,687 to Huppenthal (P.T.A.B. Sep. 6, 2018)
+ More Snippets
Document
IPR2018-01606, No. 1009-12 Exhibit - C Ebeling, D Cronquist, P Franklin, J Secosky and, S Berg, Mapping Applications to the RaPiD Configurable Architecture, in Proc of Int Symp on Field Progr...
Cite Document
IPR2018-01606, No. 1009-12 Exhibit - C Ebeling, D Cronquist, P Franklin, J Secosky and, S Berg, Mapping Applications to the RaPiD Configurable Architecture, in Proc of Int Symp on Field Programmable C
+ More Snippets
Document
IPR2018-01606, No. 1060-68 Exhibit - The Splash 2 Processor and Applications (P.T.A.B. Sep. 6, 2018)
Cite Document
IPR2018-01606, No. 1060-68 Exhibit - The Splash 2 Processor and Applications (P.T.A.B. Sep. 6, 2018)
+ More Snippets
Document
IPR2018-01606, No. 1019-22 Exhibit - US Patent 5,956,518 to DeHon et al (P.T.A.B. Sep. 6, 2018)
Cite Document
IPR2018-01606, No. 1019-22 Exhibit - US Patent 5,956,518 to DeHon et al (P.T.A.B. Sep. 6, 2018)
+ More Snippets
Document
IPR2018-01606, No. 1013-16 Exhibit - Plaintiffs Preliminary Infringement Contentions, Case No 117 cv 01172 LOJFA, Jan 19, 2018 (P.T.A.B. Sep. 6, 2018)
Cite Document
IPR2018-01606, No. 1013-16 Exhibit - Plaintiffs Preliminary Infringement Contentions, Case No 117 cv 01172 LOJFA, Jan 19, 2018 (P.T.A.B. Sep. 6, 2018)
+ More Snippets
Document
IPR2018-01606, No. 1022-25 Exhibit - US Patent Publication 20010014937 to Huppenthal, et al (P.T.A.B. Sep. 6, 2018)
Cite Document
IPR2018-01606, No. 1022-25 Exhibit - US Patent Publication 20010014937 to Huppenthal, et al (P.T.A.B. Sep. 6, 2018)
+ More Snippets
Document
IPR2018-01606, No. 1061-69 Exhibit - Jeong, et al, ¿¿¿VLSI array algorithms and architectures for RSA modular multiplication¿¿¿, IEEE Trans on VLSI, vol 5, no 2, June 1997, pp 211 217 (P.T.A.B....
Cite Document
IPR2018-01606, No. 1061-69 Exhibit - Jeong, et al, ¿¿¿VLSI array algorithms and architectures for RSA modular multiplication¿¿¿, IEEE Trans on VLSI, vol 5, no 2, June 1997, pp 211 217 (P.T.A.B. Sep. 6
+ More Snippets
Document
IPR2018-01606, No. 2026 Exhibit - Exhibit 2026 (P.T.A.B. Jan. 23, 2019)
Cite Document
IPR2018-01606, No. 2026 Exhibit - Exhibit 2026 (P.T.A.B. Jan. 23, 2019)
+ More Snippets
Document
IPR2018-01606, No. 1001 Exhibit - US Patent No 7,225,324 (P.T.A.B. Sep. 6, 2018)
Cite Document
IPR2018-01606, No. 1001 Exhibit - US Patent No 7,225,324 (P.T.A.B. Sep. 6, 2018)
+ More Snippets