`
`A hierarchical power verification system and method creates abstract models of power
`
`behavior of modules that it successfully verifies. The abstract models simplify the module
`
`definition by omitting internal module details but provide sufficient information for power
`
`verification of higher level modules that incorporate this abstracted module. Design blocks are
`
`replaced with these abstract power models,
`
`resulting in reduced run-time and memory
`
`requirements. The power models can include power switches inside the block, related supplies of
`
`logic ports, supply power states, system power states, power management devices such as isolation
`
`logic and level shifters, feed-through and floating ports. The power model may be expressed either
`
`in UPF or as a combination of liberty model and UPF. After replacing modules with abstracted
`
`models the HPVS can quickly verify an entire SoC with a small memory footprint. When a user
`
`modifies a module, the HPVS need only verify the changed module and related modules at higher
`
`levels of module hierarchy.
`
`35
`
`22524/41614/FW/10311251.1
`
`