DISPLAY DEVICE
`
`5
`
`10
`
`15
`
`20
`
`CROSS-REFERENCE TO RELATED APPLICATION
`
`[0001] This application claims priority from and the benefit of Korean Patent Application
`
`No. 10-2017-014623 8, filed on November 3, 2017, which is hereby incorporated by reference for
`
`all purposes as if fully set forth herein.
`
`BACKGROUND
`
`[0002] FIELD
`
`[0003] Exemplary embodiments of the invention relate generally to a display device
`
`including a sensing unit.
`
`[0004] DISCUSSION OF THE BACKGROUND
`
`[0005] A display device may recognize, through a sensing unit, a human finger or the
`
`like which is in contact with a screen. A touch detection method for the sensing unit includes a
`
`variety of methods such as a resistive method, an optical method, a capacitive method, an
`
`ultrasonic method, etc. Here, a capacitive-type sensing unit detects whether a touch occurs by
`
`using a capacitance which varies when a touch generating means comes into contact with a
`
`screen of a display device. The capacitive method may be divided into a mutual capacitive
`
`method and a self capacitive method.
`
`[0006] A mutual-capacitive-type sensing unit includes driving electrodes and sensing
`
`electrodes. When driving signals are applied to the driving electrodes of the sensing unit, a
`
`mutual capacitance is formed between the driving electrodes and the sensing electrodes. When a
`
`touch is externally applied, a touch IC may recognize an input of the touch by sensing a change
`
`

`

`amount of the mutual capacitance through the sensing electrodes. The touch IC may be
`
`electrically connected to pads electrically connected to the driving electrodes and the sensing
`
`electrodes, at an outer periphery of an active region in order to transmit the driving signals to the
`
`driving electrodes and receive the change amount of the capacitance from the sensing electrodes.
`
`[0007] The above information disclosed in this Background section is only for
`
`understanding of the background of the inventive concepts, and, therefore, it may contain
`
`information that does not constitute prior art.
`
`SUMMARY
`
`10
`
`15
`
`20
`
`[0008] Devices constructed according to exemplary embodiments of the invention
`
`provide a sensing unit with simplified wirings arranged at an outer periphery of an active region
`
`in which driving electrodes and sensing electrodes are arranged.
`
`[0009] An exemplary embodiment of the inventive concept provides a display device
`
`including: a display panel including a base film and a circuit layer disposed on the base film, the
`
`circuit layer including a plurality of gate lines, a plurality of data lines, and a gate driving unit
`
`configured to receive gate control signals and provide a gate signal to the plurality of gate lines,
`
`and a sensing unit including a plurality of driving electrodes, a plurality of sensing electrodes, a
`
`sense driving unit configured to receive driving control signals and provide a sense driving signal
`
`to the plurality of driving electrodes, and sensing pads configured to transfer, to the outside, an
`
`electric signal received from each of the plurality of sensing electrodes, wherein the sense
`
`driving unit is included in the circuit layer.
`
`[0010] In an exemplary embodiment, the gate driving unit may include a plurality of gate
`
`stages, and the sense driving unit may include a plurality of sense stages, wherein the plurality of
`
`

`

`gate stages and the plurality of sense stages may be arranged in the same layer.
`
`[0011] In an exemplary embodiment, the gate control signals may include a first clock
`
`signal, a second clock signal, and a frame start signal, and the driving control signals may
`
`include the first clock signal and the second clock signal, wherein a first gate stage among the
`
`plurality of gate stages may receive the frame start signal.
`
`[0012] In an exemplary embodiment, a first sense stage among the plurality of sense
`
`stages may receive a signal output from an nth gate stage (where n is a positive integer) among
`
`the plurality of gate stages.
`
`[0013] In an exemplary embodiment, the circuit layer may further include a dummy unit
`
`electrically connected to the gate driving unit and the sense driving unit, wherein the dummy unit
`
`may include at least one dummy stage connected between an nth gate stage among the plurality
`
`of gate stages and a first sense stage among the plurality of sense stages.
`
`[0014] In an exemplary embodiment, the first sense stage may receive a signal output
`
`from the dummy stage.
`
`[0015] In an exemplary embodiment, the driving control signals may further include a
`
`sense start signal, wherein a first sense stage among the plurality of sense stages may receive the
`
`sense start signal.
`
`[0016] In an exemplary embodiment, the plurality of gate stages and the plurality of
`
`sense stages may be electrically connected.
`
`[0017] In an exemplary embodiment, each of the plurality of gate stages and each of the
`
`plurality of sense stages may include the same circuit structure.
`
`[0018] In an exemplary embodiment, the gate control signals may include a first clock
`
`signal, a second clock signal, and a first frame start signal, wherein the driving control signals
`
`10
`
`15
`
`20
`
`

`

`may include a third clock signal, a fourth clock signal, and a second frame start signal different
`
`from the first frame start signal, wherein a first gate stage among the plurality of gate stages may
`
`receive the first frame start signal, each of the plurality of gate stages may receive the first clock
`
`signal and the second clock signal, a first sense stage among the plurality of sense stages may
`
`receive the second frame start signal, and each of the plurality of sense stages may receive the
`
`third clock signal and the fourth clock signal.
`
`[0019] In an exemplary embodiment, the driving control signals may further include a
`
`fifth clock signal, and each of the plurality of sense stages may receive the fifth clock signal.
`
`[0020] In an exemplary embodiment, the display device may further include clock
`
`generation circuit configured to generate the fifth clock signal by gating the first clock signal and
`
`the second clock signal.
`
`[0021] In an exemplary embodiment, the clock generation circuit may include an AND
`
`circuit, a NAND circuit, an XOR circuit, or an XNOR circuit.
`
`[0022] In an exemplary embodiment, the plurality of gate stages and the plurality of
`
`sense stages may include different circuit structures.
`
`[0023] In an exemplary embodiment, each of the plurality of driving electrodes may
`
`extend in a first direction, the plurality of driving electrodes may be arranged in a second
`
`direction crossing the first direction, each of the plurality of sensing electrodes may extend in the
`
`second direction, and the plurality of sensing electrodes may be arranged in the first direction,
`
`wherein each of the plurality of gate lines may extend in the second direction, the plurality of
`
`gate lines may be arranged in the first direction, each of the plurality of data lines may extend in
`
`the first direction, and the plurality of data lines may be arranged in the second direction.
`
`[0024] In an exemplary embodiment of the inventive concept, a display device includes:
`
`10
`
`15
`
`20
`
`

`

`a base film; a circuit layer disposed on the base film; the circuit layer including a gate driving
`
`unit that includes a plurality of gate stages and a sense driving unit that includes a plurality of
`
`sense stages; a light-emitting element layer disposed on the circuit layer; a thin-film
`
`encapsulation layer covering the light-emitting element layer; and a sensing unit disposed on the
`
`thin-film encapsulation layer; the sensing unit including a plurality of driving electrodes
`
`configured to receive a sense driving signal from the sense driving unit and a plurality of sensing
`
`electrodes.
`
`[0025] In an exemplary embodiment; a first sense stage among the plurality of sense
`
`stages may receive a signal output from an nth gate stage among the plurality of gate stages.
`
`[0026] In an exemplary embodiment; the circuit layer may further include at least one
`
`dummy stage connected between an nth gate stage (where n is a positive integer) among the
`
`plurality of gate stages and a first sense stage among the plurality of sense stages; wherein the
`
`first sense stage among the plurality of sense stages may receive a signal output from the dummy
`
`stage.
`
`[0027] In an exemplary embodiment; the plurality of gate stages may receive a first clock
`
`signal and a second clock signal; and the plurality of sense stages may receive a third clock
`
`signal and a fourth clock signal.
`
`[0028] In an exemplary embodiment; the plurality of sense stages may further receive a
`
`fifth clock signal generated by gating the first clock signal and the second clock signal.
`
`[0029] Additional features of the inventive concepts will be set forth in the description
`
`which follows; and in part will be apparent from the description; or may be learned by practice of
`
`the inventive concepts.
`
`[0030] It is to be understood that both the foregoing general description and the
`
`10
`
`15
`
`20
`
`

`

`following detailed description are exemplary and explanatory and are intended to provide further
`
`explanation of the invention as claimed.
`
`BRIEF DESCRIPTION OF THE DRAWINGS
`
`[0031] The accompanying drawings, which are included to provide a further
`
`understanding of the invention and are incorporated in and constitute a part of this specification,
`
`illustrate exemplary embodiments of the invention, and together with the description serve to
`
`explain the inventive concepts.
`
`10
`
`15
`
`20
`
`[0032] FIG. 1A is a perspective view of a display device according to an exemplary
`
`embodiment of the inventive concept.
`
`[0033] FIG. 1B is a schematic cross-sectional view of a display device according to an
`
`exemplary embodiment of the inventive concept.
`
`[0034] FIG. 2 is a plane view illustrating a partial configuration of a display panel
`
`according to an exemplary embodiment of the inventive concept.
`
`[0035] FIG. 3 is a plane view illustrating a partial configuration of a sensing unit
`
`according to an exemplary embodiment of the inventive concept.
`
`[0036] FIG. 4 is a block diagram illustrating a gate driving unit and a sense driving unit
`
`according to an exemplary embodiment of the inventive concept.
`
`[0037] FIG. 5 is a timing diagram illustrating some of signals generated in a display
`
`device according to an exemplary embodiment of the inventive concept.
`
`[0038] FIG. 6 is an equivalent circuit diagram illustrating a plurality of gate stages and a
`
`plurality of sense stages according to an exemplary embodiment of the inventive concept.
`
`[0039] FIG. 7 is a block diagram illustrating a gate driving unit, a dummy unit, and a
`
`

`

`sense driving unit according to an exemplary embodiment of the inventive concept.
`
`[0040] FIG. 8 is a block diagram illustrating a gate driving unit and a sense driving unit
`
`according to an exemplary embodiment of the inventive concept.
`
`[0041] FIG. 9 is a timing diagram illustrating some of signals generated in a display
`
`device according to an exemplary embodiment of the inventive concept.
`
`[0042] FIG. 10 is a block diagram illustrating a gate driving unit and a sense driving unit
`
`according to an exemplary embodiment of the inventive concept.
`
`[0043] FIG. 11 is a timing diagram illustrating some of signals generated in a display
`
`device according to an exemplary embodiment of the inventive concept.
`
`[0044] FIG. 12 is an equivalent circuit diagram illustrating the plurality of sense stages
`
`illustrated in FIG. 10.
`
`[0045] FIG. 13 is a block diagram illustrating a gate driving unit and a sense driving unit
`
`according to an exemplary embodiment of the inventive concept.
`
`[0046] FIG. 14 is a timing diagram illustrating some of signals generated in a display
`
`device according to an exemplary embodiment of the inventive concept.
`
`[0047] FIG. 15 is an equivalent circuit diagram illustrating the plurality of sense stages
`
`illustrated in FIG. 13.
`
`[0048] FIG. 16 is a block diagram illustrating a gate driving unit and a sense driving unit
`
`according to an exemplary embodiment of the inventive concept.
`
`[0049] FIG. 17 is a timing diagram illustrating some of signals generated in a display
`
`device according to an exemplary embodiment of the inventive concept.
`
`[0050] FIG. 18 is an equivalent circuit diagram illustrating the plurality of sense stages
`
`illustrated in FIG. 16.
`
`10
`
`15
`
`20
`
`

`

`[0051] FIG. 19 is a plane view illustrating a part of a sensing unit according to an
`
`exemplary embodiment of the inventive concept.
`
`[0052] FIG. 20 is a plane view illustrating a part of a sensing unit according to an
`
`exemplary embodiment of the inventive concept.
`
`DETAILED DESCRIPTION
`
`10
`
`15
`
`20
`
`[0053] In the following description, for the purposes of explanation, numerous specific
`
`details are set forth in order to provide a thorough understanding of various exemplary
`
`embodiments or implementations of the invention. As used herein “embodiments” and
`
`“implementations” are interchangeable words that are non-limiting examples of devices or
`
`methods employing one or more of the inventive concepts disclosed herein. It is apparent,
`
`however, that various exemplary embodiments may be practiced without these specific details or
`
`with one or more equivalent arrangements. In other instances, well-known structures and
`
`devices are shown in block diagram form in order to avoid unnecessarily obscuring various
`
`exemplary embodiments. Further, various exemplary embodiments may be different, but do not
`
`have to be exclusive. For example, specific shapes, configurations, and characteristics of an
`
`exemplary embodiment may be used or implemented in another exemplary embodiment without
`
`departing from the inventive concepts.
`
`[0054] Unless otherwise specified, the illustrated exemplary embodiments are to be
`
`understood as providing exemplary features of varying detail of some ways in which the
`
`inventive concepts may be implemented in practice. Therefore, unless otherwise specified, the
`
`features, components, modules, layers, films, panels, regions, and/or aspects, etc. (hereinafter
`
`individually or collectively referred to as “elements”), of the various embodiments may be
`
`

`

`otherwise combined, separated, interchanged, and/or rearranged without departing from the
`
`inventive concepts.
`
`[0055] The use of cross-hatching and/or shading in the accompanying drawings is
`
`generally provided to clarify boundaries between adjacent elements. As such, neither the
`
`presence nor the absence of cross-hatching or shading conveys or indicates any preference or
`
`requirement for particular materials, material properties, dimensions, proportions, commonalities
`
`between illustrated elements, and/or any other characteristic, attribute, property, etc., of the
`
`elements, unless specified. Further, in the accompanying drawings, the size and relative sizes of
`
`elements may be exaggerated for clarity and/or descriptive purposes. When an exemplary
`
`embodiment may be implemented differently, a specific process order may be performed
`
`differently from the described order. For example, two consecutively described processes may
`
`be performed substantially at the same time or performed in an order opposite to the described
`
`order. Also, like reference numerals denote like elements.
`
`[0056] When an element, such as a layer, is referred to as being “on,
`
`connected to,” or
`
`77 (L
`
`“coupled to” another element or layer, it may be directly on, connected to, or coupled to the other
`
`element or layer or intervening elements or layers may be present. When, however, an element
`
`or layer is referred to as being “directly on,” “directly connected to,” or “directly coupled to”
`
`another element or layer, there are no intervening elements or layers present. To this end, the
`
`term “connected” may refer to physical, electrical, and/or fluid connection, with or without
`
`intervening elements. Further, the Dl-axis, the D2-axis, and the D3-axis are not limited to three
`
`axes of a rectangular coordinate system, such as the x, y, and z — axes, and may be interpreted in
`
`a broader sense. For example, the Dl-axis, the D2-axis, and the D3-axis may be perpendicular to
`
`one another, or may represent different directions that are not perpendicular to one another. For
`
`10
`
`15
`
`20
`
`

`

`the purposes of this disclosure, “at least one of X, Y, and Z” and “at least one selected from the
`
`group consisting of X, Y, and Z” may be construed as X only, Y only, Z only, or any
`
`combination of two or more of X, Y, and Z, such as, for instance, XYZ, XYY, YZ, and ZZ. As
`
`used herein, the term “and/or” includes any and all combinations of one or more of the
`
`associated listed items.
`
`[0057] Although the terms “first,” “second,” etc. may be used herein to describe various
`
`types of elements, these elements should not be limited by these terms. These terms are used to
`
`distinguish one element from another element. Thus, a first element discussed below could be
`
`termed a second element without departing from the teachings of the disclosure.
`77 (L
`
`77 (L
`
`[0058] Spatially relative terms, such as “beneath,” “below,
`77 (L
`77 (C
`
`under,” “lower,
`
`above,”
`
`“Upper,
`
`over,” “higher,
`
`side” (e.g., as in “sidewall”), and the like, may be used herein for
`
`descriptive purposes, and, thereby, to describe one elements relationship to another element(s) as
`
`illustrated in the drawings. Spatially relative terms are intended to encompass different
`
`orientations of an apparatus in use, operation, and/or manufacture in addition to the orientation
`
`depicted in the drawings. For example, if the apparatus in the drawings is turned over, elements
`
`described as “below” or “beneath” other elements or features would then be oriented “above” the
`
`other elements or features. Thus, the exemplary term “below” can encompass both an
`
`orientation of above and below. Furthermore, the apparatus may be otherwise oriented (e.g.,
`
`rotated 90 degrees or at other orientations), and, as such, the spatially relative descriptors used
`
`herein interpreted accordingly.
`
`[0059] The terminology used herein is for the purpose of describing particular
`
`embodiments and is not intended to be limiting. As used herein, the singular forms,
`
`a,
`
`an,
`
`and “the” are intended to include the plural forms as well, unless the context clearly indicates
`
`10
`
`15
`
`20
`
`lO
`
`

`

`otherwise. Moreover, the terms “comprises,
`
`comprising,
`
`77 (L
`
`77 (4'
`1ncludes,” and/or “including,”
`
`when used in this specification, specify the presence of stated features, integers, steps,
`
`operations, elements, components, and/or groups thereof, but do not preclude the presence or
`
`addition of one or more other features, integers, steps, operations, elements, components, and/or
`77 (4
`
`groups thereof. It is also noted that, as used herein, the terms “substantially,
`
`about,” and other
`
`similar terms, are used as terms of approximation and not as terms of degree, and, as such, are
`
`utilized to account for inherent deviations in measured, calculated, and/or provided values that
`
`would be recognized by one of ordinary skill in the art.
`
`10
`
`15
`
`20
`
`[0060] Various exemplary embodiments are described herein with reference to sectional
`
`and/or exploded illustrations that are schematic illustrations of idealized exemplary embodiments
`
`and/or intermediate structures. As such, variations from the shapes of the illustrations as a result,
`
`for example, of manufacturing techniques and/or tolerances, are to be expected. Thus,
`
`exemplary embodiments disclosed herein should not necessarily be construed as limited to the
`
`particular illustrated shapes of regions, but are to include deviations in shapes that result from,
`
`for instance, manufacturing. In this manner, regions illustrated in the drawings may be
`
`schematic in nature and the shapes of these regions may not reflect actual shapes of regions of a
`
`device and, as such, are not necessarily intended to be limiting.
`
`[0061] Unless otherwise defined, all terms (including technical and scientific terms) used
`
`herein have the same meaning as commonly understood by one of ordinary skill in the art to
`
`which this disclosure is a part. Terms, such as those defined in commonly used dictionaries,
`
`should be interpreted as having a meaning that is consistent with their meaning in the context of
`
`the relevant art and should not be interpreted in an idealized or overly formal sense, unless
`
`expressly so defined herein.
`
`ll
`
`

`

`[0062] FIG. 1A is a perspective view of a display device according to an exemplary
`
`embodiment of the inventive concept.
`
`[0063] Referring to FIG. 1A, a display device DD may display an image IM through a
`
`display surface IS. FIG. 1A exemplarily illustrates that the display surface IS has a surface
`
`defined by a first direction DRl and a second direction DR2 crossing the first direction DRl.
`
`However, another exemplary embodiment of the inventive concept, a display surface (not
`
`shown) of a display device (not shown) may have a curved shape.
`
`[0064] A normal direction of the display surface IS, i.e., a thickness direction of the
`
`display device DD, is indicated by a third direction DR3. However, the directions indicated by
`
`the first to third directions DRl to DR3 are relative concept and thus may be changed to other
`
`directions. Hereinafter, first to third directions which are indicated by the first to third directions
`
`DRl to DR3 referred to by the same reference symbols.
`
`[0065] FIG. 1A exemplarily illustrates a mobile electronic device in which the display
`
`device DD is used. However, the display device DD may be used not only in large-size
`
`electronic devices such as a television, a monitor, or an outdoor billboard but also in small-size
`
`and medium-size electronic devices such as a personal computer, a laptop computer, a personal
`
`digital assistant, a vehicle navigation unit, a game machine, a smartphone, a tablet, and a camera.
`
`These devices are merely examples, and thus the display device may be applied to other
`
`electronic devices without departing from the inventive concept.
`
`[0066] The display surface IS includes a display region DD-DA in which the image IM is
`
`displayed and a non-display region DD-NDA adjacent to the display region DD-DA. An image
`
`is not displayed in the non-display region DD-NDA. FIG. 1A illustrates application icons as an
`
`example of the image IM. For example, the display region DD-DA may be rectangular. The
`
`10
`
`15
`
`20
`
`12
`
`

`

`non-display region DD-NDA may surround the display region DD-DA. However, an exemplary
`
`embodiment of the inventive concept is not limited thereto, and thus a shape of the display
`
`region DD-DA and a shape of the non-display region DD-NDA may be relatively designed.
`
`[0067] FIG. 1B is a schematic cross-sectional view of a display device according to an
`
`exemplary embodiment of the inventive concept, and FIG. 2 is a plane view illustrating a partial
`
`configuration of a display panel according to an exemplary embodiment of the inventive concept.
`
`[0068] Referring to FIGS. 1B and 2, the display device DD may include a display panel
`
`DP and a sensing unit SU.
`
`10
`
`15
`
`20
`
`[0069] The display panel DP includes a base film BF, a circuit layer ML, a light-emitting
`
`element layer EL, and a thin-film encapsulation layer ECL. In the present disclosure, an organic
`
`light-emitting display panel is described as an example of the display panel DP, but an
`
`exemplary embodiment of the inventive concept is not particularly limited thereto. For example,
`
`the display panel DP may be replaced with other types of display panels such as a liquid crystal
`
`display panel, an electro-phoretic display panel, an electro-wetting display panel, etc.
`
`[0070] The base film BF may include a plastic substrate, a glass substrate, a metal
`
`substrate, an organic/inorganic composite substrate, etc. The plastic substrate may include at
`
`least one of acrylic resin, methacrylic resin, polyisoprene, vinyl-based resin, epoxy-based resin,
`
`urethane-based resin, cellulosic resin, siloxane resin, polyimide-based resin, polyamide-based
`
`resin, or perylene-based resin.
`
`[0071] A display region DA and a non-display region NDA may be defined in the base
`
`film BF. The display region DA and the non-display region NDA of the base film BF may
`
`respectively correspond to the display region DD-DA (FIG. 1A) and the non-display region DD-
`
`NDA (FIG. 1A) of the display device DD (FIG. 1A). However, the display region DA and the
`
`13
`
`

`

`non-display region NDA are not necessarily identical to the display region DD-DA (FIG. 1A)
`
`and the non-display region DD-NDA (FIG. 1A) of the display device DD (FIG. 1A), and may be
`
`modified according to a structure/design of the display panel DP.
`
`[0072] The circuit layer ML may be disposed on the base film BF. The circuit layer ML
`
`may include a plurality of insulating layers, a plurality of conductive layers, and a semiconductor
`
`layer. The plurality of conductive layer of the circuit layer ML may constitute signal lines or an
`
`electrode of a transistor.
`
`[0073] The circuit layer ML may include a plurality of data lines DLl to DLm, a
`
`plurality of gate lines GLl to GLn, a gate driving unit GD, a sense driving unit TD, and pads
`
`PAD. That is, the gate driving unit GD and the sense driving unit TD may be arranged in the
`
`same layer.
`
`[0074] The plurality of data lines DLl to DLm may extend in the first direction DRl and
`
`may be arranged in the second direction DR2 crossing the first direction DRl. The plurality of
`
`gate lines GLl to GLn may extend in the second direction DR2 and may be arranged in first
`
`direction DRl. The plurality of data lines DLl to DLm and the plurality of gate lines GLl to
`
`GLn may define pixel regions, each of which may be provided with a pixel PX for displaying an
`
`image.
`
`[0075] The pixel PX may display one of primary colors or one of mixed colors. The
`
`primary colors may include red, green, and blue, and the mixed colors may include various
`
`colors such as white, yellow, cyan, magenta, etc. However, the colors displayed by the pixels
`
`PX are not limited thereto.
`
`[0076] The gate driving unit GD may receive a gate control signal from an external
`
`driving circuit (not shown), and may provide, in response to this gate control signal, a gate signal
`
`10
`
`15
`
`20
`
`14
`
`

`

`to the plurality of gate lines GLl to GLn. The gate control signal may be received through a pad
`
`G-PAD electrically connected to the gate driving unit GD, among the pads PAD.
`
`[0077] The gate driving unit GD may be integrated in the non-display region NDA of the
`
`base film BF. In this case, the gate driving unit GD may be implemented as a circuit using an
`
`amorphous silicon gate (ASG) with an amorphous silicon thin film transistor (a-Si TFT), an
`
`oxide semiconductor, a crystalline semiconductor, a polycrystalline semiconductor, or the like.
`
`[0078] Some pads D-PAD among the pads PAD may be connected to an end of each of
`
`the data lines DLl to DLm. The pads D-PAD may receive an electric signal from an external
`
`driving circuit (not shown) and may transfer the electric signal to the data lines DLl to DLm.
`
`[0079] The sense driving unit TD may be integrated in the non-display region NDA of
`
`the base film BF. The sense driving unit TD may be integrated in a region spaced apart in the
`
`first direction DRl from the display region DA. The sense driving unit TD may receive a
`
`driving control signal from an external driving circuit (not shown), and may provide a sense
`
`driving signal to the sensing unit SU. The driving control signal may be received through a pad
`
`TS—PAD electrically connected to the sense driving unit TD, among the pads PAD.
`
`[0080] The sense driving unit TD may be formed during the same process as the gate
`
`driving unit GD. For example, the sense driving unit TD and the gate driving unit GD may be
`
`simultaneously formed through a low temperature polycrystalline silicon process or a low
`
`temperature polycrystalline oxide process.
`
`[0081] The light-emitting element layer EL includes a display element, for example,
`
`organic light-emitting diodes. However, an exemplary embodiment of the inventive concept is
`
`not limited thereto, and thus the light-emitting element layer EL may include inorganic light-
`
`emitting diodes or organic-inorganic hybrid light-emitting diodes according to the type of the
`
`10
`
`15
`
`20
`
`15
`
`

`

`display panel DP.
`
`[0082] The thin-film encapsulation layer ECL seals the light-emitting element layer EL.
`
`The thin-film encapsulation layer ECL includes a plurality of inorganic thin films and at least
`
`one organic thin film disposed therebetween. The inorganic thin films protect the light-emitting
`
`element layer EL from moisture and oxygen, and the organic thin film protects the light-emitting
`
`element layer EL from foreign matters such as dust particles.
`
`[0083] The thin-film encapsulation layer ECL may further include a buffer layer. The
`
`buffer layer may be a layer which is most adjacent to the sensing unit SU. The buffer layer may
`
`be an organic layer or an inorganic layer. The inorganic layer may include at least one of silicon
`
`nitride, silicon oxynitride, silicon oxide, titanium oxide, or aluminum oxide. The organic layer
`
`may include a polymer, for example, acrylic organic layer. However, this is merely an example,
`
`and an embodiment of the inventive concept is not limited thereto.
`
`[0084] The sensing unit SU may be directly disposed on the display panel DP. The term
`
`“directly dispose” excludes bonding by using an additional bonding member, and represents
`
`forming through a continuous process. However, an exemplary embodiment of the inventive
`
`concept is not limited thereto, and thus the display panel DP and the sensing unit SU may be
`
`coupled to each other using a bonding member (not shown). The sensing unit SU may be
`
`electrically connected to the sense driving unit TD, and a part of the sensing unit SU may receive
`
`a sense driving signal from the sense driving unit TD.
`
`[0085] FIG. 3 is a plane view illustrating a part of the sensing unit SU according to an
`
`exemplary embodiment of the inventive concept.
`
`[0086] Referring to FIG. 3, the sensing unit SU may include a plurality of driving
`
`electrodes TXE, a plurality of sensing electrodes RXE, the sense driving unit TD, wirings RXLl
`
`10
`
`15
`
`20
`
`l6
`
`

`

`and RXL2, and sensing pads T_PAD. As described above, the sense driving unit TD may be
`
`disposed in the circuit layer ML (see FIG. 1B) of the display panel DP (see FIG. 1B).
`
`[0087] A region in which the plurality of driving electrodes TXE and the plurality of
`
`sensing electrodes RXE are arranged to sense an external touch may be defined as an active
`
`region AA. The active region AA may correspond to the display region DA described above
`
`with reference to FIG. 2. However, the active region AA is not necessarily identical to the
`
`display region DA, and may be wider or narrower than the display region DA.
`
`10
`
`15
`
`20
`
`[0088] Each of the plurality of driving electrodes TXE may extend in the first direction
`
`DRl, and the plurality of driving electrodes TXE may be arranged in the second direction DR2.
`
`Each of the plurality of sensing electrodes RXE may extend in the second direction DR2, and the
`
`plurality of sensing electrodes RXE may be arranged in the first direction DRl.
`
`[0089] Each of the plurality of driving electrodes TXE may be electrically connected to
`
`the sense driving unit TD via driving lines TXLl to TXLk. The sense driving unit TD may
`
`receive driving control signals from an external driving circuit (not shown), and may provide a
`
`sense driving signal to the plurality of driving electrodes TXE.
`
`[0090] Each of the plurality of sensing electrodes RXE may be electrically connected to
`
`the sensing pads T_PAD via the wirings RXLl and RXL2. The wirings RXLl and RXL2 may
`
`be divided into first wirings RXLl arranged at one side of the active region AA and second
`
`wiring RXL2 arranged at another side of the active region AA.
`
`[0091] In FIG. 3, each of the first wirings RXLl and the second wirings RXL2 may be
`
`connected to each of the plurality of sensing electrodes RXE. That is, one end of one sensing
`
`electrode among the plurality of sensing electrodes RXE may be connected to the first wiring
`
`and the other end of the one sensing electrode may be connected to the second wiring.
`
`l7
`
`

`

`[0092] The plurality of sensing electrodes RXE and the plurality of driving electrodes
`
`TXE may form a mutual capacitance to sense a touch applied externally. The plurality of
`
`sensing electrodes RXE may output, to the sensing pads T_PAD connected to the first and
`
`second wirings RXLl and RXLZ, an electric signal corresponding to a change of the mutual
`
`capacitance after the touch is applied.
`
`[0093] The sensing pads T_PAD may be electrically connected to a touch IC (not shown

Accessing this document will incur an additional charge of $.

After purchase, you can access this document again without charge.

Accept $ Charge

This document could not be displayed.

We could not find this document within its docket. Please go back to the docket page and check the link. If that does not work, go back to the docket and refresh it to pull the newest information.

Your account does not support viewing this document.

You need a Paid Account to view this document. Click here to change your account type.

Your account does not support viewing this document.

Set your membership status to view this document.

With a Docket Alarm membership, you'll get a whole lot more, including:

  • Up-to-date information for this case.
  • Email alerts whenever there is an update.
  • Full text search for other cases.
  • Get email alerts whenever a new case matches your search.

Become a Member

One Moment Please

The filing “” is large (MB) and is being downloaded.

Please refresh this page in a few minutes to see if the filing has been downloaded. The filing will also be emailed to you when the download completes.

Your document is on its way!

If you do not receive the document in five minutes, contact support at support@docketalarm.com.

Sealed Document

We are unable to display this document, it may be under a court ordered seal.

If you have proper credentials to access the file, you may proceed directly to the court's system using your government issued username and password.


Access Government Site

We are redirecting you
to a mobile optimized page.

We are unable to display this document.

Connectivity issues with tsdrapi.uspto.gov. Try again now (HTTP Error 429: ).

Refresh this Document
Go to the Docket