`
`updated overview, removed some out-of-data info
`
`Change 216874 on 2005/04/08 by vromaker@MA VIC P4
`
`update
`
`Change 191268 on 2004/10/12 by rramsey@rramsey_xenos win orl
`
`Add a page for newCurCnt table
`
`Change 188248 on 2004/09/17 by lseiler@lseiler win 1 r400
`
`Fixed a minor bug in the stencil function table
`
`Change 149989 on 2004/02/19 by lseiler@lseiler r400 win marlborol
`
`Fixed bug in Zplane figure
`
`Change 138566 on 2003/12/19 by fliljero@fl frank
`
`Added 3 new packets for improved type-0 packet processing:
`Incremental_Update State/Const/Instr
`
`Change 137750 on 2003/12/16 by fliljero@fl knarf
`
`Added optimized Event Write* packets & new opcodes
`
`Change 137101 on 2003/12/12 by fliljero@fl frank
`
`Added Wait Reg Eq & Wait Reg Gte PM4 packet descriptions
`
`Change 137025 on 2003/12/11 by fliljero@fl knarf
`
`updated documentation on error checking and removed reference to type-1 packet.
`
`Change 136800 on 2003/12/10 by fliljero@fl knarf
`
`Updated description for MEM WRITE CNTR to include how to change the core clock interval
`from 1 <--> 16.
`
`Change 136780 on 2003/12/10 by fliljero@fl knarf
`
`Updated Me Init packet for Header Dumps & Error checking ... added note about recompiling
`microcode to enable these debug only features.
`
`Change 136762 on 2003/12/10 by fliljero@fl knarf
`
`AMD1044_0165801
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 1 of 450
`
`
`
`Updates related to CP_MEQ
`
`Change 136302 on 2003/12/08 by fliljero@fl frank
`
`Updates to MEQ related registers & busy signals
`
`Change 135746 on 2003/12/05 by fliljero@fl knarf
`
`Updated CP Interrupt packet for performance
`
`Change 134564 on 2003/12/01 by fliljero@fl knarf
`
`Max Buffer Size in Indirect Buffer Packets is [19:0] ... Spec had [22:0]
`
`Change 133990 on 2003/11/25 by jhoule@jhoule doc lt
`
`Indicated that NO ZERO srf mode is unsupported for Xenos (will currently only
`vl.80 -
`work in the VC path)
`
`Change 133807 on 2003/11/25 by alleng@alleng r400 win marlboro 8200
`
`Deleting old files ...
`
`Change 133806 on 2003/11/25 by alleng@alleng r400 win marlboro 8200
`
`Deleted old files ...
`
`Change 133805 on 2003/11/25 by alleng@alleng r400 win marlboro 8200
`
`Deleted old files ...
`
`Change 132833 on 2003/11/19 by fliljero@fl knarf
`
`changed R400 reference to Xenos
`
`Change 131864 on 2003/11/13 by frising@frising r400 win marlboro
`
`-For cube instruction SrcA swizzle is now .zzxy. Also tried to clarify the differences
`between what's shown in the numerics doc and what actually happens in the HW for cube
`instruction.
`
`Change 130982 on 2003/11/10 by mpersaud@mpersaud_r400 win tor
`
`Submit delta doc for R400 R500 tvout changes
`
`Change 130037 on 2003/11/04 by fliljero@fl knarf
`
`AMD1044_0165802
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 2 of 450
`
`
`
`Added registers and PM4 packet changes related to the Software Managed Instruction
`Store ...
`
`Change 129511 on 2003/10/30 by tien@ma spinach
`
`Some additional info on perf and debug regs
`
`Change 128832 on 2003/10/27 by tien@ma spinach
`
`Added info to perf and debug regs ..
`
`Change 127821 on 2003/10/22 by bbuchner@fl bbuchner r400 win
`
`Updates
`
`Change 127682 on 2003/10/21 by tien@ma spinach
`
`A little more one perf regs
`New debug regs doc
`
`Change 127599 on 2003/10/21 by tien@ma spinach
`
`Added some info the the perf counters for TP/TPC
`This is tough :-) but kinda fun :-)
`
`Change 127541 on 2003/10/21 by tien@ma spinach
`
`Filled in results for all cases
`Added tri juice cases
`Added mip frac
`0 case
`Added z frac = 0 case
`Will define perf counters for TPC/TP here for the heck of it ..
`
`Change 126714 on 2003/10/15 by jayw@ma jayw_lt
`
`old update with John's change
`
`Change 126588 on 2003/10/14 by tien@ma spinach
`
`Filled in numbers for a bunch of cases
`
`Change 126058 on 2003/10/10 by frising@frising r400 win marlboro
`
`-update scalar mova instructions to return MAX S(SrcC)
`
`Change 125972 on 2003/10/09 by frising@frising r400 win marlboro
`
`-update vector mova instruction to be two operand with result to GPR being max of
`
`AMD1044_0165803
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 3 of 450
`
`
`
`operands. Scalar mova instructions were updated to always return srcC.w.
`
`Change 125952 on 2003/10/09 by beiwang@bei_pc
`
`Added description and restrictions on RB->MH and MH->RB requests routed through MCCI.
`
`Change 125904 on 2003/10/09 by jhoule@jhoule doc lt
`
`vl.79
`
`- Added stack map support
`- Changed SIZE packing for 2D to allow for common decoding between stack maps and 2D
`maps
`- Stated that SIZE values must contain w-1, h-1, and d-1
`Added "Stack" line to the maximum texture sizes
`
`Change 125618 on 2003/10/08 by jiezhou@jiezhou r400 win
`
`small updating
`
`Change 125614 on 2003/10/08 by jiezhou@jiezhou r400 win
`
`fix Hyperlink, add DTO description, Test counter description
`
`Change 124923 on 2003/10/03 by jhoule@jhoule doc lt
`
`vl.78
`
`TFetchinstr:
`- Removed unsupported opcodes for the sake of clarity
`
`TFetchConst:
`- Moved DIM field to last DWORD (kept the old one temporarily)
`- Added ANISO BIAS field
`
`Formats:
`- Added FMT DXT3A AS 1 1 1 1
`
`Deprecated the ARBITRARY FILTER fields from TFetch instr+const.
`
`Change 124599 on 2003/10/02 by fliljero@fl knarf
`
`no change
`
`Change 124344 on 2003/10/01 by lseiler@lseiler r400 win marlboro
`
`Changes to depth formats to make HW more efficient
`
`
`
`AMD1044_0165804
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 4 of 450
`
`
`
`Change 124325 on 2003/10/01 by fliljero@fl knarf
`
`added 2nd interrupt from MC to RBBM
`
`Change 124280 on 2003/10/01 by fliljero@fl knarf
`
`added MC0IMCl RBBM_int signals
`
`Change 123990 on 2003/09/30 by fliljero@fl knarf
`
`added changes to set state and load constant context
`
`Change 123796 on 2003/09/29 by vbhatia@vbhatia r400 win marlboro
`
`Slight update of fmt49, to reflect changes in tp fmt encode hardware
`
`Change 123793 on 2003/09/29 by tien@ma spinach
`
`First check-in
`
`Change 123764 on 2003/09/29 by vgoel@fl vgoel2
`
`closed bug 104
`
`Change 123315 on 2003/09/25 by fliljero@fl knarf
`
`Updated Const Prefetch packet to issue only once per LCC packet. When the LCC ordinals
`repeat, they also repeat in the Const Prefetch packet. Formerly, there was a new
`Const Prefetch packet for each repeat of the ordinals.
`
`Change 123064 on 2003/09/24 by fliljero@fl knarf
`
`Updated Subblk Prefetch packet to send the Header only once, followed optionally by
`each ordinal on a mismatch.
`
`Change 123059 on 2003/09/24 by ashishs@fl ashishs r400 win
`
`closing bug 40 and 116
`
`Change 123057 on 2003/09/24 by tien@ma spinach
`
`Upadted for the week 9/24
`
`Change 123011 on 2003/09/24 by csampayo@fl csampayo r400
`
`Closed bug #s 121, 123
`
`Change 122955 on 2003/09/24 by mkelly@fl_mkelly_r400 win laptop
`
`AMD1044_0165805
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 5 of 450
`
`
`
`Closed bugs 90 and 91 ...
`
`Change 122800 on 2003/09/23 by fliljero@fl knarf
`
`made drawing change to reflect changes to SRC0 & SRCl removal of MICROM, MRL & MRM as
`
`possible sources. also removed the BOOLEANs as a possible source for SRCl.
`
`Change 122794 on 2003/09/23 by jhoule@jhoule doc lt
`
`Update for the new Ws which has llb mantissa (12b total)
`
`Change 122741 on 2003/09/23 by csampayo@fl csampayo r400
`
`Closed bug# 117.
`
`Some housekeeping
`
`Change 122572 on 2003/09/22 by efong@efong r400 win tor doc
`
`added in dglen
`
`Change 121971 on 2003/09/18 by efong@efong r400 win tor doc
`
`New update to remove people who have left and new PEYs
`
`Change 121907 on 2003/09/17 by alleng@alleng r400 win marlboro 8200
`
`Minor fixes, rearranged, added SC efficiency, vector ratios, etc ...
`
`Change 121820 on 2003/09/17 by vliu@vliu r400 cnnbdv3 win cvd
`
`Initial revision
`
`Change 121788 on 2003/09/17 by tien@ma spinach
`
`Updates for the week
`
`Change 121752 on 2003/09/17 by koyu@kyu
`
`added SQ spreadsheet, added -optimize to pm4opt redundant LCC and SET CONST pkts
`
`Change 121616 on 2003/09/16 by alleng@alleng r400 win marlboro 8200
`
`Added new perl script to go direct from phantom.csv to the file.xls file.
`
`Currently need to take this file, phantom_template.xls (in pv), and the phantom.csv
`
`and test sum.txt files created by running the test in one directory and execute this
`
`script (perl perf2xls.pl).
`
`AMD1044_0165806
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 6 of 450
`
`
`
`Cannot be run on linux and requires the OLE32 perl module installed ...
`
`Change 121318 on 2003/09/15 by ctaylor@fl ctaylor r400 win marlboro
`
`Removed as these were redundant drawings.
`
`Change 121306 on 2003/09/15 by vliu@vliu r400 cnnbdv3 win cvd
`
`Test tiling library
`
`Change 120795 on 2003/09/11 by fliljero@fl knarf
`
`added zpass done info to the event write packet
`
`Change 120701 on 2003/09/11 by lkang@lkang r400 win tor
`
`deletion
`
`Change 120508 on 2003/09/10 by tien@ma spinach
`
`More updates afetr email from Jocelyn
`
`Change 120486 on 2003/09/10 by tien@ma spinach
`
`Updates for the week
`
`Change 120303 on 2003/09/09 by fliljero@fl knarf
`
`added predicated bin test results (RT/nRT) to State Management register w/index=0xD
`
`Change 120271 on 2003/09/09 by fliljero@fl knarf
`
`clears the
`Update Event Write packet for new functionality for the zpass done event
`context valid flag, which in turn will cause the context to be rolled on the next state
`packet.
`
`Change 120048 on 2003/09/08 by jayw@ma jayw_lt
`
`changed pmask order in cache for 4-sample
`John found better arrangement.
`one read for pmask and stencil
`no ram line overlap.
`
`Change 119978 on 2003/09/08 by fghodrat@ma fghodrat
`
`moved to xenos tree
`
`Change 119939 on 2003/09/08 by fliljero@fl knarf
`
`
`
`AMD1044_0165807
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 7 of 450
`
`
`
`added 128-bit write enable to the MH field to the CP DEBUG register.
`
`Change 119760 on 2003/09/05 by alleng@alleng r400 win marlboro 8200
`
`Added new tests to pv_results
`Added VGT and PA rates to the phantom template
`
`Change 119726 on 2003/09/05 by fliljero@fl knarf
`
`added predicate disable bit to CP DEBUG
`
`Change 119667 on 2003/09/05 by fliljero@fl knarf
`
`removed DATA ordinal from the MEM WRITE CNTR packet description
`
`Change 119663 on 2003/09/05 by fliljero@fl knarf
`
`added MEM_WRITE_CNTR opcode
`moved SET BIN MASK/SELECT opcodes to unused locations
`
`Change 119540 on 2003/09/04 by tien@ma spinach
`
`UPdated some missing fields
`
`Change 119483 on 2003/09/04 by frising@frising r400 win marlboro
`
`v.1.77
`-Added new compressed texture formats: FMT DXT3A, FMT DXT5A and FMT CTXl along with
`associated documentation.
`-all these formats support degamma
`-DXN now also supports degamma
`-removed some cruft :)
`
`-closed open question on supporting color keying
`
`Change 119460 on 2003/09/04 by mkelly@fl_mkelly_r400 win laptop
`
`Branching example slides.
`
`Change 119373 on 2003/09/04 by fghodrat@ma fghodrat
`
`update todo list
`
`Change 119321 on 2003/09/03 by tien@ma spinach
`
`MOre changes
`
`Change 119315 on 2003/09/03 by tien@ma spinach
`
`
`
`AMD1044_0165808
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 8 of 450
`
`
`
`Something wacky with the clientspec, need to check in to re-update, plus some more
`updates form mtg.
`
`Change 119301 on 2003/09/03 by fliljero@fl knarf
`
`made updates to the event write packet and added new associated register:
`CP ME CF EVENT SRC
`
`Change 119277 on 2003/09/03 by fghodrat@ma fghodrat
`
`Rename cg_pm_r500.doc To cg_pm_xenos.doc
`
`Change 119259 on 2003/09/03 by tien@ma spinach
`
`Updated for this week
`
`Change 119253 on 2003/09/03 by bbloemer@ma bbloemer
`
`Added new document.
`
`Change 119223 on 2003/09/03 by fliljero@fl knarf
`
`added CP PROG_COUNTER,
`related update to CP ME CNTL,
`related update to EVENT WRITE packet, &
`related new PM4 packet MEM WRITE CNTR
`
`Change 119196 on 2003/09/03 by fghodrat@ma fghodrat
`
`cg and pm spec for xenos
`
`Change 118796 on 2003/08/29 by keli@keli r400 win tor
`
`updates
`
`Change 118786 on 2003/08/29 by keli@keli r400 win tor
`
`Toronto Virage Memories Generation
`
`Change 118771 on 2003/08/29 by llefebvr@llefebvr r400 montreal
`
`Fixing number of bits in the auto-count.
`
`Change 118731 on 2003/08/29 by keli@keli r400 win tor
`
`Document for Code coverage, formal verification, leda and synthesis report and web page
`generation
`
`
`
`AMD1044_0165809
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 9 of 450
`
`
`
`Change 118709 on 2003/08/29 by fliljero@fl fliljeros
`
`added real-time versions of the predicate registers: BIN MASK & BIN SELECT
`
`Change 118570 on 2003/08/28 by kryan@kryan r400 win marlboro DOCS
`
`- Clean up
`
`- Update some references and outdated facts.
`
`Change 118408 on 2003/08/27 by fliljero@fl knarf
`
`updated/added coherency registers and interface
`updated/added predicate registers and description
`
`Change 118393 on 2003/08/27 by tien@ma spinach
`
`Updated the list
`Merged cl and non-cl rtl tasks
`
`Change 118362 on 2003/08/27 by fliljero@fl knarf
`
`added type-3 predicated packet related information
`
`Change 117997 on 2003/08/25 by lkang@lkang r400 win tor
`
`incremental update for physical partition
`
`Change 117602 on 2003/08/21 by tien@ma spinach
`
`Updated
`
`Change 117591 on 2003/08/21 by mkelly@fl_mkelly_r400 win laptop
`
`Slides for Perforce Branching presentation.
`
`Change 117496 on 2003/08/21 by frising@frising r400 win marlboro
`
`v.1.76
`-changed polarity of INDEX ROUND bit in vertex fetch instruction
`
`Change 117394 on 2003/08/20 by tien@ma spinach
`
`Gradient task added
`
`Change 117320 on 2003/08/20 by jyarasca@jyarasca r400 win cvd
`
`Updated scheduling information on 247 Linux and 247 Chip Linux
`
`
`
`AMD1044_0165810
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 10 of 450
`
`
`
`Change 117312 on 2003/08/20 by tien@ma spinach
`
`Change 117236 on 2003/08/20 by tien@ma spinach
`
`Added some more tasks to list
`
`Change 117002 on 2003/08/18 by tien@ma spinach
`
`Added to Perforce so I can edit it on multiple machines :-)
`
`Change 116974 on 2003/08/18 by tien@ma spinach
`
`Fixed the encoding.
`
`16 EXPAND are going to need their own :-)
`
`Change 116968 on 2003/08/18 by tien@ma spinach
`
`Describes how DATA FORMAT is encoded to reduce logic after walker.
`
`Change 116959 on 2003/08/18 by tien@ma spinach
`
`Filled in more stuff for test list
`Added to-do list
`
`Change 116958 on 2003/08/18 by ctaylor@fl ctaylor r400 win marlboro
`
`Added SC block diagrams from Mike Mantor
`
`Change 116957 on 2003/08/18 by jayw@MA_JAYW
`
`updated pmask and stencil
`
`Change 116952 on 2003/08/18 by beiwang@bei_pc
`
`Added reminder for tPDEX test during Dynamic CKE test
`
`Change 116866 on 2003/08/18 by jayw@ma jayw_lt
`
`no change
`
`Change 116789 on 2003/08/15 by jayw@MA_JAYW
`
`1 and 4 sample cache line arrangement updated
`
`Change 116785 on 2003/08/15 by tmartin@tmartin r400 win
`
`
`
`AMD1044_0165811
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 11 of 450
`
`
`
`added r400vc fetch mode 01 and r400vc array_size 01
`
`Change 116764 on 2003/08/15 by tien@ma spinach
`
`Added info
`
`Change 116749 on 2003/08/15 by tien@ma spinach
`
`Added some info.
`
`Change 116748 on 2003/08/15 by tien@ma spinach
`
`Adding ...
`
`Change 116699 on 2003/08/15 by jayw@ma jayw_lt
`
`visio bugs present
`
`Change 116634 on 2003/08/14 by ashishs@fl ashishs r400 win
`
`updated the tracker with 5 more ALU instruction tests. Also updated the total count on
`ALU instructions thereby increasing the project overall% complete
`
`Change 116622 on 2003/08/14 by mkelly@fl_mkelly_r400 win laptop
`
`Update comment in 11
`Copy 11 to 12 and use 144 vertices per packet
`Update test list and tracker accordingly.
`
`Change 116617 on 2003/08/14 by csampayo@fl csampayo r400
`
`Renamend sheetl, updated schedule
`
`Change 116407 on 2003/08/13 by jasif@jasif r400 win tor
`
`Made some additions. Will add some more tomorrow.
`
`Change 116385 on 2003/08/13 by ygiang@ygiang r400 win_marlboro_p4
`
`updated:pv results
`
`Change 116378 on 2003/08/13 by ygiang@ygiang r400 win_marlboro_p4
`
`updated: performance excel sheets
`
`Change 116369 on 2003/08/13 by frising@frising r400 win marlboro
`
`no changes, just a test.
`
`
`
`AMD1044_0165812
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 12 of 450
`
`
`
`Change 116347 on 2003/08/13 by jimmylau@jimmylau r400 win tor
`
`Add a section on clock muxing conditions to the R500 BIF implementation specs.
`
`Add a table of R500 pin and ROM straps.
`
`Change 116338 on 2003/08/13 by jcox@FL JCOX3
`
`Make ready to post test plan status on web
`
`Change 116194 on 2003/08/12 by tmartin@tmartin r400 win
`
`added r400vc endian swap 01 and r400vc endian swap 02
`
`Change 115764 on 2003/08/11 by ashishs@fl ashishs r400 win
`
`updated
`
`Change 115683 on 2003/08/08 by koyu@kyuCA
`
`added cycles/inst for vertex shader and pixel shader
`
`Change 115607 on 2003/08/08 by mkelly@fl_mkelly_r400 win laptop
`
`Negative ALU VS constant clamping, negative index clamping with negative stepping
`
`Change 115561 on 2003/08/08 by fliljero@fl knarf
`
`renamed references from R400 to Crayola
`
`Change 115547 on 2003/08/08 by fliljero@fl knarf
`
`Removed all references to PIO/Push mode and its associated registers:
`CP CSQ CNTL
`CP
`'RING
`I INDIRECTl
`
`I INDIRECT2
`
`I REAL TIME
`
`IB ST
`
`RT ST' PUSH
`
`Change 115546 on 2003/08/08 by fliljero@fl knarf
`
`renamed to use Crayola rather than R400
`
`Change 115480 on 2003/08/07 by mkelly@fl_mkelly_r400 win laptop
`
`First test of series which checks positive alu constant index clamping.
`
`Change 115463 on 2003/08/07 by fliljero@fl knarf
`
`Baseline for the PM4 Spec (after the start of Xenos)
`
`
`
`AMD1044_0165813
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 13 of 450
`
`
`
`Change 115462 on 2003/08/07 by fliljero@fl knarf
`
`added note to cover to see PM4 Spec Crayola for the latest PM4 data
`
`Change 115461 on 2003/08/07 by fliljero@fl knarf
`
`Baseline for Crayola CP Spec (after the start of Xenos)
`
`Change 115460 on 2003/08/07 by fliljero@fl knarf
`
`added note on cover to see CP Spec Crayola for the latest CP data.
`
`Change 115388 on 2003/08/07 by ashishs@fl ashishs r400 win2
`
`updating the tracker for all the tests added in last week and current week
`
`Change 115373 on 2003/08/07 by csampayo@fl csampayo r400
`
`Updated status for the test r400sx vtx export full sequential 01
`
`Change 115276 on 2003/08/06 by jhoule@jhoule doc lt
`
`Changed the weights to give less pointy tents.
`This forces a mutliplier instead of a shifter, but quality is deemed important enough
`to warrant those.
`
`Change 115225 on 2003/08/06 by jhoule@jhoule doc lt
`
`Document describing the new HiColor accumulation scheme
`
`Change 115185 on 2003/08/06 by kevino@kevino r400 win marlboro
`
`Updated document to reflect what is in RTL code for tea regs
`
`Change 115176 on 2003/08/06 by mzhu@mzhu crayola win tor
`
`Add 3.4.9.21 for the cases right edge of icon/cursor is aligned with right edge of
`graphics window.
`
`Change 115166 on 2003/08/06 by koyu@kyuCA
`
`added new fields for SQ
`
`Change 115088 on 2003/08/05 by jimmylau@jimmylau r400 win tor
`
`rename scan ports from *BIF * to *BIF TOP*
`
`Change 114954 on 2003/08/05 by mkelly@fl_mkelly_r400 win laptop
`
`
`
`AMD1044_0165814
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 14 of 450
`
`
`
`Add 3 simple tests
`
`Change 114824 on 2003/08/04 by alleng@alleng r400 win marlboro 8200
`
`Fixed hyperlinks
`
`Change 114814 on 2003/08/04 by alleng@alleng r400 win marlboro 8200
`
`Updates ...
`
`Change 114724 on 2003/08/04 by llefebvr@llefebvr r400 montreal
`
`Corrected the max number for mem exports to be 5 instead of 9.
`
`Change 114564 on 2003/08/01 by aashkar@aashkar2 crayola win
`
`Updated Spec with the addition of bit 19 in the interrupt registers for the software
`interrupt (SW_INT). This interrupt is moving to the CP from the MH.
`
`Change 114555 on 2003/08/01 by tmartin@tmartin r400 win
`
`fixed the total test count because some tests were left out
`
`Change 114550 on 2003/08/01 by tmartin@tmartin r400 win
`
`added r400vc fetch mode 01 and r400vc fetch mode 02
`
`Change 114343 on 2003/07/31 by csampayo@fl csampayo r400
`
`Add memory export test, update test list and tracker
`
`Change 114314 on 2003/07/31 by kryan@kryan r400 win marlboro DOCS
`
`Update with latest changes to Shader Assembler
`
`- Update CUBE Vector ALU operation opcode syntax to take two source
`
`operands.
`
`- VFETCH instruction modifications
`
`. Update offset field in VFETCH instruction to be 23 bit signed value
`
`instead of unsigned 8 bits from previous definition.
`
`
`
`AMD1044_0165815
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 15 of 450
`
`
`
`. Modified syntax to add FETCH TYPE
`
`(MEGA/MINI) and COUNT
`
`optional fields from Vfetch instruction.
`
`Change 114266 on 2003/07/31 by tmartin@tmartin r400 win
`
`added r400vc addr spanning 01
`
`Change 114220 on 2003/07/31 by jiezhou@jiezhou r400 win
`
`add description of fcp clock
`
`Change 114162 on 2003/07/31 by alleng@alleng r400 win marlboro 8200
`
`Run with updated hw
`
`Change 114063 on 2003/07/30 by tmartin@tmartin r400 win
`
`moved the section of the clamping test
`
`Change 114059 on 2003/07/30 by jhoule@jhoule doc lt
`
`Hardcoded weights for anisotropy fix (not yet official).
`
`Change 114044 on 2003/07/30 by csampayo@fl csampayo r400
`
`Updated description of section 1.2.7
`
`Change 114018 on 2003/07/30 by tmartin@tmartin r400 win
`
`added strides/offsets tests
`
`Change 113992 on 2003/07/30 by csampayo@fl csampayo r400
`
`Update individual requirements based on combined interaction
`
`Change 113980 on 2003/07/30 by jimmylau@jimmylau r400 win tor
`
`Remove ROM_strap vcoref & ROM_strap calref from the interface with strap block because
`they are shared with ROM_strap_pad_rx_manual impedance &
`ROM_strap_pad_tx_manual impedance.
`
`Add ROM strap B PRX LBACK_EN, which shares with bit O of ROM strap PAD CURRENT
`
`Change 113956 on 2003/07/30 by jiezhou@jiezhou r400 win
`
`
`
`AMD1044_0165816
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 16 of 450
`
`
`
`Initial release
`
`Change 113883 on 2003/07/29 by alleng@alleng r400 win marlboro 8200
`
`Included initial idle and busy counts.
`Rearranged a bit ...
`
`Change 113792 on 2003/07/29 by csampayo@fl csampayo r400
`
`Adjusted block schedules as per latest plan
`
`Change 113761 on 2003/07/29 by mzhu@mzhu crayola win tor
`
`Test data clamping in test case 3 for fix point alpha format in 3.4.9.18 64bpp graphics
`with graphics and overlay alpha blending mode 1
`
`Change 113507 on 2003/07/28 by csampayo@fl csampayo r400
`
`Some housekeeping
`
`Change 113483 on 2003/07/28 by ashishs@fl ashishs r400 win
`
`updated
`
`Change 113282 on 2003/07/25 by csampayo@fl csampayo r400
`
`Updated status for tests r400sx vtx_point size export 01-04 and added them to test list
`
`Change 113280 on 2003/07/25 by jayw@ma jayw_lt
`
`Working document for register read allocation across RB and DBs.
`
`Change 113262 on 2003/07/25 by tmartin@tmartin r400 win
`
`no new tests just some updates
`
`Change 113136 on 2003/07/25 by bbloemer@ma bbloemer
`
`Updated test descriptions.
`
`Change 113130 on 2003/07/25 by mkelly@fl_mkelly_r400 win laptop
`
`Update ...
`
`Change 113128 on 2003/07/25 by kevino@kevino r400 win marlboro
`
`updated tables with reg addresses
`
`
`
`AMD1044_0165817
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 17 of 450
`
`
`
`Change 112980 on 2003/07/24 by mkelly@fl_mkelly_r400 win laptop
`
`Update ...
`
`Change 112914 on 2003/07/24 by alleng@alleng r400 win marlboro 8200
`
`Bringing the R400 docs up to date and checking in pm4play.bat
`
`Change 112872 on 2003/07/24 by tmartin@tmartin r400 win
`
`added r400vc_base addr range_pci 01
`
`Change 112683 on 2003/07/23 by chwang@chwang r400 doc win
`
`Update.
`
`Change 112655 on 2003/07/23 by kevino@kevino r400 win marlboro
`
`Made table titles captions and updated table of tables
`
`Change 112640 on 2003/07/23 by kevino@kevino r400 win marlboro
`
`Added fetch gen and TCD debug tables
`
`Change 112628 on 2003/07/23 by efong@efong r400 win tor doc
`
`updated visio diagrams
`
`Change 112627 on 2003/07/23 by efong@efong r400 win tor doc
`
`Updated the test control section of the document
`
`Change 112623 on 2003/07/23 by jowang@jowang R400 win
`
`submit for kaleidoscope snapshot
`
`Change 112603 on 2003/07/23 by jimmylau@jimmylau r400 win tor
`
`Elaborate when the strap valid signals should be asserted in the ROM straps section.
`
`Change 112518 on 2003/07/22 by tmartin@tmartin r400 win
`
`added r400vc_base addr range agp 01
`
`Change 112513 on 2003/07/22 by cbrennan@cbrennan r400 win marlboro
`
`Allocated most of Ray's ports.
`Added headings for more stuff to come.
`
`
`
`AMD1044_0165818
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 18 of 450
`
`
`
`Change 112496 on 2003/07/22 by brianf@ma bfavela
`
`Updated performance numbers with "better" architecture
`
`Change 112470 on 2003/07/22 by paulv@MA_PVELLA
`
`Fixed Table 22 to include the MH TC mcNsource bit.
`
`Change 112465 on 2003/07/22 by mkelly@fl_mkelly_r400 win laptop
`
`Update ...
`
`Change 112329 on 2003/07/22 by jhoule@jhoule doc lt
`
`Updated notes below in order to explain the 16.2 and 32.2 precision decision.
`
`Change 112321 on 2003/07/22 by jhoule@jhoule doc lt
`
`Updated with full channel separation, meaning that the Sb can now be OR'd together to
`create Mid and HiColor.
`
`Change 112257 on 2003/07/21 by frising@frising r400 win marlboro
`
`0.99n
`-fixed small typo in CUBE instruction comments
`
`Change 112232 on 2003/07/21 by tmartin@tmartin r400 win
`
`Added 5 tests. All test the dynamic addressing range of the VC when vertex buffers are
`stored in the frame buffer.
`
`Change 112229 on 2003/07/21 by cbrennan@cbrennan r400 win marlboro
`
`Add the beginnings of a TC debug registers document for review.
`
`Change 112227 on 2003/07/21 by enewman@enewman r400 linux marlboro
`
`fixed port_matcher command line switches and p4 label command line switches
`
`Change 112113 on 2003/07/21 by rthambim@rthambim r400 win tor
`
`Modified top level diagram and added comments.
`
`Change 112100 on 2003/07/21 by frising@frising r400 win marlboro
`
`v.1.75
`-remove per-quad value for USE REG LOD since we can do it per-pixel full speed. Note
`
`
`
`AMD1044_0165819
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 19 of 450
`
`
`
`that value 1 is now the only 'Yes'.
`
`Change 112085 on 2003/07/21 by jyarasca@jyarasca r400 win cvd
`
`Updated times
`
`Change 112078 on 2003/07/21 by jimmylau@jimmylau r400 win tor
`
`Updates on sections about slave interface changes and ROM strap location table, after
`specs review.
`
`Change 112077 on 2003/07/21 by jasif@jasif r400 win tor
`
`Updated schedules for simulation regressions.
`
`Change 111975 on 2003/07/18 by csampayo@fl csampayo r400
`
`Adding point size export mode test. Updated test list and test tracker accordingly.
`
`Change 111957 on 2003/07/18 by frising@frising r400 win marlboro
`
`v.1.74
`-Give a real explanation of how FMT 1 REVERSE differs from FMT 1
`
`Change 111949 on 2003/07/18 by frising@frising r400 win marlboro
`
`v.0.99m
`-fix MAX4 instruction. Had comparision order backwards.
`
`Change 111666 on 2003/07/17 by jimmylau@jimmylau r400 win tor
`
`Minor changes to fix typos and to reword some paragraphs slightly.
`
`Change 111558 on 2003/07/16 by jimmylau@jimmylau r400 win tor
`
`Initial Revision
`
`Change 111554 on 2003/07/16 by csampayo@fl csampayo r400
`
`Some housekeeping
`
`Change 111517 on 2003/07/16 by lseiler@lseiler r400 win marlboro
`
`Minor fixes, additional test routines
`
`Change 111482 on 2003/07/16 by tmartin@tmartin r400 win
`
`added r400vc addr alignment 01
`
`
`
`AMD1044_0165820
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 20 of 450
`
`
`
`Change 111413 on 2003/07/16 by smburu@smburu r400 win marlboro
`
`tp ch_blend update.
`
`Change 111386 on 2003/07/16 by frising@frising r400 win marlboro
`
`v.0.991
`-add scalar sin and cos instructions
`
`Change 111385 on 2003/07/16 by frising@frising r400 win marlboro
`
`v.1.99
`-add scalar sin and cos instructions
`
`Change 111285 on 2003/07/15 by gregs@gregs r400 win marlboro
`
`typo in a signal name - corrected
`
`Change 111281 on 2003/07/15 by brianf@ma bfavela
`
`More changes
`
`Change 111229 on 2003/07/15 by brianf@ma bfavela
`
`Updated summary to include MH.
`
`Change 111206 on 2003/07/15 by alleng@alleng r400 win marlboro 8200
`
`Added a couple more tidbits regarding capture
`
`Change 111200 on 2003/07/15 by brianf@ma bfavela
`
`Fixed hyperlinks
`
`Change 111187 on 2003/07/15 by ashishs@fl ashishs r400 win
`
`updated test tracker
`
`Change 111168 on 2003/07/15 by paulv@MA_PVELLA
`
`Updates concerning the MHS.
`
`Change 111147 on 2003/07/15 by ashishs@fl ashishs r400 win
`
`updated tracker
`
`Change 111109 on 2003/07/15 by brianf@ma bfavela
`
`
`
`AMD1044_0165821
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 21 of 450
`
`
`
`More performance updates
`
`Change 111030 on 2003/07/14 by alleng@alleng r400 win marlboro 8200
`
`Added more data to the results tab ...
`
`Change 110917 on 2003/07/14 by mzhu@mzhu crayola win tor
`
`Add 3.4.9.20 Multiply overlay alpha with global alpha for per pixel overlay alpha blend
`mode
`
`Change 110885 on 2003/07/14 by brianf@ma bfavela
`
`Fixed DC so it doesn't error
`
`Change 110883 on 2003/07/14 by brianf@ma bfavela
`
`Updated performance
`
`Change 110825 on 2003/07/14 by jacarey@fl jcarey2
`
`Fix Typo in RBBM Spec Diagram
`
`Change 110516 on 2003/07/11 by jiezhou@jiezhou r400 win
`
`Update PLL dividers' values
`
`Change 110504 on 2003/07/11 by jiezhou@jiezhou r400 win
`
`update pll divider's value
`
`Change 110337 on 2003/07/10 by vbhatia@vbhatia r400 win marlboro
`
`Updated tp and vc path formatter status
`
`Change 110255 on 2003/07/10 by lseiler@lseiler r400 win marlboro2
`
`Minor text edits, updated pdf version
`
`Change 110230 on 2003/07/10 by mzhu@mzhu crayola win tor
`
`Add Multiplying overlay alpha with global alpha in 11.10 Overlay Keyer. It is used for
`overlay per-pixel alpha blending mode.
`
`Change 110173 on 2003/07/10 by dglen@dglen r400
`
`Deleted file
`
`
`
`AMD1044_0165822
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 22 of 450
`
`
`
`Superceded by R500 Display Colour Spaces.xls
`
`Change 110159 on 2003/07/10 by dglen@dglen r400
`
`Spreadsheet for matrix, gamma and color conversions in R500 display path (DCP and TV
`out)
`
`Change 109959 on 2003/07/09 by jimmylau@jimmylau r400 win tor
`
`Update to the BIF slave interface specs after the review meeting
`
`Change 109954 on 2003/07/09 by llefebvr@llefebvr r400 montreal
`
`Fixing VC table.
`
`Change 109817 on 2003/07/08 by rthambim@rthambim r400 win tor
`
`Fixed naming convention.
`
`Change 109812 on 2003/07/08 by jhoule@jhoule doc lt
`
`Major change, with left-alignment instead or right shifts.
`
`Change 109715 on 2003/07/08 by rthambim@rthambim r400 win tor
`
`Updated the spec with review feedback.
`
`Change 109709 on 2003/07/08 by rthambim@rthambim r400 win tor
`
`included ordering info to read req; modified
`updated the spec with review feedback -
`timing diags; added comments to unused ports.
`
`Change 109670 on 2003/07/08 by jimmylau@jimmylau r400 win tor
`
`Fix typo in the MH-BIF signal in the master specs
`
`Change 109493 on 2003/07/07 by csampayo@fl csampayo r400
`
`Some housekeeping
`
`Change 109402 on 2003/07/06 by gregs@laptopl
`
`Change 109352 on 2003/07/04 by jimmylau@jimmylau r400 win tor
`
`Update the section on strap interface after the review meeting.
`
`
`
`AMD1044_0165823
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 23 of 450
`
`
`
`Change 109187 on 2003/07/03 by jowang@jowang R400 win
`
`Includes 30bpp for twin single and dual-link TMDS
`
`Change 109175 on 2003/07/03 by ashishs@fl ashishs r400 win
`
`updated test list and trackers
`
`Change 109106 on 2003/07/03 by alleng@alleng r400 win marlboro 8200
`
`Removed one of the RB tabs
`
`Change 109104 on 2003/07/03 by alleng@alleng r400 win marlboro 8200
`
`Added a few minor updates from Ko ...
`
`Change 109094 on 2003/07/03 by moev@moev
`
`updates to the status of the tests.
`
`Change 108965 on 2003/07/02 by alleng@alleng r400 win marlboro 8200
`
`Updated with specific registry settings for capture
`
`Change 108939 on 2003/07/02 by ashishs@fl ashishs r400 win
`
`corrected small error with SU
`
`Change 108933 on 2003/07/02 by ashishs@fl ashishs r400 win
`
`updated the tracker to include author for CL/VTE tests so that its easy for debugging
`
`the number of tests in each block
`
`Change 108927 on 2003/07/02 by ashishs@fl ashishs r400 win
`
`updated tracker to include this weeks PA tests
`
`Change 108905 on 2003/07/02 by ygiang@ygiang r400 win_marlboro_p4
`
`added: Test list for Perfsuite performace tests
`
`Change 108866 on 2003/07/02 by ashishs@fl ashishs r400 win
`
`updated for some bugs
`
`Change 108861 on 2003/07/02 by rthambim@rthambim r400 win tor
`
`Added source/frequency information for clock signals.
`
`
`
`AMD1044_0165824
`
`ATI Ex. 2029
`
`IPR2023-00922
`Page 24 of 450
`
`
`
`Change 108824 on 2003/07/02 by jacarey@fl jcarey_desktop
`
`Update Min/ Max functions in emulator to match hardware.
`
`Hardware produces a 32-bit signed extended result of 16-bit comparision value.
`
`Change 108746 on 2003/07/01 by smburu@smburu r400 win marlboro
`
`tp hicolor update.
`
`Change 108740 on 2003/07/01 by paulv@MA_PVELLA
`
`Fixed a mistake about the size of the RB queue.
`
`It is 2, not 4.
`
`Change 108736 on 2003/07/01 by smburu@smburu r400 win marlboro
`
`tp hicolor update.
`
`Change 108702 on 2003/07/01 by alleng@alleng r400 win