`»
`5,784,331
`[11] Patent Number:
`United States Patent 15
`Lysinger
`[45] Date of Patent:
`Jul. 21, 1998
`
`
`[54] MULTIPLE ACCESS MEMORY DEVICE
`
`5,526,320
`
`6/1996 Zagar et al.
`
`..esscscsessssessesees 365/233.5
`
`[75]
`
`Inventor: Mark A. Lysinger. Carrollton, Tex.
`.
`.
`.
`
`[73] Assignee: sspomson Microelectronics, Inc..
`
`[21] Appl. No.: 775,664
`[22]
`Filed:
`Dec. 31, 1996
`6
`
`eeceesseecersenenesssssssusnsesenersanesens GILIC 8/00
`Tint, Ceec
`PSD]
`[52] US. C1. eccecccsscenseceereeeeees 365/230.06; 365/189.05;
`.
`365/230.08
`[58] Field of Search .................0. 365/230.06, 230.08.
`365/189.05
`
`[56]
`
`.
`References Cited
`US. PATENT DOCUMENTS
`
`6/1992 Slemmer et al.
`5,124,951
`..............04 365/230.06
`
`5,261,064 ER/1993 Wyland ....socseeceereecerssssonneonnes 395/400
`315548 wood Miyay “ al “
`a 385006
`
`6/1994 Chath sestcussnenstnternretnteene 395/400
`5,319,759
`
`we 365/230.04
`5,453,957
`9/1995 Norrisetal.
`
`11/1995 Haraguchi ou...eee 365/230.06
`5,469,391
`
`Primary Examiner—Son T. Dinh
`Attorney, Agent, or Firm—David V. Carlson; Theodore E.
`
`Galanthay:eoen K. Jorgenson
`
`ABSTRACT
`[57]
`A memory circuit has a plurality of data storage locations
`and an address associated with each data storage location. A
`first decoded address storage circuit stores a first decoded
`memory address and outputs the stored first decoded
`memory address. A second decoded address storagecircuit
`stores a second decoded memory address and outputs the
`stored second decoded memory address. An address access
`circuit is coupled to the outputof the first decoded address
`storage circuit and accesses the data storage location asso-
`ciated with the first decoded memory address in response to
`the first decoded memory address being outputfrom thefirst
`decoded address storage circuit. A control circuit is coupled
`to the first decoded address storage circuit for controlling the
`transfer of decoded memory address information from the
`second decoded address storage circuit to the first decoded
`address storage circuit.
`13 Claims, 22 Drawing Sheets
`
`69
`
`80
`
`04
`8
`-
`FROM MEMORY BLC<O:y>
`7 ™ 70
`t pata|ob ” EUS aiTeoy> /
`
`
`
`
`
`Pt INPUT | or|write 4 7 pac;
`
`
`
`
`BUFFER ORiveR|Wee sense|PBC82
`
`
`
`wee|TygTaWET CIRCUIT LAST. AMP
`
`
`
`44 MOPf| SELECT
`té
`76
`Iso}
`CIRCUIT
`92
`
`BLKWE [RESET 8.~88 sto|RESET (FIG. 22)
`
`
`
`4 S5BIB
`COL,_SEL,
`69
`CONTROL
`[RESET
`SAEN
`9
`BE”
`ot
`(
`130
`(,
`8 RoW column|2
`
`
`
`
`97 ADDRESS—S)ADDRESS BuRST|113 SAL
`DECODER
`COUNTER
`(Fie. 3)
`
`
`(
`OF
`95
`RESET
`BLOCK
`WRITER
`
`“ps|~CREAD/WRITE
`
`SBT CONTROL
`
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page | of 38
`
`
`
`SAENB
`
`OUTPUT
`
`BUFFER
`
`COB
`
`96
`
`(
`
`cues
`DRIVER
`
`40
`
`125
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 1 of 38
`
`
`
`Jul. 21, 1998
`
`Sheet 1 of 22
`
`5,784,331
`
`U.S. Patent
`
`9v99¢|ooCoesetoepol|tatatett
`-ftNeyTTteTe
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 2 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 2 of 38
`
`
`
`
`U.S. Patent
`
`Jul. 21, 1998
`
`Sheet 2 of 22
`
`5,784,331
`
`FLIUM/OV3eSr
`JONLNOD-——
`
`
`AWM09eMwang|IaGMya44ngDEcBalum[~074zZ|
`
`£6NWS691S“109TS38|7041NO)Glasa
`
`
`
`o/—$7139GLle+6<AQ>919AYONINWOUWa
`
`16Of!98
`SNS144)
`1903St
`
`OWS(22914)9975Tisy)3SGMI»26LINDYIO05!my
`
`06A0>119aqViVd
`49019.Ts6Coly40
`1og13S||TdGM+
`
`NWO)NOU4gSSWOgYgyZJe
`
`08Kg
`YIINNODOW5ISUNGSSINGDVIK—
`S7oF
` iNdNIWa
`S3AlCa94344Ng
`sngiNdiNO
`
`
`‘COFGNIS
`
`wWwa0n996
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 3 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 3 of 38
`
`
`
`
`
`U.S. Patent
`
`Jul. 21, 1998
`
`Sheet 3 of 22
`
`5,784,331
`
`TIGYNG(8914)
`
`WOOT
`
`LINQHIOYSALHG
`
`ANNGYOM
`UdAe]MI]
`
`LINQHTDLOFTaS
`
`M018INV
`
`NNN102OL
`wareiqy|wanayy|ss3400v|\_ann INTIQNOM 900/N3N3
`
`
`
`
`
`
`
`PpOTdY19379Sppoyy|YOLOFTISMOYLNdNIuaa/ppoy
`LINDYLD4344N8
`(2914)(y“914
`Golyggg———({tet¥0M/490184)
`
`INIIGHOM
`
`(9“914)
`
`
`
`(Z‘O14)LINOMId
`
`
`
`YGINNODLSNE
`
`
`
`L3S3u4300930
`
`
`
`SSaU0GVaA
`
`(S“914)
`
`901
`
`JOOW{S41
`
`31901
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 4 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 4 of 38
`
`
`
`
`
`
`
`
`
`
`US. Patent
`
`Jul. 21, 1998
`
`5,784,331
`
`Ke
`—>
`©
`
`Sheet 4 of 22
`
`yo
`
`KINC
`
`aa
`
`PDOLO
`
`KINT
`
`
`
`Aodd/even[>
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 5 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 5 of 38
`
`
`
`U.S. Patent
`
`Jul. 21, 1998
`
`Sheet 5 of 22
`
`5,784,331
`
`
`
`[—>RAeven
`
`>
`
`[>RAodd
`
`>
`
`> \ee
`
`Ig.9
`
`>
`
`yO|
`
`aD
`3
`
`St
`
`eS
`
`S
`5
`<t
`
`a
`2S
`oS
`<<
`
`ye Se
`a >
`
`Vec
`
`614
`
`>
`
`=S
`
`=
`3
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 6 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 6 of 38
`
`
`
`US. Patent
`
`Jul. 21, 1998
`
`Sheet 6 of 22
`
`5,784,331
`
`[>Edeven
`
`RESET
`
`Vec
`
`\/
`
`--4ErtDSN\
`
`RAevenLD
`
`skLBAzLD
`
`skBSLD
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 7 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 7 of 38
`
`
`
`U.S. Patent
`
`Jul. 21, 1998
`
`Sheet 7 of 22
`
`5,784,331
`
`we BO
`
`110
`
`;
`
`112
`
`V
`
`ee
`
`E0even
`LWLeven RDLeven
`
`Fig. 6
`
`LWLodd
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 8 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 8 of 38
`
`
`
`U.S. Patent
`
`Jul. 21, 1998
`
`Sheet 8 of 22.
`
`5,784,331
`
`oS
`
`704
`
`Fig. 9A
`
`ROW ADDRESS ~~~
`
`AND PRE-DECODER CLOCK 1—~-
`
`INPUT REGISTERS
`
`|
`
`700
`
`706
`
`706
`
`LOCALROWDECODERANDDRIVER MASTERROWDECODERANDDRIVERS
`LOCALROWDECODERANDDRIVER
`
`COLUMN AND
`BLOCK ADDRESSES
`
`INPUT REGISTERS
`
`
`
`AND DECODERS}
`COLUMN AND BLOCK SELECT
`CLOCK 1-————~
`
`
`
`CLOCK nnn—nnnnnnnenneneneatmt
`SENSE AMPS AND STORAGE REGISTERS
`CLOCK 2aen BURST COUNTER
`
`
`CLOCK 2nner DATA INPUT AND OUTPUT 44
`
`716
`714 712
`
`Fig. 9B
`SINGLE BLOCK - 128 COLUMNS — EIGHT 1/0 GROUPS
`
`700
`
`SINGLE 1/0 GROUP
`
`BLOCK SELECTED
`
`
`
`
`
`
`
`SELECT ONE
`COLUMN OF FOUR
`
`COUNT 0|COUNT 1|COUNT 2| COUNT 3
`IN EACH COUNT.
`po
`SENSE AMPS AND
`CLOCK I~
`STORAGE. REGISTERS
`COUNT 0|COUNT 1|COUNT 2|COUNT 3
`po
`COUNT 0
`COUNT 2|
`COUNT 3}
`eeee
`DATA INPUT AND OUTPUT
`
`CLOCK 2-——~-~-=4
`
`CLOCK 2 ~~
`
`BURST COUNTER
`
`DATA OUT
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 9 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 9 of 38
`
`
`
`U.S. Patent
`
`Jul. 21, 1998
`
`Sheet 9 of 22
`
`5,784,331
`
`(LL“914)
`
`ISN
`
`YATIOYINOD
`
`(12“914)
`
`(LL914)
`
`OL‘sty
`
`
`
` 43000305ud
`Ol!Fy901r0!
`
`LINQYIOHOLV)
`NWA109INdNIK>NWN109SSINCGVSSINGAVY4a4ind
`
`
`
`
`SS3ud0VYIAINGYILSVANONY
`NWM09—
`
`SSaINdGYSsaNaQy
`
`
`W005LINDUID
`(14“O14)087969
`
`
`Y3INNODISHN(ZZO14)
`NWIN109as1091939138
`
`
`NAM109
`
`06
`
`ollaO18
`
`
`
`<Gl:0><S1-0>
`
`N3WSO3VS
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 10 of 38
`
`
`
`NAN10910!
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 10 of 38
`
`
`
`
`
`
`
`
`
`
`U.S. Patent
`
`Jul. 21, 1998
`
`Sheet 10 of 22
`
`5,784,331
`
`Cll
`
`ZOE!|SS3UCQY|3AvIS_{|NWMOQ,6242onEESf;|et
`PoTTANDYID
`{BWLee
`atotiSeeLtLE
`uinoulo|4300030
`HOW)
`
`NANIOO
`
`430093038d
`
`SSHUdV
`
`Lindo
`
`IT‘sy
`
`frost-4
`
`NAM109
`
`SSINddV
`
`YaAlud
`
`LUADID
`
`NANIO9
`
`SSINGGY
`
`INGNI
`
`434ind
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 11 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 11 of 38
`
`
`
`U.S. Patent
`
`Jul. 21, 1998
`
`Sheet 11 of 22
`
`OUTC
`
`Fig,12
`
`5,784,331
`
`128
`
`125
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 12 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 12 of 38
`
`
`
`U.S. Patent
`
`Jul. 21, 1998
`
`Sheet 12 of 22
`
`5,784,331
`
`Fig. 13
`
`137
`
`OUTC
`
`FOFFB
`
`AOP
`
`AON
`
`105
`
`f—
`
`CAxC
`
`CAxT
`
`FON>
`
`Vs
`
`137
`
`151
`
`Yx
`
`Fig. 14
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 13 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 13 of 38
`
`
`
`U.S. Patent
`
`Jul. 21, 1998
`
`Sheet 13 of 22
`
`5,784,331
`
`FPBl|:xOze!Los>cel
`NGAI=80!!!4!»pos|Zz!3éLi—~Of!!Pom\STnnnnnnnapnqCteetmremmn4\91!!goi|7——
`791)|!ii.P|!>zos||\éll>||vaoT|FHHtFHi.wi6g,!ae
`
` 900oS||iN|oflOLiLeS\Lescrcccsnsesqeetes--4|!BL091dNAdoLT|006aiodnas913911
`
`JASsSSSSSESaaseeassJvars
`
`S|
`
`Gl‘aly
`CJovOTAS
`CJWOTCJLCJOU
`]vers
`
`rel
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 14 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 14 of 38
`
`
`
`
`
`USS. Patent
`
`961
`
`Jul. 21, 1998
`
`Sheet 14 of 22
`
`AaWl
`
`GRgj|=215006
`109OF!OL{%------------4-C__
`iaul|
`“NyCT)wars
`
`
`5,784,331
`
`NGAYDO21{OF|rel
`.80l
`
`
`
`QUOMSez]
`
`7)vOTs
`
`
`C7]oAvaTAS
`C7LAvaTas
`CJOLY
`CJCjie
`CJ}Lb
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 15 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 15 of 38
`
`
`
`
`U.S. Patent
`
`Jul. 21, 1998
`
`Sheet 15 of 22
`
`5,784,331
`
`
`
`rn nn er neerrr nr rr er nn ns a nm ne mR
`
`GL3
`
`OF
`
`JAves
`
`oAvaTAs
`
`a!
`
`CJwos
`
`CJ]OTS
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 16 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 16 of 38
`
`
`
`U.S. Patent
`
`Jul. 21, 1998
`
`Sheet 16 of 22
`
`5,784,331
`
`[> COLO
`
`130
`
`L> COLI
`
`104
`
`Ty
`
`130
`
`130
`
`> COL2
`
`130
`
`[> COL3
`
`skDnT
`
`skLBAyC LD
`skLBAyT LD
`
`CJ skUpC
`CJ skUpT
`108
`‘One
`108
`skDn|td
`
`skLCAc LD
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 17 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 17 of 38
`
`
`
`US. Patent
`
`Jul. 21, 1998
`
`Sheet 17 of 22
`
`5,784,331
`
`02
`0
`
`' 406
`
`K
`
`411 KY
`
`|
`429
`Ww
`401;
`Lia] MASTER[|STORAGE
`
`! |A‘osTNa
`404
`\In9
`409
`
`130
`
`}
`> COLg
`
`[> COL!
`
`430
`
`[> COL?
`
`[> coL3
`
`406
`
`40]
`4
`
`K
`
`411 Ky
`
`429
`412
`
`MASTER
`
`STORAGE
`
`s
`
`404
`
`\yor
`
`409
`
`408
`
`K
`
`1 406
`
`40
`
`T_.|
`
`MASTER
`
`4tf
`
`Kk}
`
`2
`422
`412
`STORAGE
`
`404
`
`\yor
`
`409
`
`406
`
`~*
`
`411 Kl
`
`408
`
`410
`
`/
`422
`wD
`
`MASTER
`
`STORAGE
`
`404
`
`yn 409
`
`408
`
`401
`
`L_.|
`
`
`
`
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 18 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 18 of 38
`
`
`
`U.S. Patent
`
`Jul. 21, 1998
`
`Sheet 18 of 22
`
`5,784,331
`
`430
`
`424
`
`4]
`
`u STORAGE|_|STORAGEMASTER
`
`
`bescccoeWR{ecwnnnnennnsben pon
`07
`409
`413 415 408
`
`4p) 406~4
`
`410 xy
`
`417
`
`424
`
`Kg ”
`
`
`
`MASTER STORAGE|_|STORAGE
`
`404 oF
`
`409
`
`413 16
`
`401 406>4
`
`411 Ky
`
`417)
`
`424
`
`Ka 422
`
`412
`
`sk
`
`
`
`SLAVE
`MASTER
`MASTER STORAGE|_|STORAGE
`
`
`
`
`
`MASTER
`
`STORAGE|_|
`
`STORAGE
`
`SLAVE
`
`MASTER
`
`404 \o7
`
`409
`
`413 "3,
`Fig.
`
`20
`
`432
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 19 of 38
`
`407
`SKUP|452
`424
`skD
`sk
`
`404
`
`409
`
`413 415
`
`408
`
`40) 406~4
`
`411 xy
`
`417
`
`Ko ”
`
`
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 19 of 38
`
`
`
`U.S. Patent
`
`Jul. 21, 1998
`
`Sheet 19 of 22
`
`5,784,331
`
`me-HCL
`quays{7
`
`lavaTAs<I]7]AvaTas
`IOS0c|0c|Jvos
`odnyscH,adns<<|{|-sfC10A
`
`
`Avet1s
`
`Nan
`
`avonsp<TToh
`
`ChE
`
`|JGOWD
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 20 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 20 of 38
`
`
`
`U.S. Patent
`
`Jul. 21, 1998
`
`Sheet 20 of 22
`
`5,784,331
`
`272
`
`Voc
`
`78
`
`{
`
`82
`BLTE>
`BLLED
`
`b
`
`Ne
`
`C
`
`210
`
` BLEQLD
`
`76
`
`&0
`
`> BLC
`
`90
`
`[> RBT
`
`92
`
`[> RBC
`
`WBT L>
`
`WBC LD
`
`COL LO
`
`144
`
`we Li ~
`
`132
`
`130
`
`136
`
`140
`Fig. 22
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 21 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 21 of 38
`
`
`
`U.S. Patent
`
`Jul. 21, 1998
`
`Sheet 21 of 22
`
`5,784,331
`
`SYSTEM
`
`MEMORY
`
`COMPUTER
`
`566
`
`
`
`DATA
`
`STORAGE
`
`
`DEVICES
`
`20
`
`fig. 23
`
`
`
`
`OUTPUT
`INPUT
`DEVICES
`DEVICES
`
`
`
`
`562
`564
`
`ADSP
`
`PENTIUM
`
`0(0-31)
`
`CEH
`CE2
`CE3
`(80 GW BWE Bwi-4
`
`CONTROLLER
`
`570
`
`CTRL
`
`ADDR
`
`CACHE
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 22 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 22 of 38
`
`
`
`Jul. 21, 1998
`
`Sheet 22 of 22
`
`5,784,331
`
`U.S. Patent
`
`cj
`
`a¢49
`
`yaqv.=Tal
`
`
`
`YITIOYLNOD
`
`SHOW)
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 23 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 23 of 38
`
`
`
`5,784,331
`
`1
`MULTIPLE ACCESS MEMORYDEVICE
`
`CROSS-REFERENCE TO RELATED
`APPLICATIONS
`
`The following pending U.S. patent applications by David
`C. McClure entitled: “Architecture Redundancy.” Ser. No.
`08/582,424 (Attorney’s Docket No. 95-C-136), and “Redun-
`dancy Control,” Ser. No. 08/580.827 (Attorney’s Docket
`No. 95-C-143). which werefiled on Dec. 29, 1995, and have
`the same ownership as the present application, and to that
`extent are related to the present application, which are
`incorporated herein by reference; and entitled: “Test Mode
`Activation And Data Override,” Ser. No. 08/587,709
`(Attorney’s Docket No. 95-C-137), “Pipelined Chip Enable
`Control Circuitry And Methodology.” Ser. No. 08/588.730
`(Attorney’s Docket No. 95-C-138), “Output Driver Cir-
`cuitry Having A Single Slew Rate Resistor.” Ser. No.
`08/588,988 (Attorney’s Docket No. 95-C-139), “Synchro-
`nous Stress Test Control,” Ser. No. 08/589.015 (Attorney’s
`Docket No. 95-C-142), “Write Pass Through Circuit.” Ser.
`No. 08/588.662 (Attorney’s Docket No. 95-C- 144). “Data-
`Input Device For Generating Test Signals On Bit And
`Bit-Complement Lines,” Ser. No. 08/588.762 (Attorney’s
`Docket No. 95-C-145). “Synchronous Output Circuit.” Ser.
`No. 08/588.901 (Attorney’s Docket No. 95-C-146), “Write
`Driver Having A Test Function.” Ser. No. 08/589,141
`(Attorney’s Docket No. 95-C-147), “Circuit And Method
`For Tracking The Start Of A Write To A Memory Cell.” Ser.
`No. 08/589,139 (Attorney’s Docket No. 95-C-148), “Circuit
`And Method For Terminating A Write To A Memory Cell.”
`Ser. No. 08/588.737 (Attorney’s Docket No. 95-C-149),
`“Clocked Sense Amplifier With Word Line Tracking.” Ser.
`No. 08/587.782 (Attorney’s Docket No. 95-C-150),
`“Memory-Row Selector Having A Test Function,” Ser. No.
`08/589,140 (Attorney’s Docket No. 95-C-151), “Synchro-
`nous Test Mode Initialization.” Ser. No. 08/588,729
`(Attorney’s Docket No. 95-C-153), “Device And Method
`ForIsolating Bit Lines From A Data Line,” Ser, No. 08/588,
`740 (Attorney’s Docket No. 95-C-154), “Circuit And
`Method For Setting The Time Duration Of A Write To A
`Memory Cell,” Ser. No. 08/587,711 (Attorney’s Docket No.
`95-C-156), “Low-Power Read Circuit And Method For
`Controlling A Sense Amplifier.” Ser. No. 08/589,024
`(Attorney’s Docket No. 95-C-168), “Device And Method
`For Driving A Conductive Path With A Signal,” Ser. No.
`08/587,708 (Attorney’s Docket No. 95-C-169), and the
`following pending U.S. patent application by Mark A.
`Lysinger entitled: “Burst Counter Circuit And Method of
`Operation Thereof,” Ser. No. 08/589,023 (Attorney’s
`Docket No. 95-C-141A), all of which have the sameeffec-
`tive filing date and ownershipas the present application, and
`to that extent are related to the present application, which are
`incorporated herein by reference.
`
`FIELD OF THE INVENTION
`
`This invention is related generally to a burst counter
`circuit and more specifically to a pipelined address scheme
`for storing a second decoded memory address while the
`burst counter circuit is accessing memory locations associ-
`ated with a first decoded memory address.
`
`BACKGROUND OF THE INVENTION
`
`20
`
`25
`
`30
`
`35
`
`50
`
`35
`
`As synchronous burst SRAMs become more popular,
`market pressure to improve performance is increased. Part of
`the increased performance has been obtained by pipelining
`data. While pipelining data increases the speed at which the
`
`65
`
`2
`data is provided to a user, it does not increase the speed of
`the cycle time nor shorten the overall time required to get
`data into or out of specific addresses within a memory array.
`One known technique for increasing the speed at which
`data is read out of a memory is to use a burst counter which
`increments the input and memory address underthe control
`of a clock without requiring new address to be input. Prior
`art burst SRAMsused a burst counter which manipulated the
`address signal before it was input to the address decoder
`circuit. In these SRAMs, the output of the burst counter was
`then passed to an address decoder. This type of burst counter
`could also easily be attached to the front of existing syn-
`chronous designs with no significant changes required to the
`memory core or to the synchronous decoder. Using this
`technique, the memory could use well knownand reliable
`decoder circuits to select the rows and columns. One down-
`side of this approachis that all address transitions muststill
`propagate through the address decoder. The speed at which
`address signals can propagate through the address decoder
`may becomea limiting factor at faster cycle times.
`SUMMARYOF THE INVENTION
`
`invention, a
`According to principles of the present
`memory circuit has a plurality of data storage locations and
`an address associated with each data storage location.A first
`decoded address storage circuit stores a first decoded
`memory address and holds it for accessing a particular
`memory address. A second decoded address storage circuit
`stores a second decoded memory address and holdsit for
`accessing a second decoded memory address. A control
`circuit is coupledto the first decoded address storage circuit
`and operatesto transfer decoded memory address informa-
`tion from the second decoded address storage circuit to the
`first decoded address storage circuit.
`In one embodiment, a counter circuit is coupled to the
`outputofthe first decoded addressstorage circuit for access-
`ing the data storage location associated with the first
`decoded memory address in response to the first decoded
`memory address being output from the first decoded
`memory circuit. The counter circuit includes a burst counter
`circuit which accesses the data storage location associated
`with the first decoded memory address and also accesses
`three additional data storage locations. the decoded memory
`addresses associated with these three additional data storage
`locations being generated by the burst countercircuit using
`the first decoded memory address.
`BRIEF DESCRIPTION OF THE DRAWINGS
`
`FIG. 1 is a block diagram of a memory device in accor-
`dance with the present invention.
`FIG. 2 is a block diagram of one embodiment of a
`read/write circuit of the memory device of FIG.1.
`FIG. 3 is a block diagram of one embodiment of a row
`addressing circuit of the memory device of FIG. 1.
`FIG.4 is a schematic of the address input buffer of FIG.
`
`3.
`
`FIG. 5 is a schematic of the even/odd row selector of FIG.
`
`3.
`
`FIG.6 is a detailed schematic of the word line and block
`select circuit of FIG. 3.
`FIG. 7 is a detailed schematic of the word line select
`circuit of FIG. 3.
`FIG. 8 is a detailed schematic of the local word line drive
`circuit of FIG. 3.
`FIG. 9A is a block diagram of an SRAM in accordance
`with one embodiment of the present invention.
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 24 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 24 of 38
`
`
`
`4
`bonding pads 64 are provided in the peripheral region of the
`memory device 50 for connecting to data input/output pins,
`voltage supply lines, address lines and other electrical con-
`nections as needed.
`FIGS. 2 and 3 illustrate an embodiment of a read/write
`circuit 69 and a row addresscircuit 105. respectively, of the
`memory device 50. Each memory array block 54 is provided
`with circuitry for providing data to and from for that
`individual block. In one embodiment. the circuitry of FIGS.
`2 and 3 will be provided for each memory array block 54 so
`that there are 32 such circuits on a single memory device 50.
`Alternatively, for that circuitry which can be shared between
`two memory array blocks 54, only 16 such circuits will be
`needed, as will be apparent to those of skill in the art. In one
`embodiment, the memory device 50 is capable of receiving
`32 bits of data simultaneously and outputting 32 bits of data
`simultaneously. Therefore, all circuitry required to input and
`output 32 bits of data simultaneously is provided. such as 32
`input/output buffers, and the like. The 32 bits can be
`provided by simultaneously accessing one memory cell in
`each of the 32 memory array blocks 54 or. alternatively. by
`accessing 8 memory cells in one memory array block within
`one quadrant and accessing four blocks one within each
`quadrant simultaneously. The circuits shown in FIGS. 2 and
`3 are thus provided for each individual block of the memory
`array 52 and can have a 1 bit bus, an 8 bit bus, a 4 bit bus
`or the like.
`FIG. 19 is a functional block diagram of another embodi-
`ment of the burst counter circuit of FIG. 10 comprising a
`As shownin FIG.2, a data signal line 27 receives data and
`provides the data to a conventional data input buffer 68. The
`plurality of latches.
`30
`data input buffer 68 outputs the data complement DC, on a
`FIG. 20 is a functional block diagram of still another
`embodiment of the burst counter circuit of FIG. 10 com-
`signal line 70 and the data true DT, onasignal line 72. A
`write driver 75 receives the data from the data input buffer
`prising a plurality of latches.
`68 and outputs the data on a pair of signal lines write bit
`FIG. 21 is a schematic of the burst controller of FIG. 10.
`complement, WBC 74 and write bit true. WBT 76. The data
`FIG.22 is a schematic of the column select circuit of FIG.
`input buffer 68 also outputs the data to an output buffer 98
`10.
`online 97. The signal lines WBC 74 and WBT76 are input
`to a column select circuit 78. The column select circuit 78
`outputs the data on bit line complement BLC 80 andbit line
`true BLT 82 for writing to the memory array blocks 54. A
`burst counter 4@ outputs column select signals 130 directly
`to the column select circuit 78 for addressing specific bit
`lines within the memory array block 54. The BLC line 80
`and BLTline 82 are connected to the memory array block 54
`as shownin FIG. 3. The WBC and WBTsignal lines 74 and
`76 are also connected to a reset control circuit 84 which
`outputs signal lines RESET 86 and reset bar (RESET B) 88.
`The column select circuit 78 also receives additional input
`signals to control reading and writing data to and from the
`memory array block 54 as explained in more detail with
`respect to FIG. 19. A read bit complement RBC 90 and a
`read bit true RBT 92 signal are output by the column select
`circuit 78 and carry the read bit data when the circuitry of the
`memory device 50 is in the read mode. The signals RBC 90
`and RBT 92 are input to a sense amp circuit 94 which
`operates to sense read data in a manner well known in the
`art.
`
`FIG. 23 is a block diagram of a computer system includ-
`ing a memory device according to the present invention.
`FIGS. 24 and 25 are block diagrams of alternative
`embodiments of computer systems using a memory device
`of the present invention.
`
`DETAILED DESCRIPTION OF THE
`INVENTION
`
`FIG. 1 shows amemory device 50 having a memory array
`§2 thereon.
`
`The memory array 52 is subdivided into a plurality of
`memory array blocks 54. The memory array 52 is subdi-
`vided into as many memory array blocks 54 as desired,
`according to the design. For example, eight blocks. nine
`blocks, or 16 blocks are rather common numbers of array
`blocks 54, In one embodiment, 32 memory array blocks 54
`are formed as shown in FIG. 1. The 32 blocks are grouped
`into four quadrants, each quadrant having eight blocks.
`There are four quadrants on the memory device 50.
`Associated with each memoryarray block 54 is a respec-
`tive block input/output (1/O) circuit 56 and word line drive
`circuit 58. In one embodiment, the word line drive circuit 58
`for two adjacent memory array blocks 54 is positioned in a
`single region between the two adjacent memory array
`blocks. Alternatively, the word line drive circuit 58 can be
`located in the central or peripheral regions of the memory
`device 50. Other circuitry for accessing a memory cell in the
`memory array 52, such as row and address decoders. input/
`output buffers and sense amplifiers are located in the block
`VO circuitry 56. central regions 60 and 62 and other posi-
`tions on the memory device 50 as needed. A plurality of
`
`5,784,331
`
`3
`FIG. 9B is a detailed block diagram of one of the blocks
`of the SRAM of FIG. 9A.
`
`FIG. 10 is a biock diagramof the pipelined column
`address burst counter circuit in accordance with one embodi-
`ment of the present invention.
`FIG. 11 is a more detailed block diagram of one embodi-
`mentof the pipelined column address burst counter circuit of
`the present invention.
`FIG. 12 is a schematic of the column address input buffer
`and master latch circuit of FIG. 11.
`FIG. 13 is a schematic of the column address driver circuit
`of FIG. 11.
`
`FIG. 14 is a schematic of the column address predecoder
`circuit of FIG. 11.
`FIG. 15 is a schematic of one embodiment of the column
`address decoder circuit and slave latch circuit of FIG. 11.
`FIG. 16 is a schematic of another embodiment of the
`column address decoder circuit and slave latch circuit of
`FIG. 11.
`FIG. 17 is a schematic ofstill another embodimentof the
`column address decoder circuit and slave latch circuit of
`FIG. 11.
`FIG.18is a functional block diagram of one embodiment
`of the burst counter circuit of FIG. 10.
`
`10
`
`15
`
`20
`
`25
`
`35
`
`45
`
`50
`
`35
`
`Referring to FIG. 3, the row address circuit 105 includes
`an address decoder 107 which receives address information
`and outputs decoded address information to a word line and
`block select circuit 104. Additional address decode circuitry
`including an input buffer 106. an even/odd row selector 108
`and a word line select circuit 110 are part of the address
`decode circuitry. The word line select circuit 110 provides
`signals to a local word line driver circuit 112 which outputs
`signals LWL1 and LWL6to drive individual word lines of
`the memory array block 54. As will be appreciated, the
`appropriate address decoder circuitry for the column address
`
`65
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 25 of 38
`
`Petitioner STMICROELECTRONICS, INC.,
`Ex. 1009, IPR2021-00702
`Page 25 of 38
`
`
`
`5,784,331
`
`5
`is also provided so that individual memory cells are acces-
`sible. Test mode logic 114 is also provided to permit testing
`of the memory device 50.
`FIG. 4 is a schematic diagram of one embodimentof the
`address input buffer 106 of FIG. 3. The address input buffer
`106 receives the odd/even address bit on an input terminal
`600 and provides the buffered odd/even address bit on an
`output terminal 602.
`FIG. 5 is a schematic diagram of one embodimentof the
`even/odd row selector 108 of FIG. 3. A first stage 606
`includes an even number (here 4) inverters that are serially
`coupled between the address input terminal 604 and a row
`address even terminal RA,,.. A mode selection stage 608
`
`has a number of mode select input terminals coupled to the
`mode terminals FONB, AOPED. AONEO.and FOFFEO,an
`input terminal coupled to the input terminal 604. and an
`output terminal 610. The modeselection stage 608 includes
`switches 612, 614, and 616, which are coupled as shown. A
`second stage 618 includes an odd number (here 3) of
`inverters that are serially coupled between the output ter-
`minal 610 and the row address odd terminal RA,,,.
`In operation during a read or write cycle. the switch 612
`is conducting. thus coupling the address bit at the terminal
`604 to the stage 618. The switches 614 and 616 are non-
`conducting. If the address bit at the input terminal 604
`indicates that an even row is to be accessed, i.e., the address
`bit is a logic 0. then the stage 606 generates an active logic
`0 for RA,,.,.. and the stage 618 generates an inactive logic
`1 for RA,,,,- Thus, the addressed even row is selected. and
`all the remaining even rowsandall the odd rows of memory
`cells in the memory blocks 54 are unselected. Conversely.if
`the address bit at the input terminal 604 is a logic 1 to
`indicate that an odd rowis to be accessed.then the stage 606
`drives RA,,,, to an inactive logic 1. and the stage 618 drives
`RA,42 to an active logic 0. Thus, the addressed odd row is
`selected and the remaining odd rows andall the even rows
`of memory cells in the blocks 54 are unselected.
`FIG. 6 is a schematic diagram of the word line and block
`select circuit 104 of FIG. 3. Only the portion that generates
`the EO.,,.,, signal is shown. it being understood that the
`portion generating the EO,,,,, signal is similar in construction
`and in operation. In operation,
`the circuit 104 receives
`RA,,.,, and generates EO.,,,. The circuit 104 also receives
`three block address signals BAO. BAL, and BA2 and gen-
`erates therefrom a block select signal BS. In one embodi-
`mentof the invention, there is one circuit 104 for every two
`memory blocks 54, The signals EO,,., and EO,4, are
`commonto all the memory blocks 54, and are generated by
`multiple circuits 104 in order to prevent problems such as
`excessive fan-out. Furthermore, in the embodiment of the
`memory device 50 where four (out of 32) memory blocks 54
`are accessed at a time. only eight BS signals need be
`generated. Thus, each of these eight BS signals are coupled
`to a corresponding memory block 54 in each of the quad-
`rants of the memory device 50.
`FIG. 7 is a schematic diagram of one embodimentof the
`word line select circuit 110 of FIG. 3. In operation, the word
`line select circuit 110 generates RDL.,.,, from EO...
`RDL,,,, from EO,,,,. and BS from BS.Thesignals BS from
`twocircuits 110 are coupled to the block read/write control
`circuit 125 (FIG.2) as block select left BSL and block select
`right BSR, respectively.
`FIG. 8 is a schematic diagram of one embodiment of the
`
`local word line driver circuit 112 of FIG. 3. The circuit 112
`generates an active logic 1 for LCWL,,,, when RDL,,.,, is a
`logic 0 and MWL and ENABLEare logic 1 and 0, respec-
`
`6
`tively.Likewise. thecircuit 112 generates an active logic 1
`for LWL,,, when RDL,,, is a logic 0 and MWL and
`ENABLE arelogic 1 and0, respectively. In one embodiment
`of the invention. each memory block 54 has 260 rows of
`memory cells and in such an embodimentthere are 130 of
`the local word line driver circuits 112 per memory block 54.
`The detailed circuits for each of the blocks shown in
`FIGS. 4 to 8 can be implemented using conventional cir-
`cuitry now available for performing such functions. As will
`be appreciated. specific embodiments for such circuitry are
`shown and described in the related applications mentioned
`on page 1 ofthe present application. However, such detailed
`circuits do not form a part of this present invention and, for
`purposes of this invention, any currently available circuitry
`for carrying out the functions described in the blocks is
`acceptable.
`FIG. 10 is a block diagram of one embodiment of a
`pipelined column address burst counter circuit according to
`principles of the present invention. A column address input
`buffer and masterlatch circuit 104 receives a column address
`101 directly from input pins of the memory device 50. The
`circuit 104 outputs the column address data on line 12
`labeled OUTC which is input to a column address driver
`106. The column address driver 106 generates true and
`complement address signals corresponding to each address
`provided on the line 12. These include the tue column
`address x on line 18, labeled CAxT, and the complement
`column address x on line 16, labeled CAxC. In the present
`embodiment, x is a number from 0 to 13 because there are
`4 addresses that are decoded to selected 16 columns in a
`group. The column address signals, CAxT and CAxC,are
`input to a column predecoder 110. The true column address
`CATis also input on a line 28 to a burst controller 30. In
`a preferred embodiment, x=0 on the particular signal line 18
`which is provided to the burst controller 30 so that the burst
`controller receives the least significant address bit from the
`current column address from the column address driver 106.
`The burst controller 30 outputs numerous control signals on
`multiple lines, labeled 38 as a group, to control a column
`address burst countercircuit 49. The details of this imple-
`mentation of the burst controller 30 will be described in
`more detail later with respect to FIG. 21.
`The column predecoder 110 receives the signals onlines
`18 and 16 and outputs partially decoded address
`information, labeled Yx on line 22. The partially decoded
`column address information Yx is input to a column address
`decoder circuit 100. The decoded column address data is
`output by the column address decoder circuit 100 on line 26
`and input to the burst counter 40. The burst counter 40
`outputs a column select signal COL. SEL. on line 130 which
`is input to the column select circuit 78. The column select
`circuit 78 shownin FIG. 10is the sameasthat shown in FIG.
`2. FIG. 10 depicts the path which the column address
`follows for either writing data to or reading data from the
`memory array 52 via lines 80 and 82 also shownin FIG.2.
`When data is read from the memor