throbber

`
`UNITED STATES PATENT AND TRADEMARK OFFICE
`____________________
`BEFORE THE PATENT TRIAL AND APPEAL BOARD
`____________________
`INTEL CORPORATION and XILINX, INC.,1,
`Petitioners
`v.
`FG SRC LLC,
`Patent Owner
`____________________
`CASE NO.: IPR2020-01449
`PATENT NO. 7,149,867
`____________________
`
`
`DECLARATION OF STANLEY SHANFIELD, PH.D.,
`IN SUPPORT OF PETITIONER’S OPPOSITION TO PATENT OWNER’S
`REVISED MOTION TO AMEND
`
`
`
`
`
`
`
`Mail Stop PATENT BOARD
`Patent Trial and Appeal Board
`U.S. Patent and Trademark Office
`P.O. Box 1450
`Alexandria, VA 22313-1450
`
`
`1 Xilinx, Inc. filed a motion for joinder and petition in IPR2021-00633, which were
`granted, and, therefore, has been joined as petitioner in this proceeding
`
`
`
`Intel Exhibit 1045 - 1
`
`

`

`Declaration in Support of Intel’s Response to Patent Owner’s Revised Motion to Amend
`
`
`I. 
`
`TABLE OF CONTENTS
` Page
`
`
`
`
`
`
`
`
`
`
`
`INTRODUCTION ........................................................................................... 1 
`A. 
`Educational and Work Background ...................................................... 1 
`B.  Materials Considered ............................................................................. 2 
`LEVEL OF ORDINARY SKILL IN THE ART ............................................. 3 
`II. 
`III.  THE ART RENDERS OBVIOUS A RECONFIGURABLE
`PROCESSOR THAT OPERATES INDEPENDENT OF AND
`IN PARALLEL WITH A CONVENTIONAL
`MICROPROCESSOR ..................................................................................... 3 
`IV.  RESERVATION OF RIGHTS ........................................................................ 9 
`V. 
`CONCLUSION ................................................................................................ 9 
`
`i
`
`Intel Exhibit 1045 - 2
`
`

`

`Declaration in Support of Intel’s Response to Patent Owner’s Revised Motion to Amend
`
`I.
`
`INTRODUCTION
`1. My name is Stanley Shanfield Ph.D., and I am a Technical Director at
`
`Draper Laboratory in Cambridge, Massachusetts. I have been retained to prepare
`
`this declaration as an expert witness on behalf of Petitioner Intel Corporation
`
`(“Intel” or “Petitioner”). In this report, I provide my opinions concerning the scope
`
`and patentability of the amended claims submitted in the Patent Owner’s motion to
`
`amend the claims of U.S. Patent No. 7,155,867 (“’867 patent”). I also provide
`
`herein the technical bases for these opinions, as appropriate. This declaration
`
`contains statements of my opinions formed to date, and the bases and rationale for
`
`these opinions. I may offer additional opinions based on further review of materials
`
`presented throughout the course of this proceeding, including any additional
`
`opinions and/or testimony of Patent Owner’s expert witnesses.
`
`2.
`
`For my efforts in connection with the preparation of this declaration, I
`
`have been compensated at my usual and customary rate for this type of consulting
`
`activity. My compensation is in no way contingent on the substance of my
`
`opinions or the results of this or any other proceedings relating to the ’867 patent.
`
`A. Educational and Work Background
`3. My educational background and qualifications are set forth generally
`
`in my prior declaration supporting Intel’s Petition for IPR (see EX1006 ¶¶ 3-16)
`
`and in my curriculum vitae which was submitted as Attachment A thereto.
`
`1
`
`Intel Exhibit 1045 - 3
`
`

`

`Declaration in Support of Intel’s Response to Patent Owner’s Revised Motion to Amend
`
`B. Materials Considered
`4.
`I have considered information in forming my opinions in this
`
`declaration:
`
`
`
`
`
`
`
`The ’867 patent and its prosecution file history (EX1001, EX1002);
`
`Intel’s Petition for IPR (Paper No. 1);
`
`X. Zhang et al., Architectural Adaptation of Application-Specific
`
`Locality Optimizations, IEEE (1997) (EX1003);
`
`
`
`R. Gupta, Architectural Adaptation in AMRM Machines, IEEE (2000)
`
`(EX1004);
`
`
`
`Chien and R. Gupta, MORPH: A System for Robust Higher
`
`Performance Using Customization,” IEEE (1996) (EX1005);
`
`
`
`
`
`
`
`
`
`My initial declaration submitted with Intel’s Petition (EX1006);
`
`The Board’s Institution Decision in this proceeding (Paper 13);
`
`Patent Owner’s Revised Motion to Amend the Claims (Paper 41);
`
`Declaration of William Mangione-Smith, Ph.D., in Support of Patent
`
`Owner’s Revised Motion to Amend the Claims (EX2030);
`
`and
`
`
`
`
`
`U.S. Patent No. 7,155,602 to Poznanovic (“Poznanovic” – EX1046);
`
`Any other materials referenced in this declaration.
`
`2
`
`Intel Exhibit 1045 - 4
`
`

`

`Declaration in Support of Intel’s Response to Patent Owner’s Revised Motion to Amend
`
`II. LEVEL OF ORDINARY SKILL IN THE ART
`5. My opinions in this declaration are based on the knowledge of a
`
`person of ordinary skill in the art (“POSA”) at the time of the ’867 patent. My
`
`determination of the level of ordinary skill in the art is set forth in my prior
`
`declaration supporting Intel’s Petition. See EX1006 ¶¶ 66-67.
`
`III. THE ART RENDERS OBVIOUS A RECONFIGURABLE
`PROCESSOR THAT OPERATES INDEPENDENT OF AND IN
`PARALLEL WITH A CONVENTIONAL MICROPROCESSOR
`6. My testimony in this declaration is limited to only addressing the
`
`obviousness of the new “wherein the reconfigurable processor operates
`
`independent of and in parallel with a conventional microprocessor” amendments
`
`proposed in the Patent Owner’s revised motion to amend the claims in this
`
`proceeding, and even then only to the extent expressly addressed below. In this
`
`declaration I do not opine or offer testimony concerning any other claim limitation,
`
`or aspects or features of the ’867 patent or the prior art, which I have addressed in
`
`prior declarations in this proceeding.
`
`7.
`
`I understand that the Patent Owner has submitted proposed amended
`
`claims 20, 21, 28 and 32 that each recite “wherein the reconfigurable processor
`
`operates independent of and in parallel with a conventional microprocessor,” or
`
`similar language, and that the Petitioner asserts this limitation is not supported
`
`anywhere in the ’867 patent specification. I have reviewed the ’867 patent
`
`3
`
`Intel Exhibit 1045 - 5
`
`

`

`Declaration in Support of Intel’s Response to Patent Owner’s Revised Motion to Amend
`
`specification and did not find any instance of disclosure that supports the
`
`limitation. Nevertheless, for the purpose of addressing how a person of ordinary
`
`skill in computer architecture would view this amended phrase and its applicability
`
`to the prior art, I provide my analysis below based on my interpretation of this
`
`phrase as best as I understand it.
`
`8.
`
`In its revised motion to amend the claims, Patent Owner argues that
`
`the “independent of and in parallel with” limitation is not taught by any of the
`
`Zhang, Gupta, Chien, or Trimberger prior art references that has been raised so far
`
`in this proceeding. See RMTA at 6-10. Based on this, the Patent Owner concludes
`
`that the proposed substitute claims are patentable as nonobvious. Id. at 10. But in
`
`my view, the “independent of and in parallel with” limitation would have been
`
`obvious to a POSA in computer architecture at the time of the ’867 patent for the
`
`reasons set forth below.
`
`9.
`
`The cited Zhang-Gupta “MORPH” reconfigurable processor
`
`architecture refers to a “MultiprocessOr with Reconfigurable Parallel Hardware,”
`
`which a person skilled in the art would understand to be a multiprocessor
`
`architecture. See EX1003-14 C1:45-48. The key elements of this parallel
`
`multiprocessor architecture consist of “processing and memory elements
`
`embedded in a scalable interconnect.” Id. The combination of Zhang and Gupta
`
`therefore discloses a system that is scalable and that comprises multiple processors
`
`4
`
`Intel Exhibit 1045 - 6
`
`

`

`Declaration in Support of Intel’s Response to Patent Owner’s Revised Motion to Amend
`
`operating in parallel.
`
`10.
`
`It would have been obvious for a POSA to improve the reconfigurable
`
`processor disclosed by Zhang and Gupta by implementing the MORPH
`
`reconfigurable processor in parallel with one or more conventional static
`
`microprocessors in a hybrid multiprocessor configuration such as the one taught by
`
`U.S. Patent Publication No. 2003/0046530A1 to Poznanovic (“Poznanovic” –
`
`EX1046), which also predates the earliest priority date of the ’867 patent.
`
`Poznanovic discloses a multiprocessor system with reconfigurable processors 12
`
`(green) arranged in a parallel connection with conventional static microprocessors
`
`100 (blue) that perform independent operations, as shown in excerpted Fig. 1
`
`below:
`
`
`EX1046 at Fig. 1; see also id. ¶[0009] (“[T]he present invention is directed to an
`
`5
`
`Intel Exhibit 1045 - 7
`
`

`

`Declaration in Support of Intel’s Response to Patent Owner’s Revised Motion to Amend
`
`interface for integrating reconfigurable processors with standard instruction
`
`processors.”), ¶[0013] (“Another object . . . is to provide an active control that
`
`allows instruction processors and reconfigurable processors to function
`
`autonomously.”), ¶ [0041] (“[T]he reconfigurable [processor] 12 is a standalone
`
`processing unit executing independently of instruction processors during normal
`
`operations, as well as while loading and storing data.”). Poznanovic teaches “to
`
`allow a single-system image to be constructed for a hybrid system of instruction
`
`processors and reconfigurable processors” and “to divide application programs
`
`among instruction processors and reconfigurable processors to achieve optimum
`
`performance.” ¶¶[0019]–[0020] (emphasis added). Thus, a POSA would recognize
`
`that Poznanovic teaches a hybrid multiprocessor configuration with reconfigurable
`
`processors operating independently of and in parallel with conventional
`
`microprocessors.
`
`11. A POSA would have been motivated to combine the teachings of
`
`Zhang and Gupta relating to a reconfigurable multiprocessor with Poznanovic’s
`
`teaching to improve system performance using a hybrid multiprocessor comprised
`
`of reconfigurable processors and conventional static microprocessors working
`
`independently and in a parallel as expressly taught by Poznanovic. Poznanovic
`
`teaches dividing the processing of application programs among the reconfigurable
`
`processors and conventional static microprocessors to achieve optimum
`
`6
`
`Intel Exhibit 1045 - 8
`
`

`

`Declaration in Support of Intel’s Response to Patent Owner’s Revised Motion to Amend
`
`performance. EX1046 ¶[0019]; see also id. ¶¶ [0006]–[0007], [0027] & [0039].
`
`Because Zhang and Gupta teach a reconfigurable processor for use in a
`
`multiprocessor and scalable system, and Poznanovic teaches that a multiprocessor
`
`system’s performance is improved by arranging the reconfigurable processors in
`
`parallel with conventional microprocessors for independent operations, the
`
`references themselves provide an express motivation to combine their respective
`
`teachings.
`
`12.
`
`In addition to the express teachings to combine, a POSA at the time of
`
`the ’867 patent would have been motivated to combine these teachings because
`
`such a combination amounts to a simple substitution of one known element for
`
`another (i.e., replacing Poznanovic’s reconfigurable processor with the
`
`reconfigurable processor of Zhang and Gupta) to obtain predictable results (i.e.,
`
`arranging Zhang-Gupta’s reconfigurable processor in parallel with one or more
`
`conventional microprocessors for independent operations in a hybrid
`
`multiprocessor system to improve performance.). Similarly, such a combination
`
`involves the use of a known technique (Poznanovic’s hybrid multiprocessor
`
`configuration for dividing the processing of application programs among
`
`reconfigurable processors and conventional static microprocessors to achieve
`
`optimum performance) to improve similar devices (Zhang-Gupta’s reconfigurable
`
`multiprocessor) in the same way. These references concern the same field and
`
`7
`
`Intel Exhibit 1045 - 9
`
`

`

`Declaration in Support of Intel’s Response to Patent Owner’s Revised Motion to Amend
`
`attempt to solve the same problems by using reconfigurability to overcome the
`
`deficiencies of having fixed hardware in conventional microprocessors. See, e.g.
`
`EX1003-14 C1:24-30; EX1046 ¶[0009].
`
`13. Moreover, Chien shows that a POSA would have a reasonable
`
`expectation of success in making the combination of Zhang-Gupta’s reconfigurable
`
`processor with the hybrid multiprocessor system taught by Poznanovic. Chien’s
`
`Figures 1 and 2 illustrate examples of the MORPH reconfigurable multiprocessor
`
`system architecture with multiple processing and memory elements configured on
`
`a multi-chip module (“MCM”) using a scalable interconnect:
`
`
`
`
`
`EX1005 Figs. 1 & 2; see also id.-10 C2:28-39. As Chien explains, “[v]arying the
`
`mix of processing elements and memory elements supports a wide range of
`
`machine configurations.” EX1005-10 C2:17-19; see also id. C1:36-C2:17. Thus,
`
`Chien demonstrates that a POSA would have a reasonable expectation of success
`
`in implementing Zhang-Gupta’s reconfigurable processor in a hybrid
`
`multiprocessor system such as the one taught by Poznanovic. A POSA at the time
`
`would have understood the implementation in Poznanovic to permit an overall
`
`8
`
`Intel Exhibit 1045 - 10
`
`

`

`Declaration in Support of Intel’s Response to Patent Owner’s Revised Motion to Amend
`
`multiprocessor system that benefits from the contributions of each of the different
`
`types of processors.
`
`14. Thus, in my view it would have been obvious to a POSA to arrange
`
`the Zhang-Gupta-Chien reconfigurable processor in a parallel configuration with a
`
`conventional microprocessor in a hybrid multiprocessor system such as that taught
`
`by Poznanovic. A POSA would have understood the advantage of such a
`
`multiprocessor system to be in dividing up application programs into parts that can
`
`be performed better on either the reconfigurable processor using synthesized logic
`
`or the conventional microprocessor using processor code. See, e.g., EX1046
`
`¶[0027].
`
`15. Accordingly, the instituted combination in view of Poznanovic’s
`
`teachings renders obvious Patent Owner’s “independent of and in parallel with”
`
`amendment.
`
`IV. RESERVATION OF RIGHTS
`16. My opinions are based upon the information that I have considered to
`
`date. I reserve the right, however, to supplement my opinions in the future to
`
`respond to any arguments or to consider new information that becomes available to
`
`me.
`
`V. CONCLUSION
`
`17. For the reasons set forth above, it is my opinion that the “independent
`
`9
`
`Intel Exhibit 1045 - 11
`
`

`

`Declaration in Support of Intel’s Response to Patent Owner’s Revised Motion to Amend
`
`of and in parallel with” claim amendments in the Patent Owner’s Revised Motion
`
`to Amend are unpatentable over the instituted combination of prior art references
`
`in view of Poznanovic.
`
`I declare that all statements made herein are true and accurate and were
`
`made with the knowledge that willful false statements are punishable by fine or
`
`imprisonment, or both, under Section 1001 of Title 18 of the United States Code.
`
`
`
`By: ____________________________________
`
` Stanley Shanfield Ph.D.
`
`
`
`Date: ________11/10/2021___________________________
`
`
`
`10
`
`Intel Exhibit 1045 - 12
`
`

This document is available on Docket Alarm but you must sign up to view it.


Or .

Accessing this document will incur an additional charge of $.

After purchase, you can access this document again without charge.

Accept $ Charge
throbber

Still Working On It

This document is taking longer than usual to download. This can happen if we need to contact the court directly to obtain the document and their servers are running slowly.

Give it another minute or two to complete, and then try the refresh button.

throbber

A few More Minutes ... Still Working

It can take up to 5 minutes for us to download a document if the court servers are running slowly.

Thank you for your continued patience.

This document could not be displayed.

We could not find this document within its docket. Please go back to the docket page and check the link. If that does not work, go back to the docket and refresh it to pull the newest information.

Your account does not support viewing this document.

You need a Paid Account to view this document. Click here to change your account type.

Your account does not support viewing this document.

Set your membership status to view this document.

With a Docket Alarm membership, you'll get a whole lot more, including:

  • Up-to-date information for this case.
  • Email alerts whenever there is an update.
  • Full text search for other cases.
  • Get email alerts whenever a new case matches your search.

Become a Member

One Moment Please

The filing “” is large (MB) and is being downloaded.

Please refresh this page in a few minutes to see if the filing has been downloaded. The filing will also be emailed to you when the download completes.

Your document is on its way!

If you do not receive the document in five minutes, contact support at support@docketalarm.com.

Sealed Document

We are unable to display this document, it may be under a court ordered seal.

If you have proper credentials to access the file, you may proceed directly to the court's system using your government issued username and password.


Access Government Site

We are redirecting you
to a mobile optimized page.





Document Unreadable or Corrupt

Refresh this Document
Go to the Docket

We are unable to display this document.

Refresh this Document
Go to the Docket