throbber
UNITED STATES PATENT AND TRADEMARK OFFICE
`__________________
`
`BEFORE THE PATENT TRIAL AND APPEAL BOARD
`__________________
`
`CREE, INC.,
`
`Petitioner
`
`v.
`
`DOCUMENT SECURITY SYSTEMS, INC.,
`Patent Owner
`
`Patent No. 7,256,486
`IPR2019-00506
`
`DECLARATION OF JAMES R. SHEALY, Ph.D IN SUPPORT OF
`PETITION FOR INTER PARTES REVIEW OF U.S. PATENT NO. 7,256,486
`
`Cree Exhibit 1003
`Page 1
`
`

`

`I.
`
`INTRODUCTION
`1.
`2.
`
`My name is James Richard Shealy, Ph.D.
`I make this declaration in support of Petitioner Cree, Inc.’s
`
`(“Petitioner”) petition for inter partes review of U.S. Patent No. 7,256,486 (“the
`
`’486 patent,” Exhibit 1001), IPR2019-00506.
`
`3.
`
`I am over 21 years of age and otherwise competent to make this
`
`declaration.
`
`4.
`
`Although I am being compensated for my time in preparing this
`
`declaration, the opinions herein are my own, and I have no stake in the outcome of
`
`the inter partes review proceeding.
`
`5.
`
`I am not an employee of Petitioner or any affiliate or subsidiary
`
`thereof.
`
`6.
`
`This declaration summarizes the opinions I have formed to date. I
`
`reserve the right to modify my opinions, if necessary, based on further review and
`
`analysis of information that I receive subsequent to the filing of this report,
`
`including in response to positions that parties to the inter partes review proceeding,
`
`or their experts, may take that I have not yet seen.
`
`Cree Exhibit 1003
`Page 2
`
`

`

`II. MY EXPERIENCE AND QUALIFICATIONS
`
`7.
`
`I have been involved in the science and engineering of light emitting
`
`diodes for almost 40 years, as detailed in my curriculum vitae (attached as
`
`Appendix A).
`
`8.
`
`I received a B.S. degree from North Carolina State in 1978, an M.S.
`
`from Rensselaer Polytechnic in 1980, and a Ph.D. from Cornell in 1983.
`
`9.
`
`I joined the Cornell faculty in 1987 and am currently a professor in
`
`the School of Electrical and Computer Engineering.
`
`10.
`
`I have been deeply involved in the research and design of LEDs over
`
`the course of my career. In 1978, I joined the technical staff of General Electric’s
`
`Corporate Research and Development Center under an Edison Fellowship. While
`
`there, among other work, I developed GaAs epitaxial materials for high voltage
`
`electronics. I also researched device fabrication by organometallic vapor phase
`
`epitaxy (“OMVPE”).
`
`11.
`
`In 1980, I transferred to General Electric’s Advanced Electronics
`
`Laboratory, where I developed materials and processes for the fabrication of
`
`AlGaAs LEDs as well as developing an OMVPE reactor and related processes for
`
`the fabrication of AlGaAs quantum well laser diodes. They were the highest
`
`power, lowest threshold devices at the time. The AlGaAs LEDs were developed in
`
`my group: from materials to device fabrication to a variety of packaging solutions.
`
`Cree Exhibit 1003
`Page 3
`
`

`

`The packages included lead frame packages, hermetically sealed metal and ceramic
`
`packages, and packages which combined the LED with a silicon photo transistor
`
`(commonly referred to as an opto-coupler). These packages included wire bonds
`
`to pads on the LED and on the package, silver epoxy die mounts, eutectic preform
`
`die mounts, LED passivation, reflectors, and focusing lenses integrated into the
`
`package assembly. In 1985, I was designated Principal Staff Scientist at General
`
`Electric in recognition of my research contributions.
`
`12.
`
`For a portion of my time at General Electric, I was also concurrently
`
`working at Cornell. In 1984, my group at Cornell developed the first single
`
`quantum well red laser by OMVPE. I then joined the Cornell faculty in 1987 and
`
`have continued my research in OMVPE, particularly as it relates to LEDs, laser
`
`diodes, and high frequency transistors. During this time, high performance
`
`AlGaInP red laser diodes and LEDs were realized. The red LEDs were packaged
`
`on metal submounts with an integral reflector and focusing lens to couple the LED
`
`emission into plastic optical fiber bundles. I have also researched GaN and related
`
`materials for both LEDs and high power transistors.
`
`13.
`
`In 1997, I was named the Director of Cornell’s Optoelectronics
`
`Technology Center. In 1998, I was promoted to full professor at Cornell. I have
`
`published in excess of 100 articles, and I am the inventor of over 15 patents, many
`
`of which deal with GaN-based materials and devices. Many of the GaN-based
`
`Cree Exhibit 1003
`Page 4
`
`

`

`LEDs on which I worked were realized on defect-free GaN pyramidal p-n
`
`junctions with quantum well active regions. I have remained current in the field,
`
`as evidenced by my publications listed in my curriculum vitae.
`
`14.
`
`I have also previously testified in a number of patent infringement
`
`proceedings, including relating to LEDs, including materials growth, device
`
`fabrication, and their packaging.
`
`15.
`
`I have used my education and experience researching, publishing and
`
`working in the LED field, and my understanding of the knowledge, creativity, and
`
`experience of a person having ordinary skill in the art, in forming the opinions
`
`expressed in this declaration, as well as any other materials discussed herein.
`
`III. MATERIALS CONSIDERED
`
`16.
`
`In forming my opinions, I read and considered the ’486 patent and its
`
`prosecution history, the exhibits listed in the Exhibit List filed with the petition for
`
`inter partes review of the ’486 patent, as well as any other material referenced
`
`herein.
`
`17.
`
`For any future testimony I may give in this matter, I may use some or
`
`all of the documents and information cited to, referred to, and identified in this
`
`declaration, as well as any additional materials that are entered into evidence in
`
`this matter.
`
`Cree Exhibit 1003
`Page 5
`
`

`

`IV. LEGAL PRINCIPLES OF OBVIOUSNESS
`
`18.
`
`I have been informed and I understand that a patent claim is
`
`unpatentable and invalid if the subject matter of the claim as a whole would have
`
`been obvious to a POSITA in the field of the patent as of the time of the invention
`
`at issue. I have been informed and understand that the following factors must be
`
`evaluated to determine whether the claimed subject matter is obvious: (i) the scope
`
`and content of the prior art; (ii) the difference or differences, if any, between each
`
`claim of the patent and the prior art; (iii) the level of ordinary skill in the art at the
`
`time the patent was filed; and (iv) any objective indicia of non-obviousness.
`
`19.
`
`I have been informed and I understand that the objective indicia of
`
`non-obviousness (or “secondary considerations”) that should be considered
`
`include, for example, the following: (i) commercial success; (ii) long-felt but
`
`unresolved needs; (iii) copying of the invention by others in the field; (iv) initial
`
`expressions of disbelief by experts in the field; (v) failure of others to solve the
`
`problem that the inventor solved; and (vi) unexpected results. I have been
`
`informed and understand that evidence of these objective indicia must be
`
`commensurate in scope with the claimed subject matter. I am not aware of any
`
`objective indicia of non-obviousness relevant to the claims of the ’486 patent.
`
`20.
`
`In determining whether the subject matter as a whole would have been
`
`obvious at the time that the invention was made to a person having ordinary skill in
`
`Cree Exhibit 1003
`Page 6
`
`

`

`the art, I have been informed of and understand certain principles regarding the
`
`combination of elements of the prior art. A combination of familiar elements
`
`according to known methods is likely to be obvious when it yields predictable
`
`results. Also, if a person of ordinary skill in the art can implement a predictable
`
`variation in a prior art device, and would see the benefit from doing so, such a
`
`variation would be obvious. In particular, when there is pressure to solve a
`
`problem and there are a finite number of identifiable, predictable solutions, it
`
`would be reasonable for a person of ordinary skill to pursue those options that fall
`
`within his or her technical grasp. If such a process leads to the claimed invention,
`
`then the latter is not an innovation, but more the result of ordinary skill and
`
`common sense.
`
`21.
`
`I have also been informed and understand that a teaching, suggestion
`
`and motivation is a useful guide in establishing a rationale for combining elements
`
`of the prior art. The test poses the question as to whether there is an explicit
`
`teaching, suggestion, or motivation in the prior art to combine prior art elements in
`
`a way that realizes the claimed invention. Though useful to the obviousness
`
`inquiry, I understand that this test should not be treated as a rigid rule. It is not
`
`necessary to seek out precise teachings; it is permissible to consider the inferences
`
`and creative steps that a person of ordinary skill in the art (who is considered to
`
`have an ordinary level of creativity and is not an “automaton”) would employ.
`
`Cree Exhibit 1003
`Page 7
`
`

`

`V.
`
`LEVEL OF ORDINARY SKILL IN THE ART
`
`22.
`
`I have been informed and understand that the disclosure of patents and
`
`prior art references are to be viewed from the perspective of a person having
`
`ordinary skill in the art at the time of the alleged invention. I have been told I may
`
`use the short hand “POSITA” to describe this person. I have provided my opinions
`
`from this perspective, which is as of June 27, 2003, the filing date of the
`
`application (U.S. Patent Application Serial No. 10/608,605) that led to the ’486
`
`patent.
`
`23.
`
`I have been informed and understand that prior art references can
`
`provide evidence of the level of ordinary skill in the art, and that factors that may
`
`be considered in determining this level of skill can include the educational level of
`
`the inventors and active workers in the field, the types of problems encountered in
`
`the art, the prior art solutions to those problems, the rapidity with which
`
`innovations are made, and the sophistication of the technology.
`
`24.
`
`It is my opinion that those of ordinary skill in the art during the
`
`relevant period would have had at least a B.S. in mechanical or electrical
`
`engineering or a related field, and four years’ experience designing LED packages.
`
`However, I note that this description is approximate, and a higher level of
`
`education or skill might make up for less experience, and additional experience
`
`could make up for a lower education level, for example, an M.S. in any of the
`
`Cree Exhibit 1003
`Page 8
`
`

`

`above fields and two years’ experience would qualify as a person of ordinary skill,
`
`in my opinion.
`
`VI. SUMMARY OF THE ’486 PATENT
`25. The ’486 patent is generally directed to a substrate packaging
`
`assembly for an LED. Ex. 1001 at Abstract, 2:9-10, 2:33-43. I use the term
`
`“LED” in this declaration as short hand for light emitting diode die. The
`
`specification discloses that the substrate packaging assembly includes a planar
`
`substrate with a mounting pad and a bonding pad on its topside, and two
`
`connecting pads on its bottom side. Ex. 1001 at Abstract, 2:33-43. The mounting
`
`pad provides a surface to which the bottom of an LED is mechanically and
`
`electrically attached. Ex. 1001 at Abstract, 2:33-43. The bonding pad provides a
`
`surface to which a bonding wire (the other side of which is attached to the topside
`
`electrode [anode] of the LED) is mechanically and electrically attached. Ex. 1001
`
`at Abstract, 2:33-43. Electrically conductive interconnecting elements run through
`
`the substrate to electrically connect the mounting and bonding pads (on the top of
`
`the substrate) with the two connecting pads (on the bottom of the substrate). Ex.
`
`1001 at Abstract, 2:33-43.
`
`26. Figures 1A and 1B, which depict the substrate packaging assembly
`
`(i.e., the purported invention without an LED mounted on the mounting pad), are
`
`annotated below (substrate 110 colored red; mounting and bonding pads 130, 132
`
`Cree Exhibit 1003
`Page 9
`
`

`

`colored green; connecting pads 140, 142 colored orange (not visible in Fig. 1A);
`
`interconnecting elements 120, 122 colored purple).1
`
`27.
`
`The ’486 patent discloses that an LED is mounted on the substrate
`
`packaging assembly, and that the LED has metallized top and bottom major
`
`surfaces, and that these surfaces comprise an anode and a cathode, respectively.
`
`Ex. 1001 at 5:43-62. The ’486 patent itself admits that such an LED was well
`
`known in the prior art. Ex. 1001 at 1:20-23, 49-52.
`
`28.
`
`In Figure 2A, below, substrate 110 is colored red; mounting and
`
`bonding pads 130, 132 are colored green; LED 250 is colored blue; bonding wire
`
`254 is colored gold; interconnecting elements 120, 122 are colored purple; and the
`
`connecting pads are not shown. I note that the ’486 patent specification uses the
`
`broader term “semiconductor die” (which could encompass more than LEDs) but
`
`1 Unless otherwise noted, all coloring and descriptions have been added to the
`
`figures.
`
`Cree Exhibit 1003
`Page 10
`
`

`

`the claims recite only one type of semiconductor die—“a light emitting diode
`
`(LED).”
`
`29.
`
`The substrate, mounting pad, LED, first connecting pad, and first
`
`interconnecting element are claimed in claim 1. Claim 2 adds the bonding pad,
`
`bonding wire, second connecting pad, and second interconnecting element. And,
`
`claim 3 specifies that the top and bottom of the LED comprise first and second
`
`electrodes (but, as discussed below, this recitation would, in my opinion, have been
`
`implicit in the structure described in claim 2).
`
`30.
`
`The ’486 patent discloses three additional details about the first
`
`interconnecting element, which are claimed in claims 4, 5, and 6, respectively: (i)
`
`that it should provide a low-resistance electrical connection, while being able to
`
`withstand an operating temperature when the LED is mounted on the mounting
`
`Cree Exhibit 1003
`Page 11
`
`

`

`pad; (ii) that tungsten should be one of the materials that is used to provide this
`
`result; and (iii) that it should comprise a slug of electrically conductive material
`
`with a diameter selected such that the slug may be press-fit into a through hole
`
`located in the substrate. Ex. 1001 at 4:29-45, claims 4-6.
`
`VII. CLAIM CONSTRUCTION
`I have been informed and understand that claim construction is the
`31.
`
`process of determining the meaning of words (or terms) within a patent claim. I
`
`have also been informed and understand that the proper construction of a claim
`
`term is the meaning that a POSITA would have given to that term.
`
`32.
`
`I have been informed and understand that claims in inter partes
`
`review proceedings are to be given their broadest reasonable interpretation in light
`
`of the specification, so long as they are not set to expire during the course of the
`
`proceedings. I have been told to apply, and have applied, the broadest reasonable
`
`interpretation in performing my analysis in this declaration.
`
`33.
`
`In comparing the claims of the ’486 patent to the prior art, I have
`
`carefully considered the ’486 patent and its file history based upon my experience
`
`and knowledge in the relevant filed. In my opinion, the broadest reasonable
`
`interpretation of the claim terms of the ’486 patent is generally consistent with the
`
`terms’ ordinary and customary meaning, as a person of ordinary skill would have
`
`Cree Exhibit 1003
`Page 12
`
`

`

`understood them. That said, for purposes of this proceeding, I have applied the
`
`following two particular constructions when analyzing the prior art and the claims.
`
`34.
`
`The term “major surface” is found in claims 1, 2, and 3. It is my
`
`opinion that a POSITA would have understood “major surface” to refer, as a
`
`matter of geometric orientation, to “a face that is greater in size than the other faces
`
`of the element being described.” For example, with respect to LED 250, the ’486
`
`patent describes that it has two opposed major surfaces, indicated by red and
`
`purple arrows below, respectively. Ex. 1001 at 5:7-22, 8:23-26, Fig. 2B.
`
`top major surface
`of LED 250
`
`bottom major
`surface of LED 250
`
`35.
`
`In my opinion, a POSITA would have understood the phrase
`
`“metallized … major surface” as recited in claims 1, 2, and 3, to mean “a major
`
`surface having metal on at least a portion thereof.”
`
`36.
`
`The phrase “metallized … surface” is not expressly defined in either
`
`the ’486 specification or its prosecution history. However, in my opinion, a
`
`Cree Exhibit 1003
`Page 13
`
`

`

`POSITA would have found that the use of the phrase in the specification supports
`
`the above proposed construction, for example:
`
`•
`
`“A metallization layer of aluminum located on the bottom
`
`surface of the semiconductor die is bonded to a conductive
`
`surface that forms part of the lead frame to attach and
`
`electrically connect the die to the lead frame.” Ex. 1001 at
`
`1:19-23 (emphasis added).
`
`•
`
`“In the example shown, semiconductor die 250 embodies a
`
`light-emitting diode and has anode and cathode electrodes (not
`
`shown) covering at least parts of its opposed major surfaces.”
`
`Ex. 1001 at 5:7-10, 8:23-26 (emphasis added).
`
`•
`
`•
`
`“Semiconductor die 250 is mounted on packaging device 100
`
`with the metallization on its bottom major surface attached to
`
`mounting pad 130.” Ex. 1001 at 5:10-12 (emphasis added).
`
`“The metallization on the bottom major surface of the
`
`semiconductor die 250 typically constitutes the cathode
`
`electrode of the light-emitting diode.” Ex. 1001 at 5:18-22
`
`(emphasis added); see also 8:26-31.
`
`Cree Exhibit 1003
`Page 14
`
`

`

`•
`
`“The top major surface of semiconductor die 250 typically
`
`includes a bonding pad that is typically part of or connected to
`
`the anode electrode of the light-emitting diode.” Ex. 1001 at
`
`8:34-37 (emphasis added).
`
`37.
`
`In my opinion, this interpretation is further supported, for example, by
`
`various dictionary definitions including:
`
`• Metallization means, in relevant part, “[a] film pattern (single or
`
`multilayer) of conductive material deposited onto a substrate to
`
`interconnect electronic components, or the metal film on the
`
`bonding area of a substrate that becomes part of the bond and
`
`performs both electrical and mechanical functions.” Ex. 1013
`
`Modern Dictionary of Electronics, at 467 (7th ed. 1999).
`
`•
`
`“[M]etallize … to coat, treat, or combine with metal.” Ex. 1014,
`
`Merriam Webster’s Collegiate Dictionary, at 730 (10th ed.).
`
`38.
`
`In the context of the ’486 patent, therefore, in my opinion, a POSITA
`
`would have understood the phrase “metallized … major surface” to require that
`
`only a portion of the major surface be “metallized”—i.e., to have metal, such as a
`
`bonding pad or an electrode, thereon.
`
`Cree Exhibit 1003
`Page 15
`
`

`

`VIII. SUMMARY OF SELECT PRIOR ART AND STATE OF THE ART
`39. All the components of the ’486 patent claims were known in the art,
`
`as detailed below.2
`
`40. As discussed below, LEDs of numerous configurations were well
`
`known; and, the concept of mounting these LEDs on various kinds of substrate
`
`packaging assemblies was also well known. It would not be significant or
`
`unexpected to one of skill in the art to alter the arrangement of these components
`
`or to substitute various LEDs onto various substrate packaging assemblies.
`
`41. For these reasons, it is my opinion that, as a general matter, all of the
`
`elements of the claims of the ’486 patent were well known in the art and that there
`
`is nothing unexpected in the combination of these elements in the ’486 patent. As
`
`evidence to support this opinion, I discuss generally below the state of the art (i.e.,
`
`prior to the filing date of the claims of the ’486 patent) with respect to several of
`
`the elements of the claims. My opinion then addresses the claimed elements more
`
`specifically in light of certain references.
`
`2 I have been told that the references discussed herein qualify as prior art under the
`
`law.
`
`Cree Exhibit 1003
`Page 16
`
`

`

`The “Substrate Packaging Assembly” Prior Art
`
`42.
`
`The following references disclose substrate packaging assemblies that
`
`are structurally identical to the one claimed in the ’486 patent. I note that the prior
`
`art figures below are annotated with the same color scheme as the above figures of
`
`the ’486 patent to show their similarities.
`
`1.
`
`Nakajima
`
`43. Nakajima discloses that its “invention relates to a package for housing
`
`light emitting elements for accommodating a light emitting element such as a light
`
`emitting diode….” Ex. 1004, ¶0001. Nakajima’s touts that its invention “cause[s]
`
`the luminous efficacy of the light emitting device to be extremely high.” Ex. 1004,
`
`¶0007. Nakajima explains:
`
`[T]he ceramic base 1 is formed by the deposition of a metallized
`wiring conductor 4a leading from the mounting unit 1a thereof to the
`bottom face and a metallized wiring conductor 4b leading from the
`periphery of the mounting unit 1a to the bottom face. The metallized
`wiring conductors 4a and 4b comprise a metallized metal powder such
`as tungsten, molybdenum, copper, or silver and function as conductive
`paths for electrically connecting the light emitting element 3
`accommodated in the package to the outside. In addition, the light
`emitting element 3, such as a light emitting diode or the like, is fixed
`to a site on the mounting unit 1a of the metallized wiring conductor 4a
`with a conductive bonding material, such as a gold-silicon alloy, a
`silver-epoxy resin, or the like….
`
`Cree Exhibit 1003
`Page 17
`
`

`

`Ex. 1004, ¶0014.
`
`44.
`
`Figure 1 of Nakajima is annotated below (substrate colored red;
`
`mounting and bonding pads colored green; LED colored blue; bonding wire
`
`colored gold; interconnecting elements colored purple; connecting pads colored
`
`orange).
`
`2.
`
`Rohm
`
`45. Rohm discloses a “surface mount type semiconductor light emitting
`
`device.” Ex. 1005, ¶0013. Rohm touts that the effect of its invention is that “[t]he
`
`packaging density of the surface mount type light emitting devices on the circuit
`
`board can be increased more than that of a conventional device.” Ex. 1005
`
`[Effect]. Rohm’s device includes a rectangular “substrate 12,” (Ex. 1005, ¶0017,
`
`Cree Exhibit 1003
`Page 18
`
`

`

`Fig. 1(A)), and a “die bonding electrode 18 that is bonded with the LED chip 30.”
`
`Ex. 1005, ¶0023, Fig. 1(A). Rohm explains that “LED chip 30 is electrically
`
`connected with the bottom electrode and the die bonding electrode 18.” Ex. 1005,
`
`¶0016, Fig. 1(A). Rohm discloses an “electrode for first surface mounting 22” and
`
`a “first connect electrode 26” and explains that “die bonding electrode 18 and the
`
`electrode for first surface mounting 22 are electrically connected by the first
`
`connect electrode 26 formed inside the first through hole 14.” Ex. 1005, ¶0019,
`
`Fig. 1(A). Rohm also discloses a “wire bonding electrode 20” and explains that
`
`“second connect electrode 28 is electrically connected with the wire bonding
`
`electrode 20 and the electrode 24 for the second surface mounting.” Ex. 1005,
`
`¶¶0014-15, Fig. 1(A). Rohm’s “surface electrode 30a of the LED chip 30 and a
`
`wire bonding electrode 20 are wire bonded by wire 32, such as a gold wire, etc.”
`
`Ex. 1005, ¶0016, Fig. 1(A). Rohm discloses an “electrode 24 for the second
`
`surface mounting” and a “second connect electrode 28” and explains that “second
`
`connect electrode 28 is electrically connected with the wire bonding electrode 20
`
`and the electrode 24 for the second surface mounting.” Ex. 1005, ¶0015, Fig.
`
`1(A). Rohm’s “wire bonding electrode 20 and the electrode for the second surface
`
`mounting 24 are electrically connected by the second connect electrode 28 formed
`
`inside the second through hole 16.” Ex. 1005, ¶0021, Fig. 1(A).
`
`Cree Exhibit 1003
`Page 19
`
`

`

`46.
`
`Figure 1A of Rohm is annotated below (substrate colored red;
`
`mounting and bonding pads colored green; LED die colored blue; bonding wire
`
`colored gold; interconnecting elements colored purple; connecting pads colored
`
`orange).
`
`3. Matsushita
`
`47. Matsushita’s “invention is related to an optical semiconductor device,
`
`for example, a surface mount type chip LED (light-emitting diode)….” Ex. 1006,
`
`¶¶0001. Matsushita touts that the effect of its invention is that “the bonding level
`
`of resin package is strengthened, and disconnection of the bonding wire can be
`
`prevented.” Ex. 1006, ¶0006. Matsushita discloses a “substrate 1” and a
`
`“semiconductor light emitting element 4” that “is conductively mounted on
`
`electrode 3.” Ex. 1006, Abstract, ¶¶0012-13, Fig. 2. Matsushita explains that
`
`“electrodes 2 and 3 are formed on these through holes 1a and 1b from the surface
`
`side to the back side of substrate 1.” Ex. 1006, ¶00012, Fig. 2. Matsushita’s
`
`Cree Exhibit 1003
`Page 20
`
`

`

`“electrode 4a on the top side of the semiconductor light emitting element 4 and the
`
`other electrode 2 are bonded by a wire 6.” Ex. 1006, ¶0013, Fig. 2.
`
`48.
`
`Figure 2 of Matsushita is annotated below (substrate colored red;
`
`mounting and bonding pads colored green; LED die colored blue; bonding wire
`
`colored gold; interconnecting elements colored purple; connecting pads colored
`
`orange).
`
`The “LED” Prior Art
`
`49.
`
`The following references disclose LEDs that have metallized top and
`
`bottom major surfaces, such as the LED claimed in the ’486 patent.
`
`4. Weeks
`
`50. Weeks discloses an LED with metal contacts located on its top and
`
`bottom major surfaces, each comprising one of an anode and a cathode. Ex. 1007
`
`at 3:39-62, 4:11-22, 5:49-64, 6:7-64, 9:32-52. Weeks discloses that “[a] topside
`
`Cree Exhibit 1003
`Page 21
`
`

`

`electrical contact 16 (on a topside 18 of the device) and a backside electrical
`
`contact 20 (on a backside of the device 22) are provided for connection to an
`
`external power supply that powers the device.” Ex. 1007 at 3:48-51. Weeks
`
`explains that “[t]opside contact 16 is formed of a p-type metal and backside contact
`
`20 is formed of an n-type metal.” Ex. 1007 at 9:45-46. Weeks further explains
`
`that “[b]ackside contact 20 and topside contact 16 may be deposited using known
`
`techniques suitable for depositing conducting materials such as metals,” (Ex. 1007
`
`at 8:43-45), and that “the phrase ‘electrical contact’ or ‘contact’ refers to any
`
`conducting structure on the semiconductor device that may be effectively
`
`contacted by a power source including electrodes, terminals, contact pads, contact
`
`areas, contact regions and the like,” (Ex. 1007 at 6:7-21). Regarding the material
`
`that comprises its contacts, Weeks states:
`
`Backside contact 20 and topside contact 16 are formed of conducting
`materials including certain metals…. For example, contacts 16, 20
`may contact n-type material or p-type material. Suitable metals for n-
`type contacts include titanium, nickel, aluminum, gold, copper, and
`alloys thereof. Suitable metals for p-type contacts include nickel, gold
`and titanium, and alloys thereof.
`
`Ex. 1007 at 6:7-21.
`
`51. Weeks touts certain advantages of its invention, including that it can
`
`be used to produce smaller packaged devices, remove thermal energy generated
`
`Cree Exhibit 1003
`Page 22
`
`

`

`during operation of the device, and enhance optoelectronic output efficiencies. Ex.
`
`1007 at 2:57-3:2.
`
`52. Weeks explains that “the term ‘topside’ refers to the upper surface of
`
`the device and the term ‘backside’ refers to the bottom surface of the device. Thus,
`
`the topside is opposite the backside of the device.” Ex. 1007 at 4:19-22. Topside
`
`contact 16 and backside contact 20 are colored light blue below in Figure 4.
`
`5.
`
`Kish
`
`53. Kish discloses an LED with metal electrodes located on its top and
`
`bottom major surfaces, each comprising one of an anode and a cathode. Kish
`
`Cree Exhibit 1003
`Page 23
`
`

`

`explains that “[e]lectrodes 142 and 144 are … formed on the upper surface of the
`
`patterned wafer 126 and the lower surface of the substrate 136.” Ex. 1008 at
`
`10:53-55, Fig. 14. Kish further explains that the use of “metallized electrodes” for
`
`applying electricity to the active region of LEDs was “standard.” Ex. 1008 at 5:19-
`
`21, 7:48-55, 9:64-66, 10:53-55, 13:30-33, Fig. 7, Fig. 12, Fig. 14. Top electrode
`
`142 and bottom electrode 144 are colored light blue below in Figure 14.
`
`6.
`
`Edmond
`
`54.
`
`Edmond discloses an LED with metal contacts located on its top and
`
`bottom major surfaces, each comprising one of an anode and a cathode. Ex. 1009
`
`at 5:9-12, 5:56-62; 7:67-8:5. Edmond refers to its anode and cathode as “ohmic
`
`contact[s]” and explains that the ohmic contacts should be made of metal, “such as
`
`Cree Exhibit 1003
`Page 24
`
`

`

`aluminum (Al), gold (Au), platinum (Pt), or nickel (Ni),” or other materials known
`
`to a POSITA to function as anode or cathode contacts. Ex. 1009 at 5:9-12, 5:56-
`
`62. Bottom ohmic contact 22 (located on conductive silicon carbide substrate 21)
`
`and top ohmic contact 30 (located on the oppositely facing surface) are colored
`
`light blue below in Figure 1. Ex. 1009 at 4:66-5:12.
`
`
`
`The “Conductive Slug” Prior Art
`
`55. The following reference discloses an electrical interconnect comprised
`
`of a conductive slug that is inserted into a through-hole using a press-fit method,
`
`such as claimed in the ’486 patent.
`
`Jochym
`
`7.
`Jochym discloses forming an electrical interconnect between PCB
`
`56.
`
`layers by “placing a conductive stake, or conductive pin, in [a] through-hole.” Ex.
`
`Cree Exhibit 1003
`Page 25
`
`

`

`1010 at Abstract, 1:54-2:4, 6:19-23. Jochym describes “using a ‘press fit’” to
`
`insert the conductive stake into a via/through-hole. Ex. 1010 at 6:19-23.
`
`57.
`
`Jochym explains that, “[i]n order to connect signal paths from one
`
`conductive layer to another conductive layer, holes (or through-holes) are drilled
`
`through a PCB and are subsequently coated, or plated, with a conductive
`
`substance,” but that this method proves problematic because as the PCB thickens,
`
`“there may be a concomitant increase in the amount of space, i.e., the diameter,
`
`required by through-holes….” Ex. 1010 at 1:22-54. Jochym solves this problem:
`
`[I]n accordance with the invention, instead of coating, or plating a
`through-hole with a conductive material to form a via—the via is
`formed by placing a conductive stake in the through-hole for
`electrically coupling foils disposed on at least two electrically
`conductive layers together. Thus, as the thickness of a PCB increases,
`the diameter of the individual through-holes stay the same and the
`amount of space taken up by the through-holes does not change. In an
`embodiment of the invention, a conductive stake is inserted into a
`through-hole of a PCB for the purpose of forming a via…. The length
`of the conductive stake is at least as long as the distance between two
`conductive layers of the PCB. A diameter of the conductive stake is
`approximately greater than, or equal to, the diameter of the through-
`hole.
`
`Ex. 1010 at 1:55-2:4, Fig. 1. Figure 1 below shows conductive stake 105 being
`
`press-fit into through-hole 125 to electrically interconnect layers of the PCB.
`
`Cree Exhibit 1003
`Page 26
`
`

`

`IX. ANALYSIS OF SPECIFIC PRIOR ART REFERENCES RELATIVE
`TO THE CLAIMS OF THE ’486 PATENT
`
`A.
`
`Nakajima, in view of Weeks, Kish, or Edmond renders obvious
`claims 1-5
`
`58.
`
`In my opinion, a POSITA would have found that Nakajima in view of
`
`Weeks, Kish, or Edmond renders obvious claims 1-5.
`
`1.
`
`Claim 1
`
`1[Preamble] “A semiconductor device, comprising:”
`
`Cree Exhibit 1003
`Page 27
`
`

`

`59.
`
`In my opinion, to the extent that the preamble is found to limit the
`
`claims, a POSITA would have found that Nakajima discloses the claimed
`
`semiconductor device because its “invention relates to a package for housing light
`
`emitting elements for accommodating a light emitting element such as a light
`
`emitting diode or the like.” Ex. 1004, ¶0001. Figure 1 depicts “a cross-sectional
`
`view showing an example of an embodiment of the package for housing light
`
`emitting elements of the present invention.” Ex. 1004, (Brief Description of the
`
`Drawings).
`
`
`
`
`
`1[a] “a substantially planar substrate having opposed major
`surfaces;”
`
`60.
`
`In my opinion, a POSITA would have found that Nakajima discloses
`
`the claimed substantially planar substrate having opposed major surfaces because it
`
`Cree Exhibit 1003
`Page 28
`
`

`

`discloses a “ceramic base 1” that is “a substantially quadrilateral flat shape.” Ex.
`
`1004, ¶0013. Nakajima’s ceramic base substrate has a first major surface (the top),
`
`and a second major surface (the bottom). Nakajima’s ceramic base 1 (which
`
`corresponds to the claimed “substantially planar subst

This document is available on Docket Alarm but you must sign up to view it.


Or .

Accessing this document will incur an additional charge of $.

After purchase, you can access this document again without charge.

Accept $ Charge
throbber

Still Working On It

This document is taking longer than usual to download. This can happen if we need to contact the court directly to obtain the document and their servers are running slowly.

Give it another minute or two to complete, and then try the refresh button.

throbber

A few More Minutes ... Still Working

It can take up to 5 minutes for us to download a document if the court servers are running slowly.

Thank you for your continued patience.

This document could not be displayed.

We could not find this document within its docket. Please go back to the docket page and check the link. If that does not work, go back to the docket and refresh it to pull the newest information.

Your account does not support viewing this document.

You need a Paid Account to view this document. Click here to change your account type.

Your account does not support viewing this document.

Set your membership status to view this document.

With a Docket Alarm membership, you'll get a whole lot more, including:

  • Up-to-date information for this case.
  • Email alerts whenever there is an update.
  • Full text search for other cases.
  • Get email alerts whenever a new case matches your search.

Become a Member

One Moment Please

The filing “” is large (MB) and is being downloaded.

Please refresh this page in a few minutes to see if the filing has been downloaded. The filing will also be emailed to you when the download completes.

Your document is on its way!

If you do not receive the document in five minutes, contact support at support@docketalarm.com.

Sealed Document

We are unable to display this document, it may be under a court ordered seal.

If you have proper credentials to access the file, you may proceed directly to the court's system using your government issued username and password.


Access Government Site

We are redirecting you
to a mobile optimized page.





Document Unreadable or Corrupt

Refresh this Document
Go to the Docket

We are unable to display this document.

Refresh this Document
Go to the Docket