`Filed: January 30, 2020
`
`UNITED STATES PATENT AND TRADEMARK OFFICE
`
`––––––––––––––––––
`
`BEFORE THE PATENT TRIAL AND APPEAL BOARD
`
`––––––––––––––––––
`
`MICROSOFT CORPORATION
`Petitioner,
`
`v.
`
`DIRECTSTREAM, LLC,
`Patent Owner.
`
`––––––––––––––––––
`
`Case No. IPR2018-01605, -01606, -01607
`U.S. Patent No. 7,620,800 B2
`
`––––––––––––––––––
`
`PETITIONER MICROSOFT’S UPDATED EXHIBIT LIST
`
`
`
`IPR2018-01605, -01606, -01607
`
`
`
`U.S. Patent No. 7,620,800
`
`
`
`
`Exhibit # Reference Name
`1001
`U.S. Patent No. 7,225,324 (the “324 Patent”)
`
`Original File History of 324 Patent
`
`Declaration of Dr. Harold Stone
`
`Curriculum Vitae of Dr. Harold Stone
`
`U.S. Patent No. 7,620,800 (the “800 Patent”)
`
`Original File History of 800 Patent
`
`Duncan A. Buell, Jeffrey M. Arnold, and Walter J. Kleinfelder. Splash
`2: FPGAs in a Custom Computing Machine. IEEE Computer Society
`Press, 1996 (“Splash2”)
`
`R.J. Lipton and D.P. Lopresti, "A Systolic Array for Rapid String
`Comparison," Proc. 1985 Chapel Hill Conf. VLSI, Computer Science
`Press, Rockville, Md., 1985, pp. 363-376 (“Rapid String Comparison”)
`
`C. Ebeling, D. Cronquist, P. Franklin, J. Secosky and, S. Berg,
`“Mapping Applications to the RaPiD Configurable Architecture”, in
`Proc. of Int. Symp. on Field-Programmable Custom Computing
`Machines (FCCM), pp. 106–115, 1997 (“RaPiD”)
`
`Gaudiot, Jean-Luc, Data-Driven Multicomputers in Digital Signal
`Processing, 1987, IEEE, Proceedings of the IEEE, vol. 75, No. 9, at
`1220-1234 (“Gaudiot”)
`
`Rencher, et al., “Automated Target Recognition on SPLASH 2”, IEEE
`Symposium on Field-Programmable Custom Computer Machines,
`1997, 192-200 (“Chunky SLD”)
`
`Roccatano, et al., “Development of a parallel molecular dynamics code
`on SIMD Computers: Algorithm for use of pair list criterion,” J.
`Comp. Chemistry, vol. 19, no. 7, 1998, 685-694 (“Roccantano”)
`
`1002
`
`1003
`
`1004
`
`1005
`
`1006
`
`1007
`
`1008
`
`1009
`
`1010
`
`1011
`
`1012
`
`
`
`
`
` IPR2018-01605, -01606, -01607
`
`
`
`
`U.S. Patent No. 7,620,800
`
`Exhibit # Reference Name
`1013
`Plaintiff’s Preliminary Infringement Contentions, Case No. 1:17-cv-
`01172 (LO/JFA), Jan. 19, 2018
`
`1014
`
`1015
`
`1016
`
`1017
`
`US Patent 6,434,687 to Huppenthal
`
`Kung, et al., “Systolic arrays for VLSI,” SIAM, 1978, Sparse Matrix
`Proceedings, 256-282
`
`H. T. Kung, “Why systolic architectures?” IEEE Computer, Jan., 1982,
`37-46
`
`Gokhale, et al., “Building and using a highly parallel programmable
`logic array,” IEEE Computer, Vol. 24, no. 1, 81-89
`
`1018 Mertzios, et al., “Fast implementation of 3-D filters via systolic array
`processors,” Multidimensional Systems and Signal Processing, vol. 89,
`1997, 335-349
`
`1019
`
`1020
`
`1021
`
`1022
`
`1023
`
`US Patent 5,956,518 to DeHon et al.
`
`US Patent 5,274,832 to Khan
`
`Kung, et al, Wavefront Array Processor: Language, Architecture, and
`Applications, IEEE Transactions On Computers, Vol. C-31, No. 11,
`Nov. 1982, 1054-1066
`
`US Patent Publication 2001/0014937 to Huppenthal, et al.
`
`https://www.merriam-webster.com/dictionary/cluster
`
`1024 Moreira et al., “High performance computing with the array package
`for Java: A case study using data mining”, Proc. 1999 Supercomputing
`Conf., Nov. 13-19, 1999, 1-15
`
`1025 Microsoft Computer Dictionary (1997)
`1026
`http://www.dictionary.com/browse/data-mining
`1027
`https://www.merriam-webster.com/dictionary/data-mining
`
`
`
`
`
`
`
` IPR2018-01605, -01606, -01607
`
`
`
`
`U.S. Patent No. 7,620,800
`
`1029
`
`1030
`
`1031
`
`1032
`
`1033
`
`Exhibit # Reference Name
`1028
`Excerpt from Plaintiff’s Preliminary Infringement Contentions, Case
`No. 1:17-cv-01172 (LO/JFA), Jan. 19, 2018, ’324 patent, claim 22
`Bayat, “Bioinformatics,” British Medical Journal, vol. 324, 27 April,
`2002, at 1018-1022
`Caulfield, et al, “A cloud-scale acceleration architecture,” Proc. 49th
`Micro, Oct. 15-19, 1996, 1-13
`Excerpt from Plaintiff’s Preliminary Infringement Contentions, Case
`No. 1:17-cv-01172 (LO/JFA), Jan. 19, 2018, ’324 patent, claim 23
`Peterson, William H., and Frank M. Strong. General biochemistry.
`Prentice-Hall, Inc; New York, 1953
`Cornell, et al., “A second generation force field for the simulation of
`proteins, nucleic acids, and organic molecules,” J. Am. Chem Soc.,
`vol. 117, 1995, 5179-5197
`Hartenstein, et al., “A reconfigurable data-driven ALU for Xputers,”
`Proc. of the 1994 IEEE Workshop on FPGAs for CCMs, April 10-13,
`1994, at 139-146
`Xilinx XC4000E and XC4000X Series Field Programmable Gate
`Arrays,” May 14, 1999 Ver. 1.6
`Brazma, et al., “Predicting gene regulatory elements in silico on a
`genomic scale,” Genome Research, 8, 1202-1215
`1037 Marcotte, “Computational genetics: finding protein function by
`nonhomology methods.” Current Opinion in Structural Biology, vol.
`10, no. 3, 359-365
`Searls, “Linguistic approaches to biological sequences,”
`Bioinformatics, vol. 13, no. 4, Aug. 1, 1997, 333-344
`
`1034
`
`1035
`
`1036
`
`1038
`
`1039
`
`Hoang D.T., Lopresti D.P, “FPGA implementation of systolic
`sequence alignment,” Grünbacher H., Hartenstein R.W. (eds) Field-
`Programmable Gate Arrays: Architecture and Tools for Rapid
`Prototyping. FPL 1992. Lecture Notes in Computer Science, vol. 705.
`Springer, Berlin, Heidelberg, 183-191 (“Hoang”)
`
`
`
`
`
`
`
` IPR2018-01605, -01606, -01607
`
`
`
`
`U.S. Patent No. 7,620,800
`
`Exhibit # Reference Name
`1040
`Jones, “Protein sequence and structure comparison on massively
`parallel computers,” Inter. J. of Supercomputer Applications, vol. 6,
`no.2, 1992, 138-146
`
`1041
`
`1042
`
`1043
`
`1044
`
`1045
`
`1046
`
`1047
`
`1048
`
`1049
`
`A. DeHon, “The density advantage of reconfigurable computing,”
`Computer, Vol: 33, Issue: 4, Apr 2000, pp. 41-49
`
`E. Lemoine, et al., “High speed pattern matching in genetic data base
`with reconfigurable hardware,” ISMB Proceedings 1994, pp. 269-275
`
`A. E. Abdallah, et al. “Formal development of a reconfigurable tool
`for parallel DNA matching, 5th Annual. Symp. On Field
`Programmable Custom Computing Machines, April 16-18, 1997, pp.
`24-33
`J. Schmutz, et al., “Quality assessment of the human genome
`sequence,” Nature. vol. 429, May 27, 2004, 365–368
`
`“Xilinx FPGAs: A Technical Overview for the First-Time User,”
`XAPP 097 December 12, 1998 (Version 1.3)
`
`CCITT T.81, Information Technology – Digital compression and
`coding of continuous-tone still images – requirements and guidelines,
`9/92 (“JPEG”)
`ISO/IEC 11172-2, MPEG Standard, First edition, 1993-08-01
`(“MPEG-2”)
`K. Ramchandran, et al., “Rate-Distortion optimal fast thresholding
`with complete JPEG/MPEG decoder compatibility,” IEEE Trans. on
`Image Processing, vol. 3, no. 5, Sept. 1994, 700-704
`Spanos, et al., “Security for real-time MPEG compressed video in
`distributed multimedia applications,” Proc. of 1996 Conf. on
`Computers and Communications, March 27-29, 1996, 72-78
`
`
`
`
`
`
`
` IPR2018-01605, -01606, -01607
`
`
`
`
`U.S. Patent No. 7,620,800
`
`1051
`
`Exhibit # Reference Name
`1050
`Shojania, et al., “Experiences with MPEG-4 multimedia streaming,”
`ACM Multimedia ‘01, Sept. 30, 2001, 492-494
`Villasenor, et al., “Configurable computing solutions for automatic
`target recognition,” Proc. of the 1996 IEEE Workshop on FPGAs for
`CCMs, April 17-19, 1996, at 70-79
`Jean, et al., “Accelerating an IR automatic tracking recognition
`application with FPGAs,” 1999 IEEE Proc. of Field-Programmable
`CCMS, April 23, 1999, 290-291
`
`1052
`
`1053
`
`Heller, et al., “Molecular dynamics simulation on a parallel computer,”
`Molecular Simulation, vol. 5, 1990, pp. 133-165, (“Heller”)
`
`
`
`
`
`1055
`
`1056
`
`1057
`
`1054 McCammon, et al., “Dynamics of folded proteins.” Nature vol. 267,
`June 16, 1977, 585-590
`Dokholyan, et al., “Discrete molecular dynamics studies of the folding
`of a protein-like model”, Folding and Design, vol. 3, no. 6, 1998, 577-
`587
`Lippert, et al., “Hyper-systolic parallel computing,” IEEE Trans. on
`Parallel and Distributed Computing, vol. 9, no. 2, Feb. 1998, 97-108
`Bala, et al., “Application of PFortran and Co-Array Fortran in the
`parallelization of the GROMOS96 molecular dynamics module,”
`Scientific Programming, vol. 9. 2001, 61-68
`Singh, et al., “MorphoSys: a reconfigurable architecture for
`multimedia applications,” 1998 IEEE Proc. of Brazilian Circuit
`Design, Oct. 3, 1998, 134-139
`The New IEEE Standard of Dictionary Electrical and Electronics
`Terms, 1994
`The Splash 2 Processor and Applications
`Jeong, et al., “VLSI array algorithms and architectures for RSA
`modular multiplication”, IEEE Trans. on VLSI, vol. 5, no. 2, June
`1997, pp. 211-217. (“Jeong”)
`
`1058
`
`1059
`
`1060
`1061
`
`
`
` IPR2018-01605, -01606, -01607
`
`
`
`
`U.S. Patent No. 7,620,800
`
`Exhibit # Reference Name
`1062
`Even, S., “Systolic array for modular multiplication,” US Patent
`5,101,431, filed Dec. 14, 1990, issued Mar. 31, 1992, 1:43-53.
`1063 Walter, C. D., “Systolic modular multiplication,” IEEE Trans. on
`Computers, Vol. 42, No. 3, March 1993, pp. 376-378, 376.
`
`1064
`
`1065
`
`1066
`
`1067
`
`1068
`
`1069
`
`1070
`
`1071
`
`http://www.dictionary.com/browse/plane.
`
`Declaration of Katherine Zimmerman
`
`Declaration of Jim Mullins
`
`Declaration of Rachel Watters
`
`Declaration of Stephen Trimberger
`
`Plaintiff’s Preliminary Claim Constructions, SRC Labs – Microsoft
`
`Official Copyright Registration of Splash2 (Ex. 1007)
`
`The Supreme Court – The Statistics page excerpts (2018)
`
`
`
`
`
`1072
`
`1073
`
`1074
`
`SRC Labs, LLC Patent Assignment to Saint Regis Mohawk Tribe
`(8/2/2017)
`Deposition Transcript of Jon Huppenthal in IPR2018-01594, -01599, -
`01600, IPR2018-01601, -01602, -01603, IPR2018-01604, IPR2018-
`01605, -01606, -01607 (10/8/2019)
`Gokhale, M. and Minnich, R., "FPGA computing in a data parallel C,"
`Proc. IEEE Workshop on FPGAs for Cust. Comp. Mach., 94-101
`(1993)
`1075 Deposition Transcript of Houman Homayoun, Ph.D. in IPR2018-
`01601, -10602, -01603, -01605, -01606, -01607 (November 14, 2019)
`1076 Reply Declaration of Dr. Harold Stone
`1077 Microsoft Computer Dictionary Excerpt, 5th Edition
`1078 Deposition Transcript of Tarik El-Ghazawi in IPR2018-01594, -01599,
`-01600, -01601, -01602, -01603, -01604, -01605, -01606, -01607
`(October 4, 2019)
`Skahill, Kevin, “VHDL for Programmable Logic”, viii-xi (1996)
`
`1079
`
`
`
` IPR2018-01605, -01606, -01607
`
`
`
`
`U.S. Patent No. 7,620,800
`
`Exhibit # Reference Name
`1080
`Petitioner’s Demonstratives
`[NEW]
`
`
`
`
`
`
`Dated: January 30, 2020
`
`
`
`
`
`
`
`
`
`
`Respectfully submitted,
`
`/Joseph A. Micallef/
`Joseph A. Micallef
`Reg. No. 39,772
`Sidley Austin LLP
`1501 K Street, NW
`Washington, DC 20005
`
`Attorney for Petitioner
`
`
`
`
`
`
`
`
`
`
`
` IPR2018-01605, -01606, -01607
`
`
`
`
`
`
`U.S. Patent No. 7,620,800
`
`CERTIFICATE OF SERVICE
`
`I hereby certify that on January 30, 2020, a copy of the foregoing document
`
`has been served via email on the following:
`
`Alfonso Chan, Shore Chan DePumpo LLP (achan@shorechan.com)
`Joseph DePumpo, Shore Chan DePumpo LLP (jdepumpo@shorechan.com)
`
`Sean Hsu, Janik Vinnakota LLP (shsu@jvllp.com)
`G. Donald Puckett, Janik Vinnakota LLP (dpuckett@jvllp.com)
`Rajkumar Vinnakota, Janik Vinnakota LLP (kvinnakota@jvllp.com)
`
`Dated: January 30, 2020
`
`
`
`
`Respectfully Submitted,
`
`/Joseph A. Micallef/
`Joseph A. Micallef
`Reg. No. 39,772
`SIDLEY AUSTIN LLP
`1501 K Street, N.W.
`Washington, DC 20005
`
`Attorney for Petitioner
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`