throbber

`
`
`
`APPLICATION OFAPPLICATION OFAPPLICATION OF APPLICATION OF
`
`
`
`
`
`VISUAL SIMULATION IN VISUAL SIMULATION IN VISUAL SIMULATION IN VISUAL SIMULATION IN
`
`
`COMMUNICATION SYSTEMSCOMMUNICATION SYSTEMS
`
`COMMUNICATION SYSTEMSCOMMUNICATION SYSTEMS
`
`A Project Report
`
`Submitted in partial fulfillment of the requirements for the award of the degree
`of
`
`BACHELOR OF TECHNOLOGY
`
`IN
`
`ELECTRONICS AND INSTRUMENTATION ENGINEERING
`
`By
`
`Ranjeet Mohapatra(10407016)
`
`Sameer Ranjan Behera(10407006)
`
`Under the guidance of
`
`Prof. S.K.Patra
`
`
`Department of Electronics & Instrumentation Engineering
`
`National Institute of Technology
`
`Rourkela,769008 (2007-2008)
`
`
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 1
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`
`
`
`
`APPLICATION OFAPPLICATION OFAPPLICATION OF APPLICATION OF
`
`
`
`
`
`VISUAL SIMULATION IN VISUAL SIMULATION IN VISUAL SIMULATION IN VISUAL SIMULATION IN
`
`
`COMMUNICATION SYSTEMSCOMMUNICATION SYSTEMS
`
`COMMUNICATION SYSTEMSCOMMUNICATION SYSTEMS
`
`A Project Report
`
`Submitted in partial fulfillment of the requirements for the award of the degree
`of
`
`BACHELOR OF TECHNOLOGY
`
`IN
`
`ELECTRONICS AND INSTRUMENTATION ENGINEERING
`
`By
`
`Ranjeet Mohapatra(10407016)
`
`Sameer Ranjan Behera(10407006)
`
`Under the guidance of
`
`Prof. S.K.Patra
`
`
`Department of Electronics & Instrumentation Engineering
`
`National Institute of Technology
`
`Rourkela,769008 (2007-2008)
`
`
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 2
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`
`National Institute of Technology
`
`Rourkela
`
`
`
`CERTIFICATE
`
`This is to certify that the thesis entitled, “Application of Visual Simulation in communication
`systems” submitted by Sri Sameer Ranjan Behera and Sri Ranjeet Mohapatra in partial
`fulfillments for the requirements for the award of Bachelor of Technology Degree in
`Electronics & Instrumentation Engineering at National Institute of Technology, Rourkela
`(Deemed University) is an authentic work carried out by him under my supervision and
`guidance.
`
`To the best of my knowledge, the matter embodied in the thesis has not been submitted to
`any other University / Institute for the award of any Degree or Diploma.
`
`
`Date:
`
`
`
`Prof. S. K. PATRA
`
`Dept. of Electronics & Instrumentation Engg
`
`National Institute of Technology
`
`Rourkela - 769008
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 3
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`ACKNOWLEDGEMENT
`
`We place on record and warmly acknowledge the continuous
`
`encouragement, invaluable supervision, timely suggestions and inspired guidance offered by
`
`our guide Prof. S.K.Patra, Professor, Department of Electronics and instrumentation
`
`Engineering, National Institute of Technology, Rourkela, in bringing this report to a successful
`
`completion.
`
`We are grateful to Prof. G.Panda, Head of the Department of Electronics
`
`and instrumentation Engineering, for permitting us to make use of the facilities available
`
`in the department to carry out the project successfully. Last but not the least we express our
`
`sincere thanks to all of our friends who have patiently extended all sorts of help for
`
`accomplishing this undertaking.
`
`Finally we extend our gratefulness to one and all who are directly or
`
`indirectly involved in the successful completion of this project work.
`
`.
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
` Ranjeet Mohapatra(10407016)
`
`
`
`
`Sameer Ranjan Behera (10407006)
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 4
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`CONTENTS
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`PAGE NO
`
`List of figures
`
`Abstract
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`CHAPTER 1
`
`GENERAL INTRODUCTION
`
`CHAPTER 2
`
`ANALOG MODULATION
`
`i.
`ii.
`iii.
`
`Amplitude Modulation
`
`Frequency Modulation
`
`Combination of AM & FM
`
`DIGITAL CIRCUITS
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`ii
`
`iv
`
`1-4
`5-12
`
`6
`
`9
`
`11
`
`13-21
`
`CHAPTER 3
`
`i.
`ii.
`iii.
`
`Counters
`
`
`
`Multiplexers
`
`Flip-flops
`
`
`
`
`
`
`
`
`
`CHAPTER 4
`
`FILTERS AND EQUALIZERS
`
`i.
`ii.
`
`Equalizers
`Filters
`
`
`
`
`CHAPTER 5
`
`COMMUNICATION
`
`
`
`
`
`
`i.
`ii.
`iii.
`
`
`Channel Simulation
`Transmission Techniques
`Turbo Codes
`
`
`REFERENCES
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`14
`
`17
`
`19
`
`22-32
`
`23
`25
`
`33-53
`
`34
`42
`50
`
`54
`
`
`
`
`
`
`
`
`
`
`
` i
`
`
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 5
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`
`
`LIST OF FIGURES
`
`Figure-2.1
`
`Figure-2.2
`
`Figure-2.3
`
`Figure-2.4
`
`Figure-3.1
`
`Figure-3.2
`
`Figure-3.3
`
`Figure-3.4
`
`Figure-3.5
`
`Figure-3.6
`
`Figure-4.1
`
`Figure-4.2
`
`Figure-4.3
`
`Figure-4.4
`
`Figure-4.5
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`ii
`
`Amplitude Modulation:
`Input Signal
`
`Amplitude Modulation &
`
`Demodulation
`
`Frequency Modulation
`
`Amplitude Modulation Vs
`
`Frequency Modulation
`
`Binary Counters
`
`Multiplexers
`
`Demultiplexers
`
`Multiplexer Simulation
`
`JK-Flipflops
`
`D-Flipflops
`
`Equalizers
`
`Equalization of Channel
`
`Distortion
`
`Simple IIR Filter
`
`Simple FIR Filter
`
`FIR Filter Parameters
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 6
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`FIR Filter Simulation
`
`IIR Filter Simulation
`
`Multipath Propagation
`
`Propagation Loss
`
`Mobile Channel Fading
`
`Block Interleaver
`
`Gray Encoding & Decoding
`
`Convolution Coding
`
`Reed-Solomon Coding
`
`Turbo Encoder
`
`Turbo Decoder
`
`Turbo Codes
`
`Figure-4.6
`
`Figure-4.7
`
`Figure-5.1
`
`Figure-5.2
`
`Figure-5.3
`
`Figure-5.4
`
`Figure-5.5
`
`Figure-5.6
`
`Figure-5.7
`
`Figure-5.8
`
`Figure-5.9
`
`Figure-5.10
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`iii
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 7
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`ABSTRACT
`
`
`
`
`
`A communications system is a collection of individual communications networks, transmission
`
`systems, relay stations, tributary stations, and data terminal equipment (DTE) usually capable of
`
`interconnection and interoperation to form an integrated whole. The components of a
`
`communications system serve a common purpose, are technically compatible, use common
`
`procedures, respond to controls, and operate in unison. A typical communication link includes, at
`
`a minimum, three key elements: a transmitter, a communication medium (or channel), and a
`
`receiver. The ability to simulate all three of these elements is required in order to successfully
`
`model any end-to-end communication system. In order to achieve this target we have used a
`
`simulation software “VisSim” ,or Visual Simulator ,that allows us to use a graphical approach to
`
`simulation and modeling.
`
` With graphical programming, the diagram is the source code, depicted as an arrangement of
`
`nodes connected by wires. Each piece of data flows through the wires, to be consumed by nodes
`
`that transform the data mathematically or perform some action such as I/O. The visual simulator
`
`allows us to model end-to-end communication systems at the signal or physical level. We use
`
`VisSim/ Comm to build both transmitter and receiver models, filters and equalizers, as well as
`
`channel models and coding techniques from a first principles perspective, by selecting and
`
`connecting predefined blocks. In this project work we simulate a variety of models including
`
`analog, digital and mixed mode designs, and quickly simulate their behavior using the VisSim/
`
`Comm software and graphical programming.
`
`
`
`
`
`
`
`iv
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 8
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`CHAPTER 1
`
`
`
`
`
`
`
`GENERAL INTRODUCTION
`
`COMMUNICATION SYSTEMS
`
`AND “VisSim”
`
`
`
`
`
`
`
`
`
`
`
`1
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 9
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`1. COMMUNICATIONS SYSTEMS AND VisSim
`
` A
`
` communications system is a collection of individual communications networks, transmission
`
`systems, relay stations, tributary stations, and data terminal equipment (DTE) usually capable of
`
`interconnection and interoperation to form an integrated whole.The components of a
`
`communications system serve a common purpose, are technically compatible, use common
`
`procedures, respond to controls, and operate in unison.As such any communications system
`
`consists of subsystems which work together to achieve a common link ,through achieving its
`
`own functionality.
`
`A typical communication link includes, at a minimum, three key elements: a transmitter, a
`
`communication medium (or channel), and a receiver. The ability to simulate all three of these
`
`elements is required in order to successfully model any end-to-end communication system. The
`
`transmitter and receiver elements can in turn be further subdivided into sub-systems.These
`
`include a data source (analog or digital), an optional data encoder, a modulator, a demodulator,
`
`an optional data decoder, and a signal sink. To understand the process of such a communication
`
`we need to visualize or simulate such a link ,so as to have a better understanding of the process
`
`involved.We have used a simulation software “VisSim” ,or Visual Simulator ,that allows us to
`
`use a graphical approach to simulation and modeling.
`
` With graphical programming, the diagram is the source code, depicted as an arrangement of
`
`nodes connected by wires. Each piece of data flows through the wires, to be consumed by nodes
`
`that transform the data mathematically or perform some action such as I/O.
`
`The concept of a dataflow diagram (which, unlike a flowchart, shows the motion of data rather
`
`than the motion of logic) is nothing new. In fact, even the idea of letting a dataflow diagram be
`
`the sole input to a compiler or interpreter has been put into practice for years. A number of
`
`graphical programming tools are available today, each tailored to a particular industry.The tool
`
`in use, ”VisSim” ,has a special communication module that allows us to create accurate
`
`simulation environment of the communication system involved. It is a software program for
`
`modeling end-to-end communication systems at the signal or physical level. Execution is
`
`determined by the structure of a graphical block diagram on which the programmer connects
`
`2
`
`
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 10
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`different function-nodes by drawing wires. These wires propagate signals and any subsystem
`
`can execute as soon as all its input data become available. Since this might be the case for
`
`multiple subsystems simultaneously, we are capable of parallel execution.
`
`Simulation of communication channel and evaluating the performance requires
`
`accurate reconstruction of the channel and its subsystems. We have used
`
`graphical programming to create a visual simulation of communication systems
`
`using VisSim.The essential advantages in visual simulation are due to ease of
`modeling of:
`
`Transmitter and Receiver Models
`
`Communication system design can be divided into two categories: transmitter design and
`
`receiver design. VisSim/ Comm lets us build build both transmitter and receiver models, from a
`
`first principles perspective, by simply selecting and connecting predefined blocks. We simulate a
`
`variety of models including analog, digital and mixed mode designs, and quickly simulate their
`
`behavior. The VisSim/Comm block set provides a variety of modulators and demodulators,
`
`including standard analog, PSK, QAM and differential formats. .
`
`Channel Models
`
`VisSim/Comm includes a variety of predefined channel models supporting both fixed and mobile
`
`service scenarios. Included are fading, multipath, bandlimited, and gaussian noise models.
`
`Further all VisSim/Comm blocks, can modify model parameters to suit their specific needs.
`
`Filter and Equalizer Design
`
`VisSim/Comm supports a wide range of customizable filters, including FIR, IIR, gaussian, raised
`
`cosine and root raised cosine filters. Additional blocks, such as the complex FFT block, make it
`
`easy to view gain and phase responses of any filter. Furthermore, for designs that require
`
`adaptive filters, fractionally-spaced LMS equalizer blocks are included.
`
`Predicting System Performance
`
`Once designed, a transmitter or receiver model can be simulated to determine its performance
`
`under a variety of operating conditions. VisSim/Comm highly interactive interface makes it easy
`
`to perform ‘what if’ simulations and carry out performance trade-offs. For example, in analog
`
`modulation we can keep amplitude modulation and frequency modulation side by side and
`
`evaluate their envelope shapes , simultaneously.
`
`
`
`3
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 11
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`
`
` However like any other approach to coding, graphical programming is not a panacea that meets
`
`all software needs. Besides the obviously more expensive hardware required to create and view
`
`dataflow diagrams, there are far fewer cheap or free software tools available. Despite their ability
`
`to be compiled, graphical programs still rely on hefty runtime libraries that may slow
`
`performance. Additionally, the dataflow model proves unsettling and unproductive for some
`
`coders and inappropriate for some jobs.
`
`Thus the graphical programming approach used in Vissim eases the simulation by creating a
`
`platform for visual implementation of such communication systems .The visual presentation of
`
`their ideas is direct and refreshing. The ability to prototype rapidly and call on a wide range of
`
`industry-specific libraries leads to productivity increase for certain tasks.
`
`
`
`4
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 12
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`CHAPTER 2
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`ANALOG MODULATION
`
`AMPLITUDE MODULATION
`
`FREQUENCY MODULATION
`
`COMBINATION OF AM AND FM
`
`5
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 13
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`2.ANALOG MODULATION
`
`2.1Amplitude modulation (AM)
`
`Amplitude modulation is a technique used in electronic communication, most commonly for
`
`transmitting information via a radio carrier wave. AM works by varying the strength of the
`
`transmitted signal in relation to the information being sent. For example, changes in the signal
`
`strength can be used to reflect the sounds to be reproduced by a speaker, or to specify the light
`
`intensity of television pixels. In its basic form, amplitude modulation produces a signal with
`
`power concentrated at the carrier frequency and in two adjacent sidebands. Each sideband is
`
`equal in bandwidth to that of the modulating signal and is a mirror image of the other. Amplitude
`
`modulation that results in two sidebands and a carrier is often called double sideband amplitude
`
`modulation (DSB-AM). Amplitude modulation is inefficient in terms of power usage and much
`
`of it is wasted. At least two-thirds of the power is concentrated in the carrier signal, which carries
`
`no useful information (beyond the fact that a signal is present); the remaining power is split
`
`between two identical sidebands, though only one of these is needed since they contain identical
`
`information.
`
`Carrier Wave:
`
`
`
`Waveform to be transmitted:
`
`
`
`
`
`Hence ,the net amplitude modulated wave is of the form
`
`
`
`
`
`Modulation Index : As with other modulation indices, in AM, this quantity, also called
`
`modulation depth, indicates by how much the modulated variable varies around its 'original'
`
`level. For AM, it relates to the variations in the carrier amplitude and is defined as:
`
`
`
`6
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 14
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`Now we will simulate the amplitude modulation using VisSim. The main parameters that are
`
`
`
`needed here are:
`
`1. Input Signal(which is a combination of many sine waves )
`
`2. AM Modulator (which modulates the input signal)
`
`3. Complex to Real (converts the complex quantity into real & imaginary part)
`
`The Input Signal consists of a no. of sine waves where we can change the amplitudes of the sine
`
`waves by the following method:
`
`Fig 2.1
`
`7
`
`
`
`
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 15
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`
`
`The AM Modulator has the following parameters (that can also be changed according to our
`
`wish):
`
`1. Carrier frequency
`2. Amplitude
`3. Initial Phase
`4. Modulation Factor
`
`Here there are basically two types of Phase Output Modes:
`
`1. Wrapped[0,2pi]
`2. Unwrapped
`
`Fig-2.2 AM modulation and demodulation
`
`
`
`8
`
`
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 16
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`The outputs that we get here are basically:
`
`1. AM Modulated Signal and Envelope
`2. Synchronous detector Output
`3. Peak Rectifier Output and Filtered Output
`
`2.2 FREQUENCY MODULATION
`
`In telecommunications, frequency modulation (FM) conveys information over a carrier wave
`
`by varying its frequency (contrast this with amplitude modulation, in which the amplitude of the
`
`carrier is varied while its frequency remains constant). In analog applications, the instantaneous
`
`frequency of the carrier is directly proportional to the instantaneous value of the input signal.
`
`Digital data can be sent by shifting the carrier's frequency among a set of discrete values, a
`
`technique known as frequency-shift keying.
`
`Suppose the baseband data signal to be transmitted is
`
`
`
`and is restricted in amplitude to be
`
`
`
`and the sinusoidal carrier is
`
`
`
`where fc is the carrier's base frequency and A is an arbitrary amplitude. The modulator combines
`the carrier with the baseband data signal to get the transmitted signal,
`
`
`
`where
`
`
`
`Modulation Index :As with other modulation indices, in FM this quantity indicates by how much
`
`the modulated variable varies around its unmodulated level. For FM, it relates to the variations in
`
`the frequency of the carrier signal where fm is the highest modulating frequency of xm(t). If , the
`modulation is called narrowband FM, and its bandwidth is approximately 2fm. If , the
`
`
`
`9
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 17
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`modulation is called wideband FM and its bandwidth is approximately 2f∆. While wideband FM
`
`uses more bandwidth, it can improve signal-to-noise ratio significantly.
`
`Now we will simulate the amplitude modulation using VisSim. The main parameters that are
`
`needed here are:
`
`1. Source or the Input Signal(which is a combination of many sine waves )
`2. FM Modulator (which modulates the input signal)
`3. FM Demodulator
`4. Complex to Real (converts the complex quantity into real & imaginary part)
`
`
`
`Here also we can change the values of the parameters according to our requirement.
`
`FM modulation
`
`Fig 2.3
`
`10
`
`
`
`
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 18
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`
`
`The outputs that we get here are basically:
`
`1. Baseband Information Signal
`2. FM Modulated Signal
`3. Recovered Information Signal
`
`
`
`2.3 Combination of AM and FM:
`
`The major advantage that we can have with VisSim is that we can plot the Input Signal, The AM
`
`Modulated Signal and the FM Modulated signal simultaneously which helps us in comparing the
`
`two outputs with a single source
`
`Here the basic components that are involved:
`1. Input Signal(which is a combination of many sine waves )
`2. AM Modulator (which modulates the input signal w.r.t. Amplitude)
`3. FM Modulator(which modulates the input signal w.r.t. Frequency)
`4. Complex to Real (converts the complex quantity into real & imaginary part)
`
`The outputs that we achieve here are:
`1. AM Modulated Signal and Envelope
`2. FM Modulated Signal
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`11
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 19
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`AM Vs FM
`
`Fig 2.4
`
`
`
`
`
`12
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 20
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`
`
`CHAPTER 3
`
`
`
`
`
`
`
`
`
`
`
`
`
`DIGITAL CIRCUITS
`
`COUNTERS
`
`MULTIPLEXERS
`
`FLIP FLOPS
`
`13
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 21
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`3. DIGITAL CIRCUITS
`
`3.1COUNTERS
`
`In digital logic and computing, a counter is a device which stores (and sometimes displays) the
`
`number of times a particular event or process has occurred, often in relationship to a clock signal.
`In practice, there are two main types of counters:
`
`• up counters which increase (increment) in value
`• down counters which decrease (decrement) in value
`A few major designs of counters are
`• Asynchronous (ripple) counters
`• Synchronous counters
`• Decade counters
`• Up-Down counters
`• Ring counters
`
`3.1.1 Asynchronous (ripple) counters
`
`The simplest counter circuit is a single D-type flip flop, with its D (data) input fed from its own
`
`inverted output. This circuit can store one bit, and hence can count from zero to one before it
`
`overflows (starts over from 0). This counter will increment once for every clock cycle and takes
`
`two clock cycles to overflow, so every cycle it will alternate between a transition from 0 to 1 and
`
`a transition from 1 to 0. Notice that this creates a new clock with a 50% duty cycle at exactly half
`
`the frequency of the input clock. If this output is then used as the clock signal for a similarly
`
`arranged D flip flop (remembering to invert the output to the input), you will get another 1 bit
`
`counter that counts half as fast. Putting them together yields a two bit counter:
`
`cycle Q1 Q0 (Q1:Q0)dec
`
`0 0 0
`
`0 1 1
`
`0
`
`1
`
`
`
`14
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 22
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`3.1.2 Synchronous counters
`
`Where a stable count value is important across several bits, which is the case in most counter
`
`systems, synchronous counters are used. These also use flip-flops, either the D-type or the more
`
`complex J-K type, but here, each stage is clocked simultaneously by a common clock signal.
`
`Logic gates between each stage of the circuit control data flow from stage to stage so that the
`
`desired count behaviour is realised. Synchronous counters can be designed to count up or down,
`
`or both according to a direction input, and may be presettable via a set of parallel "jam" inputs.
`
`Most types of hardware-based counter are of this type.
`
`3.1.3 Decade counters
`
`Decade counters are a kind of counter that counts in tens rather than having a binary
`
`representation. Each output will go high in turn, starting over after ten outputs have occurred.
`
`This type of circuit finds applications in multiplexers and demultiplexers, or wherever a scanning
`
`type of behaviour is useful. Similar counters with different numbers of outputs are also common.
`
`3.1.4 Up-Down Counters
`
`It is a combination of up counter and down counter, counting in straight binary sequence. There
`
`is an up-down selector. If this value is kept high, counter increments binary value and if the
`
`value is low, then counter starts decrementing the count. The Down counters are made by using
`
`the complemented output to act as the clock for the next flip-flop in the case of Asynchronous
`
`counters.
`
`3.1.5 Ring Counters
`
`A ring counter is a counter that counts up and when it reaches the last number that is designed to
`
`count up to, it will reset itself back to the first number. For example, a ring counter that is
`
`designed using 3 JK Flip Flops will count starting from 001 to 010 to 100 and back to 001. It will
`
`repeat itself in a 'Ring' shape and thus the name Ring Counter is given.
`
`Here we will now simulate the counter with the help of VisSim. The example that we take into
`
`consideration is the Binary Counter. In a Binary Counter each bit represent either ‘0’ or ‘1’. If it
`
`
`
`15
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 23
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`is a 4 bit Binary Counter then it can calculate upto 15 and as soon as it counts 15 the counters
`
`again resets to ‘0’.Like in a decade counter we can count from 0-9. The basic components that
`
`we need here are:
`
`•
`Input data stream
`• 4-bit counter(which can counts up to 15)
`The output that we will get here are the:
`• Counter output
`• Carry Flag
`
`Binary counter
`
`
`
`
`
`
`
`Fig 3.1
`
`16
`
`
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 24
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`3.2 MULTIPLEXER
`
`In electronics, a multiplexer or mux (occasionally the term muldex is also found, for a
`
`combination multiplexer-demultiplexer) is a device that performs multiplexing; it selects one of
`
`many analog or digital input signals and outputs that into a single line. An electronic multiplexer
`
`makes it possible for several signals to share one expensive device or other resource, for example
`
`one A/D converter or one communication line, instead of having one device per input signal.
`
`In electronics, a demultiplexer (or demux) is a device taking a single input signal and selecting
`
`one of many data-output-lines, which is connected to the single input. A multiplexer is often
`
`used with a complementary demultiplexer on the receiving end. An electronic multiplexer can be
`
`considered as a multiple-input, single-output switch, and a demultiplexer as a single-input,
`
`multiple-output switch.
`
`Multiplexer
`
`Fig 3.2
`
`
`
`Demultiplexer
`
`Fig 3.3
`
`
`
`17
`
`
`
`
`
`
`
`
`
`
`
`
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 25
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`Multiplexer simulation
`
`Fig 3.4
`
`18
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 26
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`3.3 FLIP FLOPS
`
`In digital circuits, a flip-flop is a kind of bistable multivibrator, an electronic circuit which has
`
`two stable states and thereby is capable of serving as one bit of memory. Today, the term flip-
`
`flop has come to generally denote non-transparent (clocked or edge-triggered) devices, while the
`
`simpler transparent ones are often referred to as latches.
`
`A flip-flop is controlled by (usually) one or two control signals and/or a gate or clock signal. The
`
`output often includes the complement as well as the normal output. As flip-flops are
`
`implemented electronically, they require power and ground connections. Flip-flops can be either
`
`simple (transparent) or clocked. Simple flip-flops can be built by two cross-coupled inverting
`
`elements – transistors, or NAND, or NOR-gates – perhaps augmented by some enable/disable
`
`(gating) mechanism. Clocked devices are specially designed for synchronous (time-discrete)
`systems and therefore one such device ignores its inputs except at the transition of a dedicated
`
`clock signal (known as clocking, pulsing, or strobing). This causes the flip-flop to either change
`
`or retain its output signal based upon the values of the input signals at the transition. Some flip-
`
`flops change output on the rising edge of the clock, others on the falling edge.
`
`
`
`3.3.1 JK Flip Flop:
`
`The JK flip-flop augments the behavior of the SR flip-flop by interpreting the S = R = 1
`
`condition as a "flip" or toggle command. Specifically, the combination J = 1, K = 0 is a
`
`command to set the flip-flop; the combination J = 0, K = 1 is a command to reset the flip-flop;
`
`and the combination J = K = 1 is a command to toggle the flip-flop, i.e., change its output to the
`
`logical complement of its current value. Setting J = K = 0 does NOT result in a D flip-flop, but
`
`rather, will hold the current state. To synthesize a D flip-flop, simply set K equal to the
`
`complement of J. The JK flip-flop is therefore a universal flip-flop, because it can be configured
`
`to work as an SR flip-flop, a D flip-flop, or a T flip-flop.
`
`
`
`
`
`
`
`
`
`19
`
`
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 27
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`JK flip flop
`
`Fig 3.5
`
`
`
`3.3.2 D flip-flop
`
`The Q output always takes on the state of the D input at the moment of a rising clock edge, and
`never at any other time. It is called the D flip-flop for this reason, since the output takes the value
`of the D input or Data input, and Delays it by one clock count. The D flip-flop can be interpreted
`
`as a primitive memory cell, zero-order hold, or delay line.
`
`Truth table of D flip flop
`
`Clock
`
`D Q Qprev
`
`Rising edge
`
`Rising edge
`
`0 0 X
`
`1 1 X
`
` Table 3.1
`
`
`
`
`
`
`
`20
`
`
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 28
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`
`
`D flip flop
`
`Fig 3.6
`
`21
`
`
`
`
`
`
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 29
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`CHAPTER 4
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`FILTERS AND EQUALIZERS
`
`EQUALIZERS
`
`FILTERS
`
`22
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 30
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`4. FILTERS AND EQUALIZERS
`
`4.1 Equalizers
`
`In a communication system, the transmitter sends the information over an RF channel. The
`
`channel distorts the transmitted signal befores it reaches the receiver. The receiver ”task” is to
`
`figure out what signal was transmitted and turn the received signal in understandable
`
`information. Equalization is a technique to improve received signal quality and link performance
`
`over a noisy communication channel. Equalization compensates for intersymbol interference
`
`created by multipath due to time dispersive channels. An equalizer within a receiver compensates
`
`for the average range of channel amplitude and phase characteristics. Equalizers must be
`
`adaptive since the channel is unknown and time varying generally. An adaptive equalizer is a
`
`filter that adaptively updates its coefficients in order to track a time-varying communication
`
`channel. It is frequently used with coherent modulations such as phase shift keying in wireless
`
`communications, mitigating the effects of multipath propagation and Doppler spreading. The
`
`channel equalizer models the impulse response of the radio channel and based on the estimate
`
`removes unwanted phenomena (for example echo) from the signal.
`
`An equalization (EQ) filter, or an equalizer is a filter, usually adjustable, chiefly meant to
`
`compensate for the unequal frequency response of some other signal processing circuit or
`
`system.An EQ filter typically allows the user to adjust one or more parameters that determine the
`
`overall shape of the filter's transfer function. It is generally used to improve the fidelity of sound,
`
`to emphasize certain instruments, to remove undesired noises.Equalizers may be designed with
`
`peaking filters, shelving filters, bandpass filters, plop filters or high-pass and low-pass filters.
`
`Shown below is the block diagram of a 5 tap adaptive filter that takes in input as well as error to
`
`adaptively equalize the channel.Further channel equalization of a QAM link has been simulated
`
`using VisSim.
`
`
`
`
`
`
`
`
`
`
`
`23
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 31
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`Equalizer
`
`Fig :4.1
`
`
`
`Fig-4.2Equalization of channel distortions
`
`
`
`24
`
`
`
`HTC Corp., HTC America, Inc. - Ex. 1026, Page 32
`IPR2018-01555 and IPR2018-01581 (HTC and Apple v. INVT SPE)
`
`

`

`4.2 FILTERS
`
`In electronics, a digital filter is any electronic filter that works by performing digital
`
`mathematical operations on an intermediate form of a signal. This is in contrast to older analog
`
`filters which work entirely in the analog realm and must rely on physical networks of electronic
`
`components (such as resistors, capacitors, transistors, etc.) to achieve the desired filtering effect.
`
`Digital filters are implemented according two one of two basic principles, according to how they
`
`respond to an impulse:
`
`•
`Infinite impulse response (IIR)
`• Finite impulse response (FIR)
`
`4.2.1 Infinite impuls

This document is available on Docket Alarm but you must sign up to view it.


Or .

Accessing this document will incur an additional charge of $.

After purchase, you can access this document again without charge.

Accept $ Charge
throbber

Still Working On It

This document is taking longer than usual to download. This can happen if we need to contact the court directly to obtain the document and their servers are running slowly.

Give it another minute or two to complete, and then try the refresh button.

throbber

A few More Minutes ... Still Working

It can take up to 5 minutes for us to download a document if the court servers are running slowly.

Thank you for your continued patience.

This document could not be displayed.

We could not find this document within its docket. Please go back to the docket page and check the link. If that does not work, go back to the docket and refresh it to pull the newest information.

Your account does not support viewing this document.

You need a Paid Account to view this document. Click here to change your account type.

Your account does not support viewing this document.

Set your membership status to view this document.

With a Docket Alarm membership, you'll get a whole lot more, including:

  • Up-to-date information for this case.
  • Email alerts whenever there is an update.
  • Full text search for other cases.
  • Get email alerts whenever a new case matches your search.

Become a Member

One Moment Please

The filing “” is large (MB) and is being downloaded.

Please refresh this page in a few minutes to see if the filing has been downloaded. The filing will also be emailed to you when the download completes.

Your document is on its way!

If you do not receive the document in five minutes, contact support at support@docketalarm.com.

Sealed Document

We are unable to display this document, it may be under a court ordered seal.

If you have proper credentials to access the file, you may proceed directly to the court's system using your government issued username and password.


Access Government Site

We are redirecting you
to a mobile optimized page.





Document Unreadable or Corrupt

Refresh this Document
Go to the Docket

We are unable to display this document.

Refresh this Document
Go to the Docket