`
`UNITED STATES PATENT AND TRADEMARK OFFICE
`
`UNITED STATES DEPARTMENT OF COMMERCE
`United States Patent and Trademark Office
`Address: COMMISSIONER FOR PATENTS
`P.O. Box 1450
`Alexandria1 Virginia 22313- 1450
`wwwnsptogov
`
`APPLICATION NO.
`
`
`
`
`
` F ING DATE
`
`FIRST NAMED INVENTOR
`
`ATTORNEY DOCKET NO.
`
`
`
`
`
`CONF {MATION NO.
`
`12/ 170, 191
`
`07/09/2008
`
`Masafumi Tsutsui
`
`079195—0566
`
`1644
`
`05/10/2010
`7590
`53080
`MCDERMOTT WILMEMERY LLP
`600 13TH STREET, NW
`WASHINGTON, DC 20005-3096
`
`WEISS, HOWARD
`PAPER NUMBER
`
`ART UNIT
`
`2814
`
`MAIL DATE
`
`05/10/2010
`
`DELIVERY MODE
`
`PAPER
`
`Please find below and/or attached an Office communication concerning this application or proceeding.
`
`The time period for reply, if any, is set in the attached communication.
`
`PTOL—90A (Rev. 04/07)
`
`IP Bridge Exhibit 2304
`IP Bridge Exhibit 2304
`TSMC v. Godo Kaisha IP Bridge 1
`TSMC v. Godo Kaisha IP Bridge 1
`IPR2017-01844
`
`IPR2017-01844
`
`
`
`
`
`Office Action Summary
`
`Application No.
`
`Applicant(s)
`
`12/170,191
`
`Examiner
`
`HOWARD WEISS
`
`TSUTSUI ET AL.
`
`Art Unit
`
`2814 -
`
`-- The MAILING DA TE of this communication appears on the cover sheet with the correspondence address --
`Period for Reply
`
`A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS,
`WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.
`Extensions of time may be available under the provisions of 37 CFR 1.136(a).
`In no event however may a reply be timely filed
`after SIX (6) MONTHS from the mailing date of this communication.
`If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
`-
`- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).
`Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any
`earned patent term adjustment. See 37 CFR 1.704(b).
`
`Status
`
`1)IXI Responsive to communication(s) filed on 29 March 2010.
`
`2a)I:I This action is FINAL.
`
`2b)IZI This action is non-final.
`
`3)I:I Since this application is in condition for allowance except for formal matters, prosecution as to the merits is
`
`closed in accordance with the practice under EX parte Quayle, 1935 CD. 11, 453 O.G. 213.
`
`Disposition of Claims
`
`4)IZI Claim(s) 15-36 is/are pending in the application.
`
`
`4a) Of the above Claim(s)
`
`is/are withdrawn from consideration.
`
`5)I:I Claim(s) _ is/are allowed.
`
`6)IXI Claim(s)fl is/are rejected.
`
`7)I:I Claim(s) _ is/are objected to.
`
`8)I:I Claim(s) _ are subject to restriction and/or election requirement.
`
`Application Papers
`
`9)I:I The specification is objected to by the Examiner.
`
`
`10)I:I The drawing(s) filed on
`
`is/are: a)I:I accepted or b)I:I objected to by the Examiner.
`
`Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
`
`Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
`
`11)I:I The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.
`
`Priority under 35 U.S.C. § 119
`
`12)I:I Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)—(d) or (f).
`
`a)I:I All
`
`b)I:I Some * c)I:I None of:
`
`1.I:I Certified copies of the priority documents have been received.
`
`2.I:I Certified copies of the priority documents have been received in Application No.
`
`
`
`3.I:I Copies of the certified copies of the priority documents have been received in this National Stage
`
`application from the International Bureau (PCT Rule 17.2(a)).
`
`* See the attached detailed Office action for a list of the certified copies not received.
`
`Attachment(s)
`
`4) D Interview Summary (PTO-413)
`1) D Notice of References Cited (PTO-892)
`Paper No(s)/Mai| Date. _
`2) D Notice of Draftsperson‘s Patent Drawing Review (PTO-948)
`5) I:I Notice of Informal Patent Application
`3) IZI Information Disclosure Statement(s) (PTO/SB/08)
`Paper No(s)/Mai| Date 1/22/2010. 6) D Other:
`
`U.S. Patent and Trademark Office
`
`PTOL-326 (Rev. 08-06)
`
`Office Action Summary
`
`Part of Paper No./Mai| Date 20100506
`
`
`
`Application/Control Number: 12/170,191
`
`Page 2
`
`Art Unit: 2814
`
`Attorney's Docket Number: 079195-0566
`
`Filing Date: 7/9/2008
`
`Continuing Data: Continuation of 10/859,219 (6/3/2004 now U.S. Patent No. 7,205,615)
`
`which is a continuation of 11/730,988 (4/5/2007 now U.S. Patent No.
`
`7,417,289); RCE established 3/29/2010
`
`Claimed Foreign Priority Date: 6/16/2003 (JPX)
`
`Applicant(s): Tsutsui et al. (Umimoto, Akamatsu)
`
`Continued Examination Under 37 CFR 1.114
`
`Examiner: Howard Weiss
`
`1 .
`
`A request for continued examination under 37 CFR 1.114, including the fee set forth
`
`in 37 CFR 1.17(e), was filed in this application after final rejection. Since this
`
`application is eligible for continued examination under 37 CFR 1.114, and the fee set
`
`forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action
`
`has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on
`
`3/29/2010 has been entered.
`
`Claim Rejections - 35 USC § 103
`
`. The following is a quotation of 35 U.S.C.103(a) which forms the basis for all
`
`obviousness rejections set forth in this Office action:
`
`(a) A patent may not be obtained though the invention is not identically disclosed or described as set
`forth in section 102 of this title,
`if the differences between the subject matter sought to be patented
`and the prior art are such that the subject matter as a whole would have been obvious at the time
`the invention was made to a person having ordinary skill
`in the art to which said subject matter
`pertains. Patentability shall not be negatived by the manner in which the invention was made.
`
`This application currently names joint inventors.
`
`In considering patentability of the
`
`claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the
`
`various claims was commonly owned at the time any inventions covered therein
`
`were made absent any evidence to the contrary. Applicant
`
`is advised of the
`
`obligation under 37 CFR 1.56 to point out the inventor and invention dates of each
`
`claim that was not commonly owned at the time a later invention was made in order
`
`
`
`Application/Control Number: 12/170,191
`
`Page 3
`
`Art Unit: 2814
`
`for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35
`
`U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).
`
`3. Claims 15 to 21 and 23 to 34 and 36 are rejected under 35 U.S.C. 103(a) as being
`
`unpatentable over Xiang et al. (US. Patent No. 6,437,404) and Matsuda et al. (US.
`
`Patent No. 6,870,230).
`
`Xiang et al. show most aspects of the instant
`
`invention (e.g. Figures 1
`
`to 11)
`
`including:
`
`> MISFET 10 with an active region in a semiconductor substrate 110 and defined
`
`between isolation regions 60,62 with said isolation regions’
`
`lower surfaces
`
`located in and in contact with the semiconductor substrate
`
`a gate insulating film 58 made of the material claimed (Column 3 Lines 53 to 55)
`
`a gate electrode 56 made of polysilicon or metal (Column 3 Lines 50 to 53)
`
`source/drain regions 20,22 formed on both sides of said gate electrode and
`
`comprising extended impurity regions 50,52, main impurity regions 64,66 and
`
`silicide layers 26,28
`
`a silicon nitride film 80,82 formed over the side surface but not on an upper
`
`surface of the gate electrode and over and in contact with the source drain
`
`regions
`
`interlevel insulating film 86 formed on said silicon nitride film and sidewalls 70,72
`
`formed on said gate electrode’s side surfaces
`
`Xiang et al. do not show the main impurity regions being heavily doped and the
`
`extended impurity regions being lightly doped and in contact with the main impurity
`
`regions,
`
`the gate insulating film formed only under a lower surface of the gate
`
`electrode, a thin film interposed between the silicon nitride film and the source drain
`
`regions, a contact plug that passes through the interlevel
`
`insulating film and the
`
`silicon nitride film in contact with the source/drain regions.
`
`
`
`Application/Control Number: 12/170,191
`
`Page 4
`
`Art Unit: 2814
`
`Matsuda et al. teach (e.g. Figures 2, 3 and 9) to form main impurity regions 12 being
`
`heavily
`
`doped and the extended impurity regions 7 being lightly doped and in
`
`contact with the main impurity regions, to form a gate insulating film 3 only under a
`
`lower surface of the gate electrode 6a, to form a thin film 8a between a silicon nitride
`
`film 9a and the source/drain regions 7,12 and to provide a contact plug 16a to pass
`
`through a interlevel
`
`insulating film 13 and the silicon nitride film contacting the
`
`source/drain regions to suppress the variation in the width of the sidewalls (Column
`
`11 Lines 49 to 51). It would have been obvious to a person of ordinary skill in the art
`
`at the time of invention to form a gate insulating film only under a lower surface of
`
`the gate electrode,
`
`to form a thin film between a silicon nitride film and the
`
`source/drain regions and to provide a contact plug to pass through a interlevel
`
`insulating film and the silicon nitride film to contact the source/drain regions as
`
`taught by Matsuda et al. in the device of Xiang et al. to suppress the variation in the
`
`width of the sidewalls.
`
`In reference to the claim language pertaining to the ability of the silicon nitride film to
`
`generate stress in the channel
`
`region substantially parallel
`
`to the gate length
`
`direction, the claiming of a new use, new function, or unknown property which is
`
`inherently present in the prior art does not necessarily make the claim patentable. In
`
`re Best, 195 USPQ 430, 433 (CCPA 1977) and In re Swinehart, 439 F. 2d 210, 169
`
`USPQ 226 (CCPA 1971); please see MPEP § 2112. Since Xiang et al. show all the
`
`features of the claimed invention, the ability of the silicon nitride film to generate
`
`stress in the channel region substantially parallel to the gate length direction is an
`
`inherent property of Xiang et al. and Matsuda et al.’s invention.
`
`4. Claims 22 and 35 are rejected under 35 U.S.C. 103(a) as being unpatentable over
`
`Xiang et al. and Matsuda et al., as applied to Claim 15 above, and in further view of
`
`Tatsuta (US. Patent No. 5,023,676).
`
`
`
`Application/Control Number: 12/170,191
`
`Page 5
`
`Art Unit: 2814
`
`Xiang et al. and Matsuda et al. show most aspects of the instant
`
`invention
`
`(Paragraph 3) except for the principle surface of the substrate being substantially in
`
`the {100} plane and the gate length direction is substantially a <011> direction and
`
`the silicon nitride film directly in contact with the side surfaces of the gate electrode.
`
`Tatsuta teaches (e.g. Figure 3 and Column 1 Lines 44 to 66) to have the principle
`
`surface of the substrate 101 to be substantially a {100} plane and the gate length
`
`direction 102 is substantially a <011> direction and to have a silicon nitride film 109
`
`directly in contact with the side surfaces of the gate electrode 103 as a typical
`
`arrangement for a MISFET and helps to increase the transistor speed (Column 2
`
`Lines 29 to 46). It would have been obvious to a person of ordinary skill in the art at
`
`the time of invention to have the principle surface of the substrate to be substantially
`
`a {100} plane and the gate length direction is substantially a <011> direction and to
`
`have a silicon nitride film directly in contact with the side surfaces of the gate
`
`electrode as taught by Tatsuta in the device of Xiang et al. and Matsuda et al. as a
`
`typical arrangement for a MISFET and helps to increase the transistor speed.
`
`5. Applicant's arguments filed 3/29/2010 have been fully considered but they are not
`
`Response to Arguments
`
`persuasive. In reference to the presence of lightly and heavily doped regions in the
`
`source/drain regions, this is taught by Matsuda et al. as the amended rejections
`
`above state. In reference to the formation of the gate insulating layer in Xiang et al.,
`
`this can be accomplished by various means known to one of ordinary skill in the art.
`
`One way would be to selectively grow an gate insulating layer on the exposed
`
`substrate surface in the gap before forming the gate electrode. Another is leave the
`
`dummy gate oxide layer 132 in the gap and then form the gate electrode on top,
`
`especially if the optional channel implantation step is skipped (see Column 6 Lines
`
`46 to 52).
`
`In view of these reasons and those set forth in the present office action,
`
`the rejections of the stated claims stand.
`
`
`
`Application/Control Number: 12/170,191
`
`Page 6
`
`Art Unit: 2814
`
`Conclusion
`
`6. Papers related to this application may be submitted directly to Art Unit 2814 by
`
`facsimile transmission. The faxing of such papers must conform with the notice
`
`published in the Official Gazette, 1096 OG 30 (15 November 1989). The Art Unit
`
`2814 Fax Center number is (5??) 2?3~83flfl. The Art Unit 2814 Fax Center is to be
`
`used only for papers related to Art Unit 2814 applications.
`
`7. Any inquiry concerning this communication or earlier communications from the
`
`examiner should be directed to Howard Weiss at (571) 272-1720 and between the
`
`hours of 7:00 AM to 3:00 PM (Eastern Standard Time) Monday through Friday or by
`
`e-mail via Jed If attempts to reach the examiner by
`
`telephone are unsuccessful,
`
`the examiner’s supervisor, Wael Fahmy, can be
`
`reached on (571) 272-1705.
`
`8.
`
`Information regarding the status of an application may be obtained from the Patent
`
`Application Information Retrieval (PAIR) system. Status information for published
`
`applications may be obtained from either Private PAIR or Public PAIR. Status
`
`information for unpublished applications is available through Private PAIR only. For
`
`more information about the PAIR system, see http://pair-direct.uspto.gov. Should
`
`you have questions on access to the Private PAIR system, contact the Electronic
`
`Business Center (EBC) at 866-217-9197 (toll-free).
`
`