||||||||||||l||||||||||l||||||l||||||||||||||||||||||||||||||||||l||||||||||||||||l|||||||
`
`US 20020145156A1
`
`{19) United States
`{12) Patent Application Publication (10) Pub. No.: US 200210145156 A1
`
`(43) Pub. Date: Oct. 10, 2002
`lgaraslii et al.
`
`SEMICONDUCTOR DEVICE AND METHOD
`FOR MANUFACTURING THE SAME
`
`Publication Classification
`
`(54)
`
`[75)
`
`Inventors: Motoshige Igarushi, Tokyo (JP);
`Hiroyuki Aniisliiro, Tokyo (JP)
`
`Correspondence Address:
`McDermott, Will & Emery
`600 13th Street, N.W.
`Washington, DC 20005-3096 (US)
`
`(73)
`
`Assignec: MITSUBISHI DENKI KABUSHIKI
`KAISHA
`
`(21)
`
`App]. No:
`
`09i971,958
`
`(22)
`
`Filed:
`
`Oct. 9, 2001
`
`(30)
`
`Foreign Application Priority Data
`
`Apr. 6, 2001
`
`(JP) ...................................... zeal-108720
`
`WW
`
`mm,
`[Inna
`
`Int. CL" ......................... H01L 29180; H011. 31/112
`(51)
`(52) U.S.C|.
`.............................................................. 257i262
`
`(57)
`
`ABSTRACT
`
`To provide a semiconductor device with reduced parasitic
`capacity in the vicinity ol‘ gale electrodes, and a method for
`manufacturing such a semiconductor device. The semicon-
`ductor device comprises a gate electrode formed on a silicon
`semiconductor substrate 1 through a gale oxide film, and a
`pair of impurity diiIusion layers formed on the surface
`region of the silicon semiconcluclorsubslralc at both sides of
`the gate electrode. A silicon nitride film acting as a sidewall
`spacer is formed so as to cover the sidewall of the gate
`electrode. and the silicon nilrido film is allowed to extend to
`the surface of the silicon semiconductor substrate 1 in the
`vicinity of the gate electrode in a substantially L~shapcd
`profile.
`
`
`IP Bridge Exhibit 2212
`IP Bridge Exhibit 2212
`TSMC v. Godo Kaisha IP Bridge 1
`TSMC V. Godo Kaisha IP Bridge 1
`IPR2017-01843
`
`IPR2017-01843
`
`
`
`
`
`
`é,
`
`\\\\\\\‘\\“
`
`/V
`
`
`
`

`

`Patent Application Publication Oct. 10, 2002 Sheet 1 of 12
`
`US 2002/0145156 A1
`
`
`
`
`
`Am.
`
`
`
`
`mm.
`
`
`ml,“
`
`
`4
`
`
`
`6g51%,,‘¢‘\\'\"\‘-\‘%\ 'f I
` \\\\V«\.\\\\\\VISIT" ‘I
`’1W.
`
`
`
`
`
`
`
`
`
`
`..
`35.
`\‘w‘
`NWEWQ .mmm Tc
`
`
`
`
`mum mum
`
`
`
`
`I
`
`(w
`
` F
`
`

`

`Patent Application PublicatiOn
`
`Oct. 10, 2002 Sheet 2 of 12
`
`US 20030145156 A1
`
`$2xWhirl/’17%1
`Iiifffnai4rid?
`
`Fig. 4
`
`\ \
`
`\
`
`\xN‘kw‘
` \ALW’f”!’.’l0.3.0’f
`
`1174""71.1”"! ‘m\\\w
`
`
`
`
`AWVQQ'
`AmII-
`
`L
`
`
`
`

`

`Patent Application Publication
`
`Oct. 10, 2002 Sheet 3 of 12
`
`US 2002/0145156 A1
`
`" —_
`
`Fig. 5A
`
`4a
`
`33
`
`
`
`
`
`
`Fig. 5B
`
`
`3k\\\‘\\\\V:i
`
`
`2r.
`
`1 1
`
`
`
`MW
`mum
`
`
`
`
`
`
`
`
`gal3\\)'lll
`
`
`

`

`Patent Application Publication
`
`Oct. 10, 2002 Sheet 4 of 12
`
`US 2002(0145156 Al
`
`\
`
`
`
`“'1’”!7””’A
`
`W
`
`i
`
`anL
`
`‘.h
`
`\
`
`[WSW
`
`VIII/{1445715V.54...!“
`gmJ\
`VII/lf/fiflflffi
`
`1“.
`
`
`
`

`

`Patent Application Publication Oct. 10, 2002 Sheet 5 of 12
`
`US 2002M] 451 56 Al
`
`1..«xxxxV!&m
`\§nk:
`Elm?
`
`I9.\l?my
`1..VA
`
`3amas_
`_...I.§J“\\m
`yifl/fflifl.‘
`
`
`
`Vijmfl
`
`1|
`
`
`
`
`
`
`

`

`Patent Applicatiou l’uhlicatinn
`
`Oct. 10, 2002 Sheet 6 0f 12
`
`US 20030145156 Al
`
`W\
`mum
`
`15
`
`L‘INI§wafllmww
`
`?”’4r.fyluf”’d
`u\\.\.\1m1&
`
`Vms
`'“II/Ifi/II/I‘
`It‘ll.§.
`\IIXI
`
`I
`
`
`’IflfllVlf’\\l.‘-
`\\\\\
`
`
`

`

`Patent Application Publication Oct. 10, 2002 Sheet. 7 of 12
`
`US 2002101451 56 AI
`
`\‘Lx‘fia‘//
`
`I
`
`
`
`in
`
` h\\\\\\\\\13:E%"!E9.\\\\\\\\\\\"
`
`
`
`
`
`
`
`
`
`
`
`
`
`'
`
`It ‘
`
`ll]1AE
`I”;
`/{4‘I/E.
`@351
`
`m»
`S\\.\\\\\\\\“
`"i§iE ‘ I:an iN
`V.”
`
`‘r :
`1cm}; .m'ne (
`[a
`
`
`
`
`E aw:
`
`\\\
`
`
`
`
`
`ygg-f/E
`
`
`915
`
`‘\
`
`~>\\\\>‘*~.>\\\;~>>\>:
`
`
`

`

`Patent Application Publication
`
`Oct. 10, 2002 Sheet 8 of 12
`
`US 2002/0145156 A]
`
`Wl
`
`E
`
`W
`
`Wflux-“ova:
`
`1.1
`5
`
`I §
`
`§1
`",2
`
`“.rW"§\wm VIII/filial.‘m“
`rllilllllif/d'xk«WWWW.
`rill/illlllj'“WWW“4 \\\\\\\\}
`MSW
`’1.—WWrW,
`.Vlfiiffldri/la‘
`
`Fig. 138
`
`
`
`
`
`
`
`
`

`

`Patent Application Publication Oct. 10, 2002 Sheet 9 of 12
`
`US 2002/0145156 A1
`
`Fig. 14
`
`
`
`
`$5 filing“VIII;“““g’il§i‘3 5
`8
`v
`~
`F.1
`
`I" ‘h 4% 1
`'
`
`
`4
`
`
`
`
`
`
`
`WimmJn\\\\\mmfld\mm:
`
`
`
`
`
`
`

`

`Patent Application Publication Oct. 10, 2002 Sheet 10 0f 12
`
`US 2002f0145156 Al
`
`Fig. 16
`
`103
`
`107
`
`
`
`106
`'
`
`
`M? g
`
`
`m”,
`
`
`
`

`

`Patent Application Publication Oct. 10, 2002 Sheet 11 of 12
`
`US 200250145156 A1
`
`01
`02 0.50
`
`[96] (30+ 13) /30
`
`AND'
`
`l-v...
`
`5:3
`""‘--..
`.)
`
`NC
`
`---------01
`
`.03(UL.4.»
`0")
`.Q
`:5
`W
`
`C.)
`
`[1!un'q1919
`
`Fig.17
`
`[urn]
`
`0.10
`
`0.14
`
`0.18
`
`0.25
`
`0.35
`
`
`
`Thechangeofthecapacitybetweenthegateandthecontact
`
`
`
`
`
`

`

`Patent Application Publication Oct. 10, 2002 Sheet 12 of 12
`
`US 2002/0145156 A1
`
`Fig. 18
`
`PRIOR ART
`
`103
`103
`103b\’ 1033
`$1039.]
`103b
`107 108
`
`
`.
`" 35
`\i, -' $3M? \\
`
`
`
`
`
`Q. "“‘—“§ 105
`
`
`104
`
`
`101
`
`104
`
`Fig. 19
`
`PRIOR ART
`
` 1%“ 107
`
`108
`fl§flkw 105
` "I‘m
` ‘W’IIA
`
`

`

`US 2002t’0145156 A1
`
`Oct. 10, 2002
`
`SEMICONDUCTOR DEVICE AND METHOD FOR
`MANUFACTURING THE SAME
`
`BACKGROUND OF THE INVENTION
`
`[0001]
`
`1. Field of the Invention
`
`[0002] The present invention relates to a sentimnductor
`device, and a method for manufacturing the semiconductor
`device, specifically to the gate structure of an MOS transis-
`tor and the contact structure that contains gate wirings and
`LIC (local interconnect).
`
`[0003]
`
`2. Background Art
`
`[0004] Concurrent with the size reduction of semiconduc-
`tor elements, the margin of the areas for forming contacts
`from the upper layer to the substrate also tends to decrease.
`Therefore, in order to prevent the occurrence of electrical
`short-circuiting from the element-isolating end to the sub-
`strate when a contact is out of an active region, methods for
`forming contacts known as a borderless contact structure or
`a self align contact structure (hereafter referred to as SAC
`structure) are positively adopted.
`
`In the SAC structure, materials tltat ltave an etching
`[0005]
`selection ratio with a silicon oxide film often used as an
`interlaycr insulating film are required. An example of such
`materials is silicon nitride film. Therefore silicon nitride
`lilms are often used in the vicinity of the gate electrodes of
`MOS transistors of an SAC structure.
`
`[0006] FIG. 16 is a schematic sectional view that shows
`the configuration of an MOS transistor of an SAC structure.
`This MOS transistor is composed of a gate electrode 103
`formed on a silicon semiconductor substrate 101 through a
`gate oxide film 102, and a pair of impurity diffusion layers
`104 formed on the surface region of the silicon semicon-
`ductor substrate 101 at the lioth sides of the gate electrode
`103. Here, the gate electrode 103 has a salicide structure
`consisting of a lower—layer polysilioon film 103a and an
`upper-layer silicide film 1031). Another silicide film 105 is
`formed on the surface layers ofthe impurity diffusion layers
`104 by salieide forming.
`
`[0007] A sidewall spacer 107 is formed on the sidewall of
`the gate electrode 103. A silicon nitride film 108 is formed
`so as to cover the surface of each of the sidewall spacer 107,
`the silicide film 105, and the silicide film 1031'). The silicon
`nitride film 108 functions as the etching stopper film [or
`inhibiting the contact hole from reaching the gate electrode
`103 or the element—isolating end, even if the contact hole of
`the contact clectrorte 106 connected to the impurity dilIusion
`layers 104 is misaligned.
`
`In such a conventional MOS transistor of the SAC
`[0008]
`structure, the places where the silicon nitride film is used
`include 1) the sidewall spacer 107 of the transistor gate, and
`2)
`the etching stopper film 108 for preventing junction
`leakage or wiring short-circuiting when the contact hole,
`Lit: wirings, and the like are disposed in the vicinity of the
`element-isolating film or the gate electrode 103.
`
`[0009] H0wever, since the dielectric constant of the silicon
`nitride film is as high as twice the dielectric constant of the
`silicon oxide film or higher, the silicon nitride film increases
`the capacity between the gate electrode 103 and the impurity
`diffusion layers 104 such as the sourcefdrain, the capacity
`between the gate electrodes 103 of the transistors adjacent to
`
`each. other, the capacity between the gate electrode 103 and
`the contact electrode 106, and the capacity between Il'le gate
`electrode 103 and the LIC wiring. Increase in capacity is
`particularly significant when the LIC wirings are formed in
`parallel along the transistor gate in order to lower resistance
`with the source or the drain.
`
`[0010] FIG. 17 is a schematic diagram showing the gate
`overlapping capacity in each generation.
`It
`is seen from
`FIG. 17 that with each succeeding generation, the propor-
`tion of the capacity between the gate electrode and the
`contact
`((22)
`increases in comparison with the capacity
`between the gate electrode and the ditfusetl layer (C1). The
`reasons are decrease in pitch of gate electrodes or the
`distance between the gate electrode and the contact hole
`with down sizing, and increase in the proportion of the
`nitride filrn occupying the insulating film in the vicinity of
`the gate resulting in the elevation of effective dielectric
`constant. Increase in such parasitic capacity has interfered
`with advantages due to down sizing such as high speed and
`low power consumption.
`
`[0011] Furthermore, as FIG. 18 shtJWs, when the pitch of
`transistors is shortened, a problem of difficulty of forming
`silicide ou the impurity ditfusion layer 104 surrounded by
`the sidewall spacer 107 arises. This is because the formation
`of a refractory metal layer is difiicult by methods such as
`sputtering, since the sidewall spacer 10’? fills the space
`between gale electrodes 103. Also, a problem in which the
`stress of the nitride film inhibits the growth of silicide
`between gate electrodes arises.As a result, silicide resistance
`rises, inhibiting the high-speed operation of the device.
`
`[0012] On the other hand, since a contact hole that con-
`Itects a gate electrode and an impurity diffusion layer simul-
`taneously (hereafter referred to as a shared contact) can
`reduce the memory cell size,
`it is used in memories that
`require high integration, such as SRAM cells. FIG. 19 is a
`schematic sectional view showing an exa mple of an MOS
`transistor that has a shared contact electrode 114. Since a
`shared contact is characterized in a structure to connect a
`gate electrode at the upper portion of the electrode, it can
`connect a gate electrode and an impurity dill‘usion layer
`simultaneously without adding a special mask or an ion
`implantation step.
`
`[0013] However, when a sidewall spacer 100' or an etching
`stopper film 108 as shown in FIGS. 16 and 18 is used, the
`portions of the sidewall spacer 10? and the etching stopper
`film 108 cannot contribute to connection to at
`least an
`impurity diffusion layer 105 as FIG. 19 shows. Therefore,
`the shared contact cannot be scaled to meet the requirements
`of down sizing, as FIG. 19 shows, the size reduction and
`high integration of memory cells cannot be achieved.
`
`Furthermore, with decrease in the width Lg of the
`[0014]
`gate electrode 103 of a transistor, problems of increased
`wiring resistance and unstable resistance when silicide is
`formed arise.
`
`SUMMARY OF THE INVENTION
`
`In order to solve the above—described problems, the
`[0015]
`first object ol‘ the present invention is to achieve the [U rthcr
`reduction of parasitic capacity in the vicinity of the gate
`electrode.
`
`

`

`US 20030145156 A1
`
`Oct.
`
`1 t], 2002
`
`[0016] The second object of the present invention is to
`provide a semiconductor device that has a low—resistance
`silicide layer between gates even if the pitch of the gate is
`reduced.
`
`invention is to
`[0017] The third object of the present
`inhibit
`the occurrence of defective junction leakage and
`increased contact resistance by optimizing shapes of respec-
`tive films constituting a gate.
`
`invention is to
`[0018] The fourth object of the present
`further reduce the diameter of shared contacts.
`
`invention is to
`[0019] The fifth object of the present
`provide a semiconductor device that has a low-resistance
`gate electrode even if the size of memory cells is reduced,
`and the gate width is narrowed.
`
`[0020] According to one aspect of the present invention, a
`semiconductor device comprises a gate electrode formed on
`a semiconductor substrate through a gate insulating film, a
`pair of impurity dill'usion layers formed on the surface
`region of the semiconductor substrate at both sides of the
`gate electrode, and a first insulating film formed so as to
`cover the sidewalls of the gate electrode. The first insulating
`film extends to tlte surface area of the semiconductor sub-
`strate in the vicinity of the gate electrode.
`
`[002]] According to another aspect of the present inven-
`tion, a method for manufacturing a semiconductor device
`comprises the following steps. Firstly a gate electrode is
`formed on a semiconductor substrate through a gate insu—
`lating film. Secondly a first insulating film is formed so as
`to cover the top surface and the sides of the gate electrode,
`and the surface the semiconductor substrate. ThirdIy an
`etching mask film [or etching the first insulating film is
`formed on the first insulating ftlrrt. Fourthly the etching mask
`film is removed except from the side of the gate electrode by
`anisotropic etching, and the first insulating film is removed
`by continuing the etching using the etching mask film
`remaining on the sidewalls ofthe gate electrode as the mask,
`therefore the first insttlating film which has a configuration
`to extend from the sidewalls of the gate electrode to the
`surface area of the semiconductor substrate underneath [Ire
`remaining etching mask film is made. Fifthly the etching
`mask film is removed. Sixthly a second insulating film is
`formed on the surface of the semiconductor substrate, so as
`to cover the gate electrode and the semiconductor substrate.
`
`[0022] According to the present invention, since the side-
`wall spacer is produced by forming a first insulating film
`having an l.—shaped cross section so as to extend from the
`sidewalls of gate electrodes to the surface of the semicon-
`ductor substrate, the thickness and volume of the sidewall
`spacer in the lateral direction of the gate electrodes can be
`minimized, and parasitic capacities between gale electrodes
`and between the gate electrode and the contact electrode can
`be reduced.
`
`[0023] Other and fu rtlter objects, features and advantages
`of the invention will appear more fully from the following
`description.
`
`BRIEF DESCRIPTION OF THE DRAWINGS
`
`[0025] FIG. 2 is a schematic sectional view showing the
`details of dimensions of each film constituting the peripher)r
`of a gate electrode in the semiconductor device of FIG. 1;
`
`[0026] FIG. 3 is a schematic sectional view showing a
`comparative example for illustrating the effect of the semi-
`conductor device according to First Embodiment;
`
`[0027] FIG. 4 is a schematic sectional view showing
`another comparative example for illustrating the effect of the
`semiconductor device according to First Embodiment;
`
`[0028] FIGS. 5A to SE are schematic sectional views
`showing the sequence of steps for manufacturing the semi—
`conductor device according to First Embodiment;
`
`[0029] FIG. 6 is a schematic sectional view showing a
`semiconductor device according to Second Embodiment of
`the present invention;
`
`[0030] FIG. 7 is a schematic sectional view showing
`another semiconductor device according to Second Embodi—
`ment of the present invention;
`
`[0031] FIGS. 8A to 8D are schematic sectional views
`showing still another semiconductor device according to
`Second Embodiment of the present invention;
`
`[0032] FIG. 9 is a scltematic sectional view showing a
`semiconductor device according to Third Embodiment of
`the present invention;
`
`[0033] FIG. 10 is a schematic sectional view showing a
`semiconductor device according to Fourth Embodiment of
`the present invention;
`
`[0034] FIGS. 11A to 11C are schematic sectional vieWS
`showittg the sequence of steps for manufacturing the semi~
`conductor device according to Fourth Embodiment;
`
`[0035] FIG. 12 is a schematic sectional view showing a
`semiconductor device according to Fifth Embodiment of the
`present invention;
`
`[0036] FlGS. 13A and 13B are schematic sectional views
`showing the sequence of steps for manufacturing the semi~
`conductor device according to Fifth Embodiment;
`
`[0037] FIG. 14 is a schematic sectional view showing a
`semiconductor device according to Sixth Embodiment of the
`present invention;
`
`[0038] FIGS. 15A and 15]} are schematic sectional views
`showing the sequence of steps for manufacturing the semi—
`conductor device according to Sixth Embodiment;
`
`[0039] FIG. 16 is a schematic sectional view showing the
`configuration of a conventional MOS transistor of an SAC
`structure;
`
`[0040] FIG. 17 is a schematic diagram showing the gate
`overlapping capacity in each generation;
`
`[0041] FIG. 18 is a schematic sectional view sltowing the
`configuration of another converttiotral MOS transistor of an
`SAC structure; and
`
`[0024] FIG. 1 is a schematic sectional view showing a
`semiconductor device according to First Embodimentof the
`present invention;
`
`[0042] FIG. 19 is a schematic sectional view showing the
`configuration of another conventional MOS transistor of an
`SAC structure.
`
`

`

`US 20030145156 A1
`
`Oct. 10, 2002
`
`DETAILED DESCRIPTION OF Tl IE
`PREFERRED EMBODIMENTS
`
`[0043] First Embodiment
`
`[0044] FIG. 1 is a schematic sectional view showing a
`semiconductor device according to First Embodiment of the
`present invention. The configuration of the semiconductor
`device of First Embodiment will be described below refer—
`ring to FIG. 1. The semiconductor device of First Embodi—
`ment is art example of MOS transistors of an SAC structure
`to which the present invention is applied, and comprises a
`gate electrode 3 formed on a silicon semioonductorsuhstrate
`1 through a gate oxide film 2; a pair of impurity diffusion
`layers 4 of sourceidrain difl'used layers formed on the
`surface region of the silicon semiconductor substrate 1 in the
`both sides of the gate electrode 3; a silieide film 5 formed on
`the surface of the impurity diffusion layers 4; and a contact
`electrode 6 electrically connected to the siticidc film 5.
`
`[0045] Silicon nitride films 7 are formed on the sidewalls
`of the gate electrode 3. These silicon nitride films 7 are
`formed so as to extend from the sidewalls of the gate
`electrode 3 to the surface of the silicon semiconductor
`substrate 1, and have substantially L-shaped cross section
`along the direction perpendicular to the direction of the gate
`electrode 3 as FIG. 1 shows.
`
`[0046] The gate electrode 3 has a salicide structure con-
`sisting of two layers, a polysilicon film 3n and a silicide film
`3b such as titanium silicide (TiSiz). The silicide film 5 on the
`impurity diffusion layer 4 and the siticide film 3b constitutes
`the upper portion of the gate electrode 3 is formed in the
`same step by salicidation.
`
`[0047] A silicon nitride film 8 is l'onned so as to cover the
`gate electrode 3 and the surface of the silicon semiconductor
`substrate 1. The silicon nitride film 8 is a film that functions
`as an etching stopper film when forming the contact hole of
`the contact electrode 6 that reaches the impurity diffusion
`layer 4, and inhibits the contact hole to reach the gate
`electrode 3 or the element-isolating end even if the mask is
`misaligned to some extent when the contact hole is formed.
`
`In the area where silicon nitride films 7 are formed,
`[0048]
`the silicon nitride film 8 covers the sidewall of the gate
`electrode 3 or the surface of the silicon semiconductor
`substrate 1 through the silicon nitride films 7. Also, the
`silicon nitride film 8 is formed so as to cover the surface of
`the silicide film 3b on the gate electrode 3, and the surface
`of the silicide film 5 on the impurity difiusion layer 4.
`
`In the semiconductor device of First Embodiment,
`[0049]
`the silicon nitride film 7 formed on the sidewall ofthe gate
`electrode 3 functions as a sidewall spacer, and when the
`LDD structure of an MOS transistor is formed as described
`later, the silicon nitride film 7 becomes a mask for forming
`a high-concentration impurity dilfusion layer 4b. As FIG. 1
`shows, since the silicon nitride film 7 as a sidewall spacer is
`formed in a substantially uniform thickness so as to cover on
`the sidewall of the gate electrode 3 and the specific range the
`Surface of the silicon semiconductor substrate 1, the thick—
`ness and volume of the silicon nitride film 7, particularly
`present on the sides of the gate electrode 3. can be signifi-
`cantly reduced. At
`the same time,
`the expansion of the
`silicon nitride film 8 formed on the silicon nitride film 7 in
`the lateral direction can be inhibited, minimising also the
`thickness and volume of the silicon nitride film 8 on the
`
`sides of the gate electrode 3. Thus, the parasitic capacity
`produced between the gate electrode 3 and the contact
`electrode 6, or between gate electrodes 3 adjacent to each
`other can be minimized by decreasing the volume occupied
`by the silicon nitride film of a high dielectric capacity in the
`sidewalls of the gate electrode 3.
`
`[0050] FIG. 2 is a schematic sectional view showing the
`details of dimensions of each film constituting the periphery
`of a gate electrode 3 in the semiconductor device of FIG. I.
`In First Embodiment, as FIG. 2 shows, the configuration of
`the sidewall spacer of the gate electrode 3 of the MOS
`transistor is determined so as to satisfy the following for—
`mula by constituting the sidewall spacer with the silicon
`nitride lilrrt 7, which has a dielectric constant higher at least
`than the dielectric constant of a silicon oxide film (E=3.9) as
`an insulating material:
`Tami In}?!
`
`[0051] where Td is the thickness of the silicon nitride film
`7 on the sides of the gate electrode 3 and the surface of the
`silicon semiconductor substrate 1, and 'l‘sw is the length
`(width) of the silicon nitride film 'i' that extends horimntally
`on the silicon semiconductor substrate 1 from the sides of
`the gate electrode 3 toward the impurity diffusion layer 4.
`
`[0052] Thus, the volume ofthe silicon nitride film 7 on the
`sides of the gate electrode 3 can be minimized by reducing
`the thickness of the silicon nitride film 7 on the sides of the
`gate electrode 3 to to or less the length in the horizontal
`direction (=Td) of the silicon nitride film 7 on the surface of
`the silicon semiconductor substrate 1. Since the thickness of
`the sidewall spacer on the sides of the gate electrode 3 can
`be reduced, the parasitic capacity mainly between the gate
`electrodes 3 adjacent to each other, and between the gate
`electrode 3 and the contact electrode 6 can be minimized.
`
`In the structure of FlG. 2, the silicon nitride film 7
`[0053]
`as a sidewall spacer can be substituted by a dual-layer film
`or multi-layer litm consisting of silicon nitride and silicon
`oxide films. In the case of the structure that contains a silicon
`nitride film in the sidewall spacer, stress with the gate
`electrode 3 can be relieved by reducing the constituting ratio
`of the silicon nitride film.
`
`[0054] Also in the semiconductor device of First Embodi-
`merit, as FIG. 2 show. the configuration of the silicon nitride
`tihn 8 as a etching stopper film is preferably a device
`configuration that satisfies:
`Tb <73), Tilt-17c,
`
`[0055] where ’l‘a represents the thickness of the silicon
`nitride film 8 on the surface of the gate electrode 3, Tb
`represents the thickness of the silicon nitride film 8 on the
`sides of the gate electrode 3, and Te represents the thickness
`of the silicon nitride film 8 on the silicon semiconductor
`substrate 1.
`
`the volume of the silicon
`[0056] As described above,
`nitride film 8 on the sides of the gate electrode 3 can be
`minimized by reducing the tltiekness'lb of the silicon nitride
`film 8 on the sides of the gate electrode 3 than the thickness
`Ta on the surface of the gate electrode 3 and the thickness
`Tc on the silicon semiconductor substrate 1, and the parasitic
`capacity mainly between the gate electrodes 3 adjacent to
`each other, and between the gate electrode 3 and the contact
`electrode 6 can be minimized.
`
`

`

`US 200211145156 At
`
`tlct. 1.0, 2002
`
`[0057] Also, since the silicon nitride film 7 is formed
`along the sidewall of the gate electrode 3 in a uniform
`thickness, the silicon nitride film 8 can be formed on the
`sidewall of the gate electrode 3 in a uniform thickness, and
`[lie surface of the silicon nitride film 8 can be made
`perpendicular to the surface of the silicon semiconductor
`substrate 1. Therefore, even if the contact hole or the LIC
`wiring is misaligned with the gate electrode 3, the contact
`hole or the LIC wiring is prevented from contacting with the
`silicon nitride film 8. Therefore, decrease in the contact area
`of the contact electrode 6 to the impurity diflhtsion layer 4
`(the silicide film 5) can be prevented, stabilizing the contact
`resistance.
`
`In order to form the silicon nitride film 8 so as to
`[0058]
`satisfy the film thickness conditions of 'I‘b-eTa and Tb<Tc,
`the silicon nitride film 8 is formed using the plasma CVD
`method. Thereby, the silicon nitride film 8 that satisfies the
`film thickness conditions of Tb<Ta and Tb<Tc can be
`formed.
`
`[0059] Furthermore, in the semiconductor device of First
`Embodiment, the device configuration that satisfies 'l‘a>'t‘c,
`as shown in FIG. 2, is preferable.
`
`In the SAC structure, the film thickness required
`[0060]
`for making the silicon nitride film 8 that acts as an etching
`stopper is determined from the thickness Ta of the silicon
`nitride film 8 on the surface of the gate electrode 3 subjected
`to the heaviest over-etching. In addition, by making the
`thickness Tc smaller than the thickness Ta, the over—etching
`can be reduced when the contact hole is formed in the
`impurity diffusion layer 4 for embedding the contact elec-
`trode 6. and therefore. the junction leakage mainly caused by
`over—etching can be suppressed. Therefore, parasitic capac-
`ity can be reduced by decreasing the thickness of the silicon
`nitride film 8 that acts as an etching stopper film to a
`minimum required thickness while satisfying the condition
`of Ta>Tc.
`
`[0061] Furthermore, in the semiconductor device of First
`Embodiment, it
`is preferable that the device configuration
`satisfies
`Tim'- 1"?» TH
`
`[0062] with regard to a structure of the sidewall spacer and
`the etching stopper film of the transistor gate.
`
`'Ilsw represents the length
`[0063] As described above,
`(width) of the silicon nitride film 7 in the horizontal direction
`on the silicon semiconductor substrate 1. Th represents the
`thickness of the silicon nitride film 8 on the sidewall of the
`gate electrode 3, and Td represents the thickness of the
`silicon nitride film 7.
`
`[0064] From such configuration, tlte optimal structure for
`devices that adopt shared contact or borderlcss structure in
`consideration of size reduction and device performance.
`
`[0065] The advantage of satisfying Tsw=Tb+Td will be
`described referring to comparative examples of FIGS. 3 and
`4. FIG. 3 shows the case where Tsw>Tb+Td.
`In this
`configuration, when the contact hole to be filled with the
`contact electrode 6 is misaligned toward the gate electrode
`3, the contact hole reaches the silicon semiconductor sub—
`strate l in the state of overlapping with the location of the
`silicon nitride film 7 on the silicon semiconductor substrate
`1. Therefore,
`the contact electrode 6 reaches the tow-
`
`concentration impurity diffusion layer 4 underneath the
`silicon nitride film 7, resulting in the defect of junction
`leakage underneath the silicon nitride film 7. Since the
`junction is shallow underneath the silicon nitride film 7,
`junction leakage occurs easily if the contact hole is disposed
`here. Furthermore, if a silicide film 5 is formed on the
`impurity diffusion layer 4 as shown in FIG. 3. since the
`location of the contact hole becomes out of the silicide film
`5,
`the contact electrode 6 is directly connected to the
`impurity diffusion layer 4, and the problem of very high
`contact resistance arises.
`
`[0066] Also as FIG. 4 shows, if Tswch+Td, since the
`contact electrode 6 interferes with the silicon nitride film 8
`unless the location of the contact electrode 6 is sulficiently
`separated from the gate electrode 3, the contacting area of
`the contact electrode 6 to the impurity difiusion layer 4 (the
`silicide film} decreases. Thereby, the resistance of the con-
`tact electrode 6 and the siticidc film 5 is elevated.
`
`in the configuration of First
`[0067] On the contrary,
`Embodiment shown in FIG. 2 in which 'Isw='lb+'l‘d, even
`if the contact hole is misaligned toward the gate electrode 3,
`since the silicon nitride film 7 is always located underneath
`the silicon nitride film 8 that covers the sidewall of the gate
`electrode 3,
`the contact hole is prevented from passing
`through the silicon nitride film 7 and reaching the underlying
`silicon semiconductor substrate 1. Also, since the distance
`between the contact electrode 6 and the silicon nitride film
`8 can be maximized, the interference between the contact
`electrode 6 and the silicon nitride film 8 can be prevented,
`and decrease in contact
`resistance between the contact
`electrode 6 and the silicide film 5 can be minimized.
`
`[0068] Next, the method for manufacturing the semicon-
`ductor device of First Embodiment will be described. In the
`following description of the manufacturing method,
`the
`major process for forming the silicon nitride film 7 will be'
`described referring to FIGS. 5A to SE, and other processes
`will be described without referring to drawings. First, an
`insulating film for isolating elements is formed on a silicon
`semiconductor substrate 1. Element isolation is performed
`using methods such as the IDCOS method or the trench
`method. Thereafter,
`ion implantation is performed to the
`actin: clement region for forming the well and controlling
`the threshold value.
`
`[0069] Next, a gate oxide film 2 is formed, then a poly-
`silicon film 3n is deposited as the gate electrode material,
`and the gate electrode is patterned. The gate electrode is
`patterned using a photoresist, or an insulating film such as a
`silicon oxide film and a silicon nitride film as the mask.
`
`are
`ions
`impurity
`low-concentration
`[0070] Next,
`implanted using the gate electrode (the polysilicon film 3n]
`as the mask, for forming shallow junction] approaching the
`gate electrode. Thereby, a low-concentration impurity dif-
`fusion layer 40 is formed on the both sides of the silicon
`semiconductor substrate 1 on the both sides of the gate
`electrode. This state is shown in FIG. 5A.
`
`”thereafter, in process steps shown in FIGS. SB to
`[0071]
`St), a silicon nitride film 7 that acts as a sidewall spacer is
`formed on the both sides of the gate electrode 3. The
`sidewall spacer is formed by forming a three—layer structure
`consisting of a silicon oxide film 11, a silicon nitride film 7,
`and a silicon oxide film 12, performing anisotropic etching
`
`

`

`LIS 2002f0145156 A].
`
`Oct. 10, 2007.
`
`to leave these films only on the sidewall of the gate electrode
`3, forming an MOS transistor by introducing an impurity in
`the silicon semiconductor substrate 1, and then removing the
`outermost silicon oxide film 12.
`
`[0072] First, as FIG. SB shows, a silicon oxide film 11 is
`formed so as to cover the upper surface and the sides of the
`gate electrode 3, and the surface of the silicon semiconduc—
`tor substrate 1, and then a silicon nitride film 7 is formed on
`the silicon oxide film 11.
`
`[0073] Next, a silicon oxide film 12, such as BPTEOS and
`NSG, is formed on the silicon nitride film 7. '1‘hereal'ter, as
`FIG. 5C shows, the silicon oxide film 12 on the silicon
`semiconductor substrate 1 is removed by anisotropic etch-
`ing, leaving the silicon oxide film 12 only on the sidewall of
`the gate electrode wnsistiug of a polysilicon film 3n. Then,
`etching is continued using the silicon oxide film 12 as the
`mask to remove the silicon nitride film 7 on the silicon
`semiconductor substrate 1 other than the area underlying the
`silicon oxide film 12, and on the gate electrode. Thereby, as
`FIG. 5C shows. the structure covered with the silicon nitride
`film 7 that has an bshapecl profile from the sidewall of the
`gate electrode 3 to the surface of the silicon semiconductor
`substrate 1 can be formed.
`
`[0074] At this little, by performing etching so as to leave
`the silicon oxide film 11 underlying the silicon nitride film
`7,
`the surface of the silicon semiconductor substrate 1,
`particularly in the impurity ditIusion layer 4 can be re-
`vented lrom bein_ dama_ed
`-
`.
`. -.-=...
`'I
`-
`-.
`
`
`
`
`.-, and to relieve the stress
`.
`-
`.
`..
`
`
`'i or ayer etweert the silicon nitride film 7 and the
`i
`'
`gate electrode 3.
`In the description of each embodiment
`other than FIGS. 5A to 511, the description and the illustra-
`tion of the silicon oxide film '11 will be omitted.
`
`[001‘5] After the sidewall spacer of the silicon nitride film
`7 has been formed, for the purpose of forming deep junction,
`ion implantation of an impurity o