`Matsumoto et al.
`
`115
`
`US005726479A
`~
`[11] Patent Number:
`[45] Date of Patent:
`
`|
`5,726,479
`Mar. 10, 1998
`
`[54]
`
`SEMICONDUCTORDEVICE HAVING
`2/1991 Madam svsescsssssssesssssessunseen 257/903
`4,994,873
`8/1993 Liad esccssssssessserscceessessnnseee 257/344
`5,234,850
`POLYSILICON ELECTRODE
`
`5,241,207 8/1993 Toyoshima et al.ou...see 257/384
`MINIMIZATION RESULTING IN A SMALL
`5,256,894 10/1993 Shino ou... esesscsssceneceeetteeecee 257/388
`RESISTANCE VALUE
`5,397,722
`3/1995 Bashir etal. .
`
`
`
`[75]
`
`Inventors: Michikazu Matsumoto, Osaka;
`Minoru Fujii. Hyogo; Toshiki Yabu.
`Osaka, all of Japan
`
`[73]
`
`Assignee: Matsushita Electric Industrial Co.,
`Ltd., Osaka, Japan
`
`[21]
`
`Appl. No.: 584,123
`
`FOREIGN PATENT DOCUMENTS
`
`4-48657
`5-136398
`5-112219
`
`2/1992
`6/1993
`4/1994
`
`Japan .
`Japan.
`Japan .
`
`Primary Examiner—Valencia Martin Wallace
`Attorney, Agent, or Firm—McDermott, Will & Emery
`
`[57]
`
`ABSTRACT
`
`[22]
`
`Filed:
`
`Jan. 11, 1996
`
`A polysilicon electrode is formed in an active area sur-
`Foreign Application Priority Data
`rounded by an isolation on a silicon substrate with a gate
`oxide film sandwiched therebetween. a polysilicon wire is
`212, 2995 [JPYJapan....esessscesceresecessenesonsense 7-003012
`
`Japan ...
`Japan ...
`Jun.
`formed on the isolation, and a source/drain region is formed
`
`
`30,1995 JP]Japanon...ccessccaesesesseneeesseees 7-164976
`on both sides of the polysilicon electrode. On the both sides
`Tint, CLS oeccecseccssseeeceeees HO1L 29/76; HOIL 29/94
`of a polysilicon film constituting the electrode and the wire
`are formed side walls having a heightthat is 4“or less of the
`TLS. C1.
`cesssscsesecsscsssseennee 257/412; 257/344; 257/413;
`height of the polysilicon film. Furthermore, the polysilicon
`257/383; 257/384; 257/388; 257/903; 437/41;
`film is provided with a silicide layer in contact with the top
`437/44; 437/913
`surface and portions of the side surfaces of the polysilicon
`Field of Seareby oc...csscssccscsssssecsoeeee 257/383, 384,
`film projecting from the side walls, and anothersilicide layer
`257/412, 413, 344, 903; 437/41, 44. 913
`is formed in contact with the source/drain region. Since the
`sectional area of the silicide layer is increased, the resistance
`value can be suppressed even when the dimension of the
`polysilicon film is minimized. Thus, the invention provides
`a semiconductor device including an FET having a low
`resistance value applicable to a refined pattern.
`
`[30]
`
`(51)
`[52]
`
`[58]
`
`[56]
`
`References Cited
`
`U.S. PATENT DOCUMENTS
`
`4,102,733
`4,374,700
`4,821,085
`4,912,061
`
`T1978 De La Moneda etal. ............. 257/413
`2/1983 Scott et al...scsseeee
`«« QSH3TT
`
`4/1989 Haken etal.
`- 2412
`
`S/LG9O Nasr ....scocrsseseresenseatreearenessnenees 257/413
`
`18 Claims, 23 Drawing Sheets
`
`
`
`TSMC 1017
`TSMC1017
`
`
`
`US. Patent
`
`Mar.10, 1998
`
`Sheet 1 of 23
`
`5,726,479
`
`
`
`
`
`U.S. Patent
`
`Sheet 2 of 23
`
`5,726,479
`
`Fig.2(a)
`
`Fig.2(b)
`
`Fig.ac)
`
`Mar.10, 1998
`
`Fig.2( f )
`
`Fig.2(d)
`
`Fig.2(e)
`
`
`
`U.S. Patent
`
`Mar. 10, 1998
`
`Sheet 3 of 23
`
`5,726,479
`
`
`
`
`
`U.S. Patent
`
`Mar. 10, 1998
`
`Sheet 4 of 23
`
`5,726,479
`
`Fig4
`
`
`
`
`4b
`
`OYEEE
`
`
`<aSAY,
`
`LLGTTTay)
`
`
`
`
`
`
`
`U.S. Patent
`
`——_ Mar. 10, 1998
`
`Sheet 5 of 23
`
`5,726,479
`
`
`
`
`
`U.S. Patent
`
`Mar.10, 1998
`
`Sheet 6 of 23
`
`5,726,479
`
`
`
`Fig.6f) |
`
`F ig.6(d)
`
`Fig.6(b)
`
`Fig.6(¢)
`
`Fig.6(e )
`
`
`
`US. Patent
`
`Mar.10, 1998
`
`Sheet 7 of 23
`
`5,726,479
`
`
`
`
`
`U.S. Patent
`
`Mar. 10, 1998
`
`Sheet 8 of 23
`
`5,726,479
`
`
`
`
`
`U.S. Patent
`
`Mar. 10, 1998
`
`Sheet 9 of 23
`
`5,726,479
`
`
`
`
`
`U.S. Patent
`
`Mar. 10, 1998
`
`Sheet 10 of 23
`
`5,726,479
`
`Fig10(b}
`
`Fig10 f )
`
`FiglQ(a)
`
`Figi0(c)
`
`FigiO(d)
`
`Fig.100e)
`
`
`
`U.S. Patent
`
`Mar. 10, 1998
`
`Sheet 11 of 23
`
`5,726,479
`
`
`
`
`
`U.S. Patent
`
`Mar.10, 1998
`
`Sheet 12 of 23
`
`5,726,479
`
`
`
`
`)a
`
`
`
`
`
`SSSSAASSBON
`
`
`
`U.S. Patent
`
`Mar. 10, 1998
`
`Sheet 13 of 23
`
`5,726,479
`
`23
`
`23
`
`Fig. 13(a)
` 1
`
`.
`F ig.13(b)
`
`2h
`
`23.
`99
`21
`
`23
`22
`21
`
`2x
`
`Fig.13(c) NASAAAAAAMY
`
`F ig.13(d)
`
`2b
`
`F ig.13(e)
`
`|
`
`
`
`U.S. Patent
`
`Mar. 10, 1998
`
`Sheet 14 of 23
`
`|
`
`5,726,479
`
`Fig.14 (a)
`> KY
`
`[SN
`
`LILLELPPPTPLL
`
`Ny pad
`
`
`
`
`
`
`DOSS
`
`N
`
`
`
`U.S. Patent
`
`Mar. 10, 1998
`
`Sheet 15 of 23
`
`5,726,479
`
`VPLL}
`
`
`
`4b2 ob
`4b1
`
`
`
`Soo
`
`
`
`USS. Patent
`
`Mar.10, 1998
`
`Sheet 16 of 23
`
`5,726,479
`
`F'ig.16(a)
`
`
`
`
`
`
`OLLIE
`
`77
`
`
`
`
`
`Fig16(b)
`
`‘9
`
`a
`
`ab
`
`F ig.16(c
`
`)
`
`
`
`2x
`
`VLLLLLLLLLL,
`
`LLL
`
`
`
`
`F ig.16(d)
`
`2b
`
`2b
`
`4x2
`Fig16(e)
`
`VZZZ.nepeEEEEEpeeLS
`
`
`
`
`
`
`
`
`U.S. Patent
`
`Mar. 10, 1998
`
`Sheet 17 of 23
`
`5,726,479
`
`F ig.17 (a)
`
`
`
`
`
`LLL
`
`-
`
` Bearetanagegetia)
`LLLLG
`
`WLLL
`
`
`
`U.S. Patent
`
`Mar. 10, 1998
`
`Sheet 18 of 23
`
`5,726,479
`
`Fig.18
`
`
`
`
`
`o®oDLe
`
`Figi9(b)
`
`Fig 19(¢)
`
`)
`
`U.S. Patent
`
`Mar. 10, 1998
`
`Sheet 19 of 23
`
`5,726,479
`
`Fig19le) Fig19( f)
`
`Figl9(d
`
`
`
`U.S. Patent
`
`Mar. 10, 1998
`
`Sheet 20 of 23
`
`5,726,479
`
`LI
`
`LZ.
`
`Fig. 20 (a)
`23
`;
`
`
`23
`24
`22
`2
`
`F ig.20(b)
`
`3
`22
`21
`
`Fig.20(c)
`
`2x
`
`
`
`BANSAAASAM
`
`IAAAAN
`
`Fig20(d)
`
`ap
`
`F ig.20(e)
`
`
`
`U.S. Patent
`
`Mar.10, 1998
`
`Sheet 21 of 23
`
`5,726,479
`
`Fig.21(a)
`7x
`5
`14
`
`AL LLMLhdeLgAMezeollyMezco
`
`
`
`PLELES)
`
`7
`
`| WLLL
`
`Fig.2%e)\p55 f see
`
`WA)
`Ms
`
`
`
`U.S. Patent
`
`Mar. 10, 1998
`
`Sheet 22 of 23
`
`5,726,479
`
`F ig.22
`
`PRIOR ART
`
`
`
`
`
`US. Patent
`
`Mar. 10, 1998
`
`5,726,479
`
`Fig.23(0)
`PRIOR ART
`
`Fig.23(b)
`
`PRIOR ART
`
`Fig.23(c)
`
`PRIOR ART
`
`Sheet 23 of 23
`
`PRIOR ART
`
`Fig.23(d)
`
`PRIOR ART
`
`F ig.23(e)
`
`PRIOR ART
`
`Fig.23( f)
`
`
`
`5,726,479
`
`1
`SEMICONDUCTOR DEVICE HAVING
`POLYSILICON ELECTRODE
`MINIMIZATION RESULTING IN A SMALL
`RESISTANCE VALUE
`
`BACKGROUNDOF THE INVENTION
`
`The present invention relates to a semiconductor device
`mounting an FET having a silicidated electrode and a
`production method for the semiconductor device, and more
`particularly, it relates to decrease of a resistance value in the
`semiconductor device.
`
`2
`a local electric field during the operation of the transistor so
`as to improveits reliability. A reference numeral 7 denotes
`a side wall, which is used as a mask for ion injection in
`forming a high concentration source/drain region when a
`so-called LDD structure is adopted. A reference numeral 8
`denotes a high concentration source/drain region formed by
`doping with an impurity at a high concentration. The high
`concentration source/drain region 8 corresponds to an
`ntregion where, for example, Asor the like is injected, in an
`N-channeltransistor, and corresponds to a ptregion, where
`BF, or the like is injected, in a P-channel transistor. A
`reference numeral 9a denotes an electrode silicide film
`Recently, elements used in the field of VLSI have become
`formed on the polysilicon electrode 4a, a reference numeral
`more and more minimized and refined, and have attained a
`9b denotes a wire silicide layer formed on the polysilicon
`wire 4b, and a reference numeral 9c denotes a substrate
`higher speed operation with smaller power consumption. In
`order to achieve such properties of the elements, resistance
`silicide layer formed on the high concentration source/drain
`region 8. The silicide layers 9a through 9c are simulta-
`of a polysilicon electrode, a polysilicon wire and a source/
`drain diffused layer of a MOStransistor is reduced so as to
`neously formed bysilicidating portions close to the surfaces
`reduce the capacity of the source/drain diffused layer in the
`of the polysilicon electrode 4a, the polysilicon wire 4b and
`production procedure of a VLSI circuit. One of known
`the high concentration source/drain region § in the salicide
`techniques for decreasing resistance of a polysilicon gate
`process. A typical silicide material can be TiSi,. and other
`electrode and a source/drain region or resistance of a poly-
`examples of the material include CoSi,, NiSi. WSi and
`silicon wire of a MOStransistor is designated asasilicide
`PtSi,.
`process using silicide. that is. a compound ofsilicon and a
`In the semiconductor device having the structure as
`metal. A semiconductor device produced through this sili-
`shown in FIG. 22, the resistance values of the polysilicon
`cide process can realize, owing to the decrease of the
`electrode 4a, the polysilicon wire 46 and the high concen-
`resistance of a source/drain region, a minimized area of the
`tration source/drain region 8 can be suppressed because of
`source/drain region, decrease of the parasitic capacity of the
`the silicide layers 9a through 9c respectively formed in
`contact with these elements. In a semiconductor device, for
`source/drain region and a high speed operation of the
`resultant VLSIcircuit.
`example, comprising a polysilicon electrode and a polysili-
`con wire bearing nosilicide layer. when it is assumedthat a
`polysilicon film has a thickness of 330 nm.
`the sheet
`resistance value of the polysilicon film is approximately
`30a/D] even when the polysilicon film is doped with phos-
`phorus. In contrast, the sheet resistance value of the poly-
`silicon film including thesilicide layers 9a and 9b of FIG.
`22 can be reduced to be lower than 3m]. Furthermore, the
`sheet resistance value of the high concentration source/drain
`region 8 including the substrate silicide layer 9c can be
`reduced from approximately 100@/LJ, which is a sheet
`resistance value whenthesilicide layer is not provided, to a
`value smaller than 3/(. In addition, in the MOStransistor
`having the salicide structure. a contact resistance can be
`reduced to a value of “10 of that of a MOS transistor having
`a non-salicide structure. This is because, although not shown
`in FIG. 22. the polysilicon wire 4b and the high concentra-
`tion source/drain region $ are connected to wire metal for
`interconnecting transistors by means of a junction between
`wire metal and a silicide layer. while they are connected by
`means of a junction between wire metal and silicon in a
`transistor of a non-salicide structure.
`
`As an exampleofthe silicide process. a so-called salicide
`(self aligned silicide) process has been developed. In the
`salicide process, a MOStransistor has a structure including
`a gate electrode composedof a lower polysilicon electrode
`and an upper silicide layer. and another silicide layer in
`contact with a source/drain region. In the production of such
`a MOStransistor. the polysilicon electrode and the source/
`drain region are simultaneously silicidated. Therefore. in the
`salicide process,
`the gate electrode and the source/drain
`region can be silicidated in one and the same step, and
`hence, the number of required steps and the production cost
`can be reduced. Because of these advantages, the salicide
`process is regarded to be a useful process for refining an
`element, and more and more studies and developments have
`been made on this process.
`Now, a conventional salicide structure and the conven-
`tional salicide process will be described referring to FIGS.
`22 and 2a) through 23(/).
`FIG. 22 shows an exemplified sectional structure of a
`MOStransistor having the conventional salicide structure.
`In the MOS wtansistor of FIG. 22. respective reference
`As described above, by silicidating the upper portions of
`numerals are used to refer to the following elements: A
`reference numeral 1 denotesasilicon substrate. A reference
`the polysilicon electrode 4a. the polysilicon wire 4b and the
`high concentration source/drain region 8,
`the resistance
`numeral 2 denotes an isolation provided for surrounding and
`values thereof can be decreased. This results in minimization
`electrically separating active areas of respective MOStran-
`and refinement of wires and elements in a semiconductor
`sistors formed on the semiconductor substrate 1 from one
`device, and a rapid operation and low power consumption of
`another. A reference numeral 3 denotes a gate oxide film. A
`the device.
`reference numeral 4a denotes a polysilicon electrode formed
`on the active area and functioning as a gate, and a reference
`numeral 44 denotes a polysilicon wire formed on the isola-
`tion 2 and functioning as a wire. Both the polysilicon
`electrode 4a and the polysilicon wire 4b are formed out of
`polysilicon films simultaneously deposited. A reference
`numeral 5 denotes a protection oxide film for protecting the
`polysilicon electrode 4a and the like. A reference numeral 6
`denotes a low concentration source/drain region formed by
`doping with an impurity at a low concentration for relaxing
`
`20
`
`25
`
`30
`
`35
`
`45
`
`50
`
`55
`
`60
`
`65
`
`The production method for a MOStransistor having the
`conventional salicide structure will now be described refer-
`ring to FIGS. 23(a) through 23(/).
`First, as is shown in FIG. 23(a), the gate oxide film 3 and
`the polysilicon electrode da are formed in the active area
`surrounded by the isolation 2 around the surface of the
`silicon substrate 1, and the entire surface of the resultant
`substrate 1 is covered with the protection oxide film 5. At
`this point, also on theisolation 2 are formed the polysilicon
`
`
`
`5,726,479
`
`3
`wire 4b, which is deposited and patterned simultaneously
`with the polysilicon electrode 4a, and the protection oxide
`film 5. Then, by using the gate electrode da and the
`protection oxide film 5 as masks, impurity ions are injected
`into the active area of the silicon substrate 1 at a low
`concentration,
`thereby forming the low concentration
`source/drain region 6. After this, the side walls 7 are formed
`on the both sides of the polysilicon electrode da and the
`polysilicon wire 4b by anisotropic etching of a thick oxide
`film deposited by the chemical vapor deposition method
`(CVD). FIG. 23(a) shows the sectional view of the resultant
`substrate 1 at time when the formation of the side walls 7 is
`completed.
`Then, as is shown in FIG. 23(5), by using the polysilicon
`electrode 4a and the side walls 7 as masks, the impurity ions
`are injected into the active area of the silicon substrate 1 at
`ahigh concentration,thereby forming the high concentration
`source/drain region 8.
`Next, as is shown in FIG. 23(c), the protection oxide film
`5 remaining on the polysilicon electrode 4a, the polysilicon
`wire 4b and the high concentration source/drain region 8 is
`removed by wet etching, so as to expose the surfaces of the
`polysilicon film andthe silicon substrate. Then, a metal film
`10 (for example. a titanium film) is deposited on the entire
`surface ofthe resultant substrate 1 by the sputtering method.
`Then. as is shown in FIG. 23(d), the resultant substrate 1
`is subjected to a rapid thermal annealing (RTA)treatment at
`a temperature of 600° C. to 700° C., thereby allowingsilicon
`contained in the polysilicon electrode 4a, the polysilicon
`wire 4b and the high concentration source/drain region 8 to
`react with titanium, so as to form silicide layers 11a through
`llc made of TiSi, films. At this point, the titanium film 10
`onthe isolation 2 and the side walls 7 is not silicidated owing
`to the absence of silicon therebelow but remains to be
`formed. out of unreacted titanium.
`
`Next, as is shown in FIG. 23(e), the resultant substrate 1
`is subjected to the wet etching. thereby selectively removing
`merely the titanium film 10 made of unreacted titanium
`remaining on the isolation 2 and the side walls 7, while
`maintaining the silicide layers 11a through 11c.A typically
`used selective wet etching solution is an aqueoussolution of
`hydrogen peroxide including ammonia or sulfuric acid, or
`the like.
`
`It is noted that the TiSi, films (C49) constituting the
`silicide layers lla through lic have rather highresistivity
`because they are formed through the annealing treatmentat
`a comparatively low temperature (i.e., 600° C. to 700° C.).
`Therefore. as is shown in FIG. 23(f), in order to further
`decrease the resistance of the silicide (TiSi,) layers Na
`through Llc, a second RTA treatment is performed at a
`comparatively high temperature of 750° C.
`to 850° C.,
`thereby forming the silicide layers 9a through 9c made of
`TiSi, films (C54) with low resistivity. Thereafter, although
`the sectional view of the substrate in the subsequent proce-
`dure is not shown, an interlayer insulating film is deposited
`and flattened, a contact hall is formed, a metal wire film is
`deposited, and a metal wire is formed, so as to complete an
`LSI
`
`Through the aforementioned procedure, the MOStransis-
`tor having the salicide structure as shown in FIG. 22 can be
`produced.
`The salicide process has been developed and practically
`used for improving the performance of a VLSI as described
`above. As a VLSI becomes more and more refined and the
`design rule is progressively refined to 0.35 ym or 0.25 ym,
`the width of a polysilicon electrode and a polysilicon wire on
`
`4
`the isolation is also minimized to 0.35 pm or 0.25 um. As a
`result, there arises a problem that, although a resistance
`value per unit area (i.e., a sheet resistance value) of the
`polysiliconfilm is not varied as the width of the polysilicon
`electrode da and the polysilicon wire 46 is minimized, the
`resistance value of the polysilicon film itself is increased in
`proportion to the inverse of the width thereof.
`In particular, a TiSi, film, which is most commonly used
`as a silicide material and is most easily used in the process,
`is disadvantageous in view of this problem. This is because
`when the width of the polysilicon film is smaller than 1.0
`pm. the resistance value per unit area (the sheet resistance
`value) of the TiSi, film is largely increased. Therefore. when
`the designrule is refined to 0.35 jum or 0.25 am in using the
`TiSi, film. the sheet resistance value of a wire with a
`minimum width of 0.35 ym or 0.25 um is very large as
`compared with the sheet resistance value of a wire with a
`width exceeding 1.0 ym. As a result, the effectivity as a
`silicide LSI wire cannot be exhibited (See Nikkei
`Microdevice. June issue, 1994, pp. 52-59). In using other
`materials with a high melting point other than TiSi,. such as
`CoSi, and NiSi, the resistance values per unit area (the sheet
`resistance value) of these materials are comparatively less
`increased by the minimization of the width. However, when
`the width is further decreased, there possibly arises the same
`problem of the increase of the resistance value, and addi-
`tionally these materials also have another problem of diffi-
`culty in practical use.
`SUMMARYOF THE INVENTION
`
`Thepresent invention was devised to solve the aforemen-
`tioned problems, and the objective is providing. as a struc-
`ture or a production method for a semiconductor device
`mounting a transistor havinga silicide layer on a polysilicon
`electrode, a semiconductor device having an extremely
`small resistance value applicable to minimization of the
`dimension of a polysilicon electrode and the like, and a
`production method for the same.
`Tn order to achieve the objective, not only the top surface
`of a polysilicon film but also part of the side surfaces thereof
`are silicidated in this invention, thereby reducing the resis-
`tance value.
`
`Specifically, the first semiconductor device of this inven-
`tion comprises an active area formed in a part of a semi-
`conductor substrate; an isolation for surrounding the active
`area; a line-like polysilicon film formed at least on the active
`area and serving as a gate electrode on the active area; a pair
`of side walls formed on both side surfaces of the polysilicon
`film and made of an insulating film having a height of 4or
`less of a height of the polysilicon film; a silicide layer
`formedin contact with a top surface and portionsofthe side
`surfaces of the polysilicon film projecting from the side
`walls. and serving as the gate electrode on the active area
`together with the polysilicon film; and a source/drain region
`formed on the active area so as to be positioned on both sides
`of the polysilicon film.
`By adopting this structure in which not only the top
`surface but also part of the side surfaces of the polysilicon
`film are provided with the silicide layer. the resistance value
`of the gate electrode formed outof the silicide layer and the
`polysilicon film can be decreased. Accordingly, even when
`the dimension of the gate electrode is minimized, a suffi-
`ciently small resistance value can be obtained.
`In the first semiconductor device, the following preferred
`embodiments can be adopted:
`The polysilicon film is formed on the active area and the
`isolation, and the polysilicon film on the isolation and the
`silicide layer on the isolation together form a wire.
`
`5
`
`10
`
`15
`
`20
`
`25
`
`30
`
`35
`
`40
`
`45
`
`50
`
`35
`
`65
`
`
`
`5,726,479
`
`5
`In this structure, the resistance value of the wire. which
`occupies a larger area than the gate electrode, can be
`reduced.
`
`Theportions of the polysilicon film projecting from the
`side walls have a height to minimum linewidth ratio of % or
`more, and the silicide layer is formed by allowingsilicidated
`portions from the both side surfaces of the polysilicon film
`to come in contact with each other at the center of a top
`surface of the polysilicon film.
`In this structure,
`the electric resistance value can be
`reduced when the gate electrode is further refined.
`The semiconductor device further comprises a second
`silicide layer formed in contact with the source/drain region.
`In this structure including the secondsilicide layer formed
`in contact with the source/drain region, which corresponds
`to a so-called salicide structure. the resistance value of the
`whole device can be suppressed even when the semicon-
`ductor device is refined. Thus, the advantage of the salicide
`structure cannot be spoiled.
`Theisolationis a trench typeisolation, and the top surface
`of the isolation is higher in a step-wise manner than a top
`surface of the semiconductor substrate in the active area.
`In this structure, the isolation functionof the isolation can
`be prevented from degrading due to the decrease of its
`thickness during the formation of the side walls, and hence.
`it is possible to easily form the side walls having a smaller
`height than the height of the polysilicon film. Accordingly,
`the production procedure for the semiconductor device can
`be stabilized, improving the yield and the reliability thereof.
`The polysilicon film has a double-layer structure, at least
`in the active area, including a first polysilicon film and a
`second polysilicon film deposited on the first polysilicon
`film, and the side walls have a height smaller than a total
`thickness of the first polysilicon film and the second poly-
`silicon film.
`
`10
`
`15
`
`20
`
`25
`
`30
`
`35
`
`40
`
`45
`
`50
`
`6
`side walls can be suppressed to be as small as possible. This
`improves the isolation function.
`The second semiconductor device of this invention com-
`prises an active area formed in a part of a semiconductor
`substrate; an isolation for surrounding the active area; a
`line-like polysilicon film formed at least on the active area
`and serving as a gate electrode on the active area; a pair of
`electrode side walls made of L-shaped insulating films with
`a substantially constant thickness including vertical portions
`formedon side surfacesof the polysilicon film and horizon-
`tal portions extending from bottomsof the vertical portions
`in an opposite direction of the polysilicon film; a silicide
`layer formed in contact with a top surface of the polysilicon
`film and portions of the side surfaces of the polysilicon film
`projecting from the side walls, and serving as the gate
`electrode together with the polysilicon film; and a source/
`drain region formed in the active area so as to be positioned
`on both sides of the polysilicon film.
`By adopting this structure, the height of the side walls can
`be easily controlled. Accordingly, the effect attained by the
`first semiconductor device can be achieved more definitely.
`Also in the second semiconductor device, the aforemen-
`tioned preferred embodiments of the first semiconductor
`device can be adopted.
`Thefirst production method for a semiconductor device of
`this invention comprises a first step of forming an isolation
`in an area close to a surface of a semiconductor substrate so
`as to surroundan active area; a second step of forming a gate
`insulating film in the active area on the semiconductor
`substrate; a third step of depositing a plate-like polysilicon
`film on the gate insulating film and the isolation; a fourth
`step of forming a line-like polysilicon film at least on the
`active area by selectively removing the plate-like polysilicon
`film by etching; a fifth step of depositing an insulating film
`for a side wall on the semiconductor substrate bearing the
`line-like polysilicon film; a sixth step of forming side walls
`In this structure, it is possible to appropriately adjust
`on both sides of the line-like polysilicon film by etching
`properties such as impurity concentrations in the first and
`back the insulating film for a side wall, the side walls having
`second polysilicon films in accordance with the application
`a height that is % or less of a height of the line-like
`and the kind of the semiconductor device.
`polysilicon film; a seventh step of forming a source/drain
`On the isolation is formed a wire made of the second
`region by introducing impurity into the semiconductor sub-
`polysilicon film alone, and the top surface of the isolation is
`strate so as to be positioned on the both sides ofthe line-like
`positioned at substantially the same height as a top surface
`polysilicon film in the active area; an eighth step of depos-
`of the first polysilicon film on the active area.
`iting a metal film on the entire surface of the substrate in
`In this structure. the groundwork of the second polysili-
`which a top surface of the line-like polysilicon film and
`con film is flat, and hence. the patterning accuracy in the
`portions of side surfaces thereof projecting from the side
`formation of the polysilicon film can be improved. In other
`walls are exposed; a ninth step of formingasilicide layer in
`words, even when the semiconductor device is refined, a
`contact with the top surface and the portions of the side
`high dimension accuracy for the gate electrode can be
`surfaces of the line-like polysilicon film by allowing the
`attained.
`metal film to react with the exposed portions ofthe line-like
`polysilicon film through a high temperature annealingtreat-
`ment; and a tenth step of removing an unreacted portion of
`the metal film.
`
`Thefirst polysilicon film is doped with a first conductivity
`type impurity at a high concentration, and the second
`polysilicon film is doped with the first conductivity type
`impurity at a low concentration.
`In this structure, not only the resistance value of the first
`polysilicon film is decreased but also the second polysilicon
`film can be silicidated with ease. Accordingly,
`the total
`resistance value of the polysilicon films can be largely
`decreased.
`
`The side walls are made of a silicon nitride film repre-
`sented by a general formula of Si,N),, and a protection oxide
`film is interposed between the silicon nitride film, and the
`polysilicon film or the semiconductor substrate.
`In this structure, since the etch selectivity between the
`silicon nitride film and the oxide film is high, the decrease
`of the thickness of the isolation during the formation of the
`
`55
`
`65
`
`Bythis production method,the first semiconductor device
`can be produced with ease.
`In the first production method. the following preferred
`embodiments can be adopted:
`The line-like polysilicon film is formed on the active area
`and the isolation in the fourth step.
`The side walls are formed so that the portions of the side
`surfaces of the line-like polysilicon film projecting from the
`side walls have a height to minimum linewidth ratio of % or
`more in the sixth step, and the silicide layers proceeding
`from the side surfaces of the line-like polysilicon film are
`allowed to come in contact with each other at the center of
`the top surface of the line-like polysilicon film so that the
`
`
`
`5,726,479
`
`7
`portions of the side surfaces of the line-like polysilicon film
`projecting from the side walls are entirely silicidated in the
`ninth step.
`The metal film is deposited with a surface of the source/
`drain region exposed in the eighth step. and a secondsilicide
`layer in contact with the source/drain region is simulta-
`neously formed in the ninth step.
`In the sixth step in particular, after the side walls are
`formed so as to have a height substantially equal to a
`thickness of the line-like polysilicon film by anisotropic dry
`etching. isotropic etching is conducted so as to reduce the
`height of the side walls.
`In this method.
`the decrease of the thickness of the
`isolation in the sixth step can be suppressed to be as small
`as possible by making use of a characteristic of wet etching
`that the eich selectivity between the side walls and the
`isolation can be increased.
`
`A silicon nitride film represented by a general formula of
`Si,N, is deposited as the insulating film for a side wall in the
`fifth step, and the method is further provided with a step of
`depositing a protection oxide film at least on the line-like
`polysilicon film and the surface of the semiconductor sub-
`strate between the fourth step and the fifth step.
`The first step includes steps of depositing an etching
`stopper film on the semiconductor substrate; forming a mask
`having an opening correspondingto an areafor the isolation
`on the etching stopper film, conducting etching by using the
`mask so as to remove part of the etching stopper film
`corresponding to the opening of the mask, and then forming
`a trench by trenching part of the semiconductor substrate
`from the surface of the semiconductor substrate by a pre-
`determined depth; depositing an insulating film for embed-
`ding the trench on the semiconductor substrate bearing the
`trench; etching back the insulating film for embedding the
`trench and substantially flattening the surface of the semi-
`conductor substrate so as to exposeat least a surface of the
`etching stopper film; and selectively removing the etching
`stopper film. The insulating film for embedding the trench
`that has remained in the trench forms trench type anisolation
`having a top surface that is higher in a step-wise manner than
`the top surface of the semiconductor substrate in the active
`area.
`
`In this method, even in the case where the thickness of the
`isolation is decreased in the sixth step, the isolation function
`can be avoided from degrading if a step is previously
`provided in anticipation of the decrease. Accordingly. the
`condition for the sixth step can be selected in a wider range,
`resulting in easy production of the semiconductor device.
`Thefirst step includes steps of depositing an underlying
`polysilicon film on the semiconductor substrate; forming a
`mask having an opening corresponding to an area for the
`isolation on the underlying polysilicon film, conducting
`etching by using the mask so as to remove part of the
`underlying polysilicon film corresponding to the opening of
`the mask, and then forming a trench by trenching part of the
`semiconductor substrate from the surface thereof by a pre-
`determined depth; depositing an insulating film for embed-
`ding the trench on the semiconductor substrate bearing the
`trench; and etching back the insulating film for embedding
`the trench and substantially flattening the surface of the
`semiconductor substrate so as to expose at least a surface of
`the underlying polysilicon film. The insulating film for
`embedding the trench that has remained in the trench forms
`trench type an isolation having a top surface that is higher in
`a step-wise manner than the top surface of the semiconduc-
`tor substrate in the active area. The second step is conducted
`
`20
`
`25
`
`35
`
`45
`
`50
`
`55
`
`65
`
`8
`before the step of depositing the underlying polysilicon film
`of the first step. The plate-like polysilicon film is deposited
`on the underlying polysilicon film and the trench type an
`isolation in the third step. The line-like polysilicon film in
`the active area is formed out of the underlying polysilicon
`film and the plate-like polysilicon film, and the line-like
`polysilicon film on the trench type an isolation is formed out
`of the plate-like polysilicon film alone.
`In this method, the accuracy in patterning the gate elec-
`trode can be improved.
`In the sixth step, after forming the side walls having a
`height substantially equal to the thickness of the line-like
`polysilicon film through anisotropic dry etching. the height
`of the side walls is reduced by further conducting anisotro-
`pic dry over-etching.
`In this method,the height of the side walls can be adjusted
`by dry etching whichis superior in the control of an etching
`amount, and hence, the production procedure can be more
`stabilized.
`
`The second production method for a semiconductor
`device of this invention comprises a first step of forming an
`isolation in an area close to a surface of a semiconductor
`substrate so as to surround an active area; a second step of
`forming a gate insulating film in the active area on the
`semiconductor substrate; a third step of depositing a plate-
`like polysilicon film on the gate insulating film and the
`isolation; a fourth step of forming a line-like polysilicon fil