`
`
`
`
`
`
`
`
`
`
`
`BEFORE THE PATENT TRIAL AND APPEAL BOARD
`
`
`
`
`
`
`
`
`
`
`
`INTEL CORPORATION, GLOBALFOUNDRIES U.S., INC.,
`AND MICRON TECHNOLOGY, INC.,
`Petitioners,
`
`v.
`
`DANIEL L. FLAMM,
`
`Patent Owner.
`
`
`
`
`
`
`
`
`
`
`
`PTAB Case No. IPR2017-00280
`Patent No. RE40,264 E
`
`
`
`
`
`
`
`
`
`
`
`PETITION FOR INTER PARTES REVIEW
`OF U.S. PATENT NO. RE40,264 E
`
`Claims 27-36, 51-55, 66 & 68-69
`
`
`
`
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`TABLE OF CONTENTS
`
`
`Page
`
`
`I.
`Introduction ..................................................................................................... 1
`II. Mandatory notices .......................................................................................... 1
`A.
`Real party in interest............................................................................. 1
`B.
`Related matters ..................................................................................... 2
`C.
`Notice of counsel and service information ........................................... 2
`III. Requirements for inter partes review ............................................................. 4
`A. Ground for standing ............................................................................. 4
`B.
`Identification of challenge .................................................................... 4
`IV. Overview of the ’264 patent ........................................................................... 5
`A.
`The specification describes multi-temperature etch processes ............ 5
`B.
`The claims recite two-temperature etch processes and add only
`conventional features ............................................................................ 7
`The earliest priority date for the ’264 patent is September 1997 ......... 9
`C.
`V. Overview of the prior art .............................................................................. 10
`A. Kadomura (Ex. 1005) ......................................................................... 11
`B. Matsumura (Ex. 1003) ........................................................................ 12
`C.
`Kikuchi (Ex. 1004) ............................................................................. 16
`D. Muller (Ex. 1002) ............................................................................... 18
`E.
`Level of ordinary skill in the art ......................................................... 20
`VI. Claims 27-36, 51-55, 66, and 68-69 of the ’264 patent are
`unpatentable .................................................................................................. 21
`A. Ground 1: Claims 27, 29, 32, 34, 36, and 66 are obvious over
`Kadomura and Matsumura ................................................................. 21
`1.
`Claim 27 ................................................................................... 21
`2.
`Claim 29 ................................................................................... 36
`3.
`Claim 32 ................................................................................... 36
`4.
`Claim 34 ................................................................................... 37
`
`
`
`
`-i-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`TABLE OF CONTENTS
`(continued)
`
`Page
`
`C.
`
`B.
`
`5.
`Claim 36 ................................................................................... 38
`Claim 66 ................................................................................... 38
`6.
`Ground 2: Claims 31 and 35 are obvious over Kadomura,
`Matusmura, and Kikuchi .................................................................... 39
`1.
`Claim 27 ................................................................................... 39
`2.
`Claim 31 ................................................................................... 39
`3.
`Claim 35 ................................................................................... 42
`Ground 3 ............................................................................................. 42
`1.
`Claim 27 ................................................................................... 42
`2.
`Claim 28 ................................................................................... 42
`3.
`Claim 30 ................................................................................... 44
`4.
`Claim 33 ................................................................................... 47
`5.
`Claim 51 ................................................................................... 47
`6.
`Claim 52 ................................................................................... 53
`7.
`Claim 53 ................................................................................... 54
`8.
`Claim 54 ................................................................................... 55
`9.
`Claim 55 ................................................................................... 55
`10. Claim 68 ................................................................................... 58
`11. Claim 69 ................................................................................... 58
`D. Ground 4 ............................................................................................. 59
`1.
`Claim 27 ................................................................................... 59
`2.
`Claim 28 ................................................................................... 71
`3.
`Claim 31 ................................................................................... 72
`4.
`Claim 32 ................................................................................... 74
`5.
`Claim 33 ................................................................................... 74
`6.
`Claim 34 ................................................................................... 75
`
`-ii-
`
`
`
`
`
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`TABLE OF CONTENTS
`(continued)
`
`Page
`
`
`
`7.
`Claim 35 ................................................................................... 76
`Claim 36 ................................................................................... 76
`8.
`Claim 51 ................................................................................... 76
`9.
`10. Claim 52 ................................................................................... 80
`11. Claim 53 ................................................................................... 81
`12. Claim 54 ................................................................................... 82
`13. Claim 66 ................................................................................... 82
`14. Claim 68 ................................................................................... 83
`15. Claim 69 ................................................................................... 83
`Ground 5: Claims 29-30, 34, 55, and 68 are obvious over
`Kikuchi, Matsumura, and Muller ....................................................... 83
`1.
`Claim 27 ................................................................................... 83
`2.
`Claim 29 ................................................................................... 83
`3.
`Claim 30 ................................................................................... 85
`4.
`Claim 34 ................................................................................... 87
`5.
`Claim 51 ................................................................................... 89
`6.
`Claim 55 ................................................................................... 89
`7.
`Claim 68 ................................................................................... 91
`VII. Conclusion .................................................................................................... 91
`
`E.
`
`
`
`
`-iii-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`EXHIBIT LIST AND TABLE OF ABBREVIATIONS AND CONVENTIONS
`
`Petitioner’s Exhibits
`
`Exhibit
`
`Description
`
`Ex. 1001 U.S. Patent No. RE40,264 (“’264 patent”)
`
`Ex. 1002 U.S. Patent No. 5,605,600 (“Muller”)
`
`Ex. 1003 U.S. Patent No. 5,151,871 (“Matsumura”)
`
`Ex. 1004 U.S. Patent No. 5,226,056 (“Kikuchi”)
`
`Ex. 1005 U.S. Patent No. 6,063,710 (“Kadomura”)
`
`Ex. 1006 Declaration of Dr. John Bravman in Support of Petition for Inter
`Partes Review of U.S. Patent No. RE40,264
`
`Ex. 1007 U.S. Patent Application No. 08/567,224 (“’224 application”)
`
`Ex. 1008 Wright, D.R. et al., A Closed Loop Temperature Control System for
`a Low-Temperature Etch Chuck, Advanced Techniques for
`Integrated Processing II, Vol. 1803 (1992), pp. 321–329 (“Wright”)
`
`Ex. 1009 U.S. Patent No. 5,711,849 (“’849 patent”)
`
`Ex. 1010 U.S. Patent No. 4,331,485 (“Gat”)
`
`Ex. 1011 U.S. Patent No. 5,393,374 (“Sato”)
`
`Ex. 1012
`
`PTAB Decision Denying Institution of Inter Partes Review, Lam
`Research Corp. v. Daniel L. Flamm, IPR2016-00470, Paper 6 (July
`1, 2016)
`
`Ex. 1013
`
`PTAB Institution of Inter Partes Review, Lam Research Corp. v.
`Daniel L. Flamm, IPR2015-01768, Paper 7 (February 24, 2016)
`
`
`
`
`-iii-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`EXHIBIT LIST AND TABLE OF ABBREVIATIONS AND CONVENTIONS
`(continued)
`
`Petition for Inter Partes Review of U.S. Patent No. RE40,264 E
`Fourth Petition, Lam Research Corp. v. Daniel L. Flamm, IPR2015-
`01768, Paper 1 (August 18, 2015)
`
`Ex. 1014
`
`Ex. 1015
`
`PTAB Decision Denying Institution of Inter Partes Review, Lam
`Research Corp. v. Daniel L. Flamm, IPR2016-00469, Paper 6 (July
`1, 2016)
`
`Ex. 1016
`
`PTAB Institution of Inter Partes Review, Lam Research Corp. v.
`Daniel L. Flamm, IPR2015-01764, Paper 7 (February 24, 2016)
`
`Ex. 1017 U.S. Patent No. 5,446,824 (“Moslehi ’824”)
`
`Ex. 1018 U.S. Patent No. 5,628,871 (“Shinagawa”)
`
`Ex. 1019 U.S. Patent No. 5,174,856 (“Hwang”)
`
`Ex. 1020 Declaration of Rachel J. Watters regarding Exhibit 1008
`
`Other Abbreviations and Conventions
`Petitioners
`Intel Corporation, GLOBALFOUNDRIES U.S., Inc., and Micron
`Technology, Inc.
`Daniel Flamm
`
`Patent
`Owner
`
`
`
`
`-iv-
`
`
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`
`I.
`
`Introduction
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`Dr. Daniel Flamm sued Petitioners Intel Corporation,
`
`GLOBALFOUNDRIES U.S., Inc., and Micron Technology, Inc. for allegedly
`
`infringing U.S. Patent No. RE40,264 E. Petitioners request the Board to institute
`
`5
`
`an IPR trial on claims 27-36, 51-55, 66, and 68-69 of the ’264 patent because prior
`
`art that was not before the examiner during prosecution renders those claims
`
`unpatentable.
`
`The ’264 patent is titled “Multi-Temperature Processing.” The challenged
`
`claims all require etching a substrate (such as a semiconductor wafer) at multiple
`
`10
`
`temperatures and with preselected processing times. Several references that were
`
`not previously before the patent office show that multi-temperature etching and
`
`predetermined process times were known long before the critical date. The various
`
`claims also tack on conventional semiconductor tool components (temperature
`
`sensors and control circuits), ordinary semiconductor temperature ranges (above
`
`15
`
`room temperature), but there was nothing unexpected or inventive about those
`
`elements either. Each of the challenged claims is a combination of well-known
`
`elements arranged in a conventional way to produce predictable results. The
`
`challenged claims are obvious.
`
`20
`
`II. Mandatory notices
`A. Real party in interest
`The real parties in interest are Intel Corporation, GLOBALFOUNDRIES,
`
`
`
`
`-1-
`
`
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`Inc., GLOBALFOUNDRIES U.S., Inc., and Micron Technology, Inc.
`
`B. Related matters
`Patent Owner has asserted the ’264 patent against Petitioners and others in
`
`lawsuits (now stayed) in the Northern District of California: Case Nos. 5:16-cv-
`
`5
`
`01578-BLF, 5:16-cv-1579-BLF, 5:16-cv-1580-BLF, 5:16-cv-1581-BLF, and 5:16-
`
`cv-02252-BLF. In addition, Lam Research Corporation has filed a declaratory
`
`judgment action against Patent Owner on the ’264 patent (N.D. Cal. Case No.
`
`5:15-cv-01277-BLF) and IPR petitions on the ’264 patent (IPR2015-01759;
`
`IPR2015-01764; IPR2015-01766; IPR2015-01768; IPR2016-00468; IPR2016-
`
`10
`
`00469; and IPR2016-00470). Finally, Samsung Electronics, Co., Ltd. has filed
`
`IPR petitions on the ’264 patent (IPR2016-01510 and IPR2016-01512).
`
`C. Notice of counsel and service information
`Petitioners’ respective counsel are:
`
`Lead Counsel
`
`Jonathan McFarland
`Reg. No. 61,109
`PERKINS COIE LLP
`1201 Third Avenue, Suite 4900
`Seattle, WA 98101
`206-359-8000 (phone)
`206-359-9000 (fax)
`Attorney for Intel Corporation
`
`
`Back-Up Counsel
`Chad Campbell
`Pro hac vice to be submitted
`Tyler Bowen
`Reg. No. 60,461
`PERKINS COIE LLP
`2901 N. Central Ave, Suite 2000
`Phoenix, AZ 85012
`602-351-8000 (phone)
`602-648-7000 (fax)
`Attorneys for Intel Corporation
`
`Daniel Keese
`Reg. No. 69,315
`
`
`
`-2-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`PERKINS COIE LLP
`1120 NW Couch St., 10th Floor
`Portland, OR 97209
`503-727-2000 (phone)
`503-727-2222 (fax)
`Attorney for Intel Corporation
`
`Jeremy Jason Lang
`Registration No. 73,604
`WEIL, GOTSHAL & MANGES LLP
`201 Redwood Shores Parkway
`Redwood Shores, CA 94065
`650-802-3237 (phone)
`650-802-3100 (fax)
`Attorney for Micron Technology, Inc.
`
`Jared Bobrow
`Pro hac vice to be submitted
`WEIL, GOTSHAL & MANGES LLP
`201 Redwood Shores Parkway
`Redwood Shores, CA 94065
`650-802-3034 (phone)
`650-802-3100 (fax)
`Attorney for Micron Technology, Inc.
`
`David M. Tennant
`Registration No. 48,362
`WHITE & CASE LLP
`701 Thirteenth Street, NW
`Washington, DC 20005-3807
`202-626-3600 (phone)
`202-639-9355 (fax)
`Attorney for GLOBALFOUNDRIES
`U.S., Inc.
`
`Nathan Zhang
`Registration No. 71,401
`WHITE & CASE LLP
`3000 El Camino Real
`5 Palo Alto Square, 9th Floor
`
`
`
`-3-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`Palo Alto, CA 94306
`650-213-0300 (phone)
`650-213-8158 (fax)
`Attorney for GLOBALFOUNDRIES
`U.S., Inc.
`
`
`Petitioners consent to electronic service. All services and communications
`
`to the above attorneys can be sent to: Intel-Flamm-Service-IPR@perkinscoie.com;
`
`micron.flamm.service@weil.com; and WCGlobalFoundries-
`
`FlammTeam@whitecase.com. A Power of Attorney for Petitioners will be filed
`
`5
`
`concurrently with this Petition.
`
`III. Requirements for inter partes review
`A. Ground for standing
`The ’264 patent qualifies for IPR, and Petitioners are not barred.1
`
`Identification of challenge
`
`B.
`Claims 27-36, 51-55, 66, and 68-69 should be cancelled as obvious based on:
`
`10
`
`
`
` 1
`
` Patent Owner did not name Petitioners in an infringement complaint until January
`
`15, 2016, and the court did not issue summonses for purposes of service until
`
`January 21, 2016. N.D. Cal. Case No. 5:15-cv-01277-BLF, Dkts. 50, 58, 60 & 61.
`
`Patent Owner did not serve any Petitioner with the complaint before January 21,
`
`2016.
`
`
`
`-4-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`Challenged Claims
`Claims 27, 29, 32, 34, 36,
`66
`Claims 31, 35
`
`Kikuchi, Matsumura, & Muller (Exs.
`1002-1004)
`
`Ground References
`1
`Kadomura & Matsumura (Exs. 1003 &
`1005)
`Kadomura, Matsumura, & Kikuchi (Exs.
`1003-1005)
`Claim 28, 30, 33, 51-55, 68,
`Kadomura, Matsumura, & Muller (Exs.
`69
`1002-1003 & 1005)
`Kikuchi & Matsumura (Exs. 1003-1004) Claims 27-28, 31-36, 51-54,
`66, 68-69
`Claims 29-30, 34, 55, 68
`
`2
`
`3
`
`4
`
`5
`
`Wright, Sato, Shinagawa, and other references illustrate the state of the art at
`
`the time of the alleged invention. Ariosa Diagnostics v. Verinata Health, Inc., 805
`
`F. 3d 1359, 1365 (Fed. Cir. 2015) (“Art can legitimately serve to document the
`
`knowledge that skilled artisans would bring to bear in reading the prior art
`
`5
`
`identified as producing obviousness.”) (citation omitted). None of the above
`
`references was before the patent office during the examination leading to the ’264
`
`patent. Petitioners further rely on the Declaration of Dr. John Bravman (Ex. 1006)
`
`and other supporting evidence in Petitioners’ exhibit list.
`
`10
`
`IV. Overview of the ’264 patent
`A. The specification describes multi-temperature etch processes
`The ’264 patent issued April 29, 2008 from a reissue application filed May
`
`14, 2003. The sole inventor is Daniel L. Flamm. The patent discloses processing
`
`(e.g., etching) a semiconductor wafer at two different temperatures in a single tool
`
`chamber. (Ex. 1001, 2:10-12, 18:54-56.) Specifically, the patent describes
`
`
`
`-5-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`temperature control system 700, shown in Figure 7 below. (Id., 15:65-67.) That
`
`system heats or cools wafer chuck 701 (purple), which holds a wafer during
`
`processing. (Id., 16:3-5.) The control system measures wafer and chuck
`
`temperatures, and a controller (not shown in Figure 7) increases or lowers set
`
`5
`
`temperatures to match desired levels using a heater (red) and fluid (blue) from
`
`reservoir 713. (Id., 14:62-63,15:10-13, 16:3-19, 16:36-46, Fig. 6.) Temperature
`
`control system 700 “us[es] conventional means” to change temperatures “to pre-
`
`determined temperatures within specific time intervals….” (Id., 16:60-67, 18:22-
`
`26; Ex. 1006 ¶¶43-50.)
`
`10
`
`
`
`Figure 10 below plots changes in temperature against processing time. (Ex.
`
`1006 ¶¶51-52.)
`
`
`
`-6-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`B.
`
`The claims recite two-temperature etch processes and add only
`conventional features
`
`Independent method claims 27 and 51 both recite placing a substrate (e.g.,
`
`
`
`5
`
`wafer) onto a substrate holder (e.g., chuck) and etching the substrate at two
`
`different sequentially-selected temperatures in the same chamber. They also recite
`
`sensors for measuring temperature and require controlling temperature changes
`
`based on the measurements. Claim 27 specifically requires a “substrate holder
`
`having at least one temperature sensing unit” and changing temperature based on
`
`10
`
`“a measured substrate temperature.” Claim 51 similarly requires temperature
`
`control via a “substrate control circuit,” a “substrate holder temperature sensor,”
`
`and a “substrate holder control circuit.” Both claims require changing temperature
`
`
`
`-7-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`within a “preselected” time. The claims differ in that claim 27 requires at least one
`
`etching temperature to be “above room temperature,” while claim 51 requires at
`
`least one etching step to occur “while heat is being transferred to the substrate
`
`holder with the substrate holder control circuit.” (Ex. 1006 ¶¶26-28.)
`
`5
`
`The claims that depend from claim 27 (28-36, 66) and from claim 51 (52-55,
`
`68-69) recite, at-most, minor, conventional variations to the general process
`
`outlined above:
`
`• a “continuous etching process” (28);
`
`• heat transfer using an electrostatic chuck (29);
`
`10
`
`• heat transfer based on “a pressure of gas behind [the] substrate” (30);
`
`• etching or temperature change based on “radiation” (31, 35);
`
`• heat transfer “from a substrate temperature control system to the
`
`substrate holder” (32);
`
`• “in-situ” temperature change (33);
`
`15
`
`• etching film portions with different “material composition[s]” (34, 68);
`
`• etching based on “ion bombardment” (36),
`
`• etching at a first temperature “above room temperature” (66);
`
`• etching with “heat flow from the substrate holder into the substrate”
`
`(52) or “from the substrate into the substrate holder” (53);
`
`20
`
`• etching at 50ºC-100ºC (54);
`
`
`
`-8-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`• etching where the temperature change time “subtends less than about
`
`5 percent of a total etching process time” (55); and
`
`• reaching a second temperature “at approximately a selected time” (69).
`
`C. The earliest priority date for the ’264 patent is September 1997
`For purposes of this Petition, September 11, 1997 is the earliest possible
`
`5
`
`priority date for the challenged claims. Although the ’264 patent also recites a
`
`priority claim to U.S. Patent Application No. 08/567,224, filed on December 4,
`
`1995 (Ex. 1007), that date is unsupportable because the ’224 application did not
`
`disclose the claimed subject matter.2
`
`10
`
`For example, claim 27 requires changing the temperature of a substrate on a
`
`substrate holder from a “first” to a “second substrate temperature, using a
`
`measured substrate temperature, within a preselected time interval.” Yet, the ’224
`
`application failed to disclose changing temperature “within a preselected time
`
`interval,” much less using the same substrate holder. (Ex. 1006 ¶¶30-31.) Claim
`
`15
`
`27 also requires “using a measured substrate temperature” to change temperatures.
`
`
`
` 2
`
` In earlier IPRs, the Board found that September 11, 1997 is the earliest priority
`
`date to which the challenged claims are entitled. (Ex. 1012, 10-12; Ex. 1015, 10-
`
`12.) Although unimportant to this Petition, Petitioners do not concede that the
`
`claims are entitled to priority as of September 11, 1997.
`
`
`
`-9-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`The ’224 application disclosed a thermocouple to measure the temperature of the
`
`substrate holder, not the substrate. (Id. ¶¶32-33.)
`
`Similarly, claim 51 requires that a “substrate temperature control circuit
`
`effectuates the change from the first substrate temperature to the second substrate
`
`5
`
`temperature within a preselected time period.” Yet, the ’224 application did not
`
`disclose changing substrate temperature “within a preselected time period” or
`
`using a control circuit to effect the change. (Id. ¶¶30-33.)
`
`V. Overview of the prior art
`As Kadomura, Matsumura, Kikuchi, and Muller illustrate, multi-temperature
`
`10
`
`wafer processing in a chamber was well known in the prior art. Alone or in
`
`combination, those references disclosed the two-temperature etching processes
`
`recited in independent claims 27 and 51 and the minor variations in their
`
`dependents. (Id. ¶¶35-42.)
`
`In particular, the references disclosed controlling temperature changes (Ex.
`
`15
`
`1002, Abstract; Ex. 1003, Abstract, 1:8-13; Ex. 1005, Title, Abstract) through
`
`heating (Ex. 1004, 7:24-33; Ex. 1005, 11:42-47) and cooling (Ex. 1002, 4:51-5:25;
`
`Ex. 1003, 6:19-31; Ex. 1005, 11:42-59), and rapid temperature changes to
`
`minimize potential processing delays (Ex. 1002, 5:17-25, 6:66-7:8; Ex. 1003, 7:50-
`
`53, Figs. 8-9; Ex. 1004, Abstract, 7:62-8:14; Ex. 1005, 5:18-26). The references
`
`20
`
`disclosed etching tools with sensors and controllers to measure temperatures and
`
`
`
`-10-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`regulate temperature changes. (Ex. 1003, 6:19-31; Ex. 1005, 12:37-48; Ex. 1008,
`
`321.) The references also disclosed using processing recipes to pre-program
`
`control systems to process wafers at particular times or temperatures and to change
`
`temperatures within preselected times. (Ex. 1003, 3:1-16, 5:58-6:2, 7:19-32, 8:25-
`
`5
`
`35, 8:56-68, Figs. 8-9; Ex. 1006 ¶¶71-73.)
`
`A. Kadomura (Ex. 1005)
`Kadomura was filed in February 1997. Like the ’264 patent, Kadomura
`
`disclosed a multi-temperature process for etching portions of a semiconductor
`
`wafer. (Ex. 1006 ¶¶58-67.) As in annotated Figure 4 below, Kadomura disclosed
`
`10
`
`an etching tool with a heater (not explicitly shown but represented in red) in wafer
`
`holder stage 12 (purple), a chiller 17 (blue) for cooling stage 12, a thermometer 18
`
`(yellow) for measuring wafer temperature, and a control device 25 (orange) for
`
`controlling the temperature of wafer W (green) based on temperature
`
`measurements from thermometer 18. (Ex. 1005, 11:36-59, 12:37-48.) Kadomura
`
`15
`
`adjusted the wafer’s temperature by changing the temperature of stage 12. (Id.,
`
`3:23-49.)
`
`
`
`-11-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`
`
`Kadomura also disclosed several specific examples of multi-temperature
`
`etch processes, including etching wafers at and above room temperature (20ºC,
`
`50ºC) and changing etching temperature within about 30 or 50 seconds. (Id., 6:18-
`
`5
`
`7:7, 7:58-8:64, 9:33-10:27.)
`
`B. Matsumura (Ex. 1003)
`Matsumura issued in September 1992. Like Kadomura, Matsumura
`
`disclosed multi-temperature wafer processing in a chamber. In addition,
`
`Matsumura disclosed the well-known practice of using recipes to preselect process
`
`10
`
`parameters such as processing temperatures and temperature change times.
`
`Matsumura also disclosed the use of a substrate holder temperature sensor with
`
`processing recipes. (Ex. 1006 ¶¶69-74.)
`
`
`
`-12-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`As in annotated Figure 5A, Matsumura taught a processing tool with a
`
`thermometer 24 and sensor 25 (yellow) for measuring the temperature of wafer
`
`holding stage 12; control system 20 (orange) for managing temperature changes;
`
`conductive thin film 14 (red) in the wafer holder stage 12 (purple) to heat wafer W
`
`5
`
`(green); and cooling system 23 (blue) for cooling the wafer. (Ex. 1003, 5:60-63,
`
`5:68-6:2, 8:18-35.)
`
`
`
`-13-
`
`
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`Substrate temperature sensors, like Matsumura’s, were well known in the
`
`prior art. Wright, a paper published in 1992, disclosed a processing tool that used
`
`two separate sensors to measure the temperature of the wafer and the wafer holder.
`
`(Ex. 1008, 321 (“The system employs an optical fluorescence probe on the chuck
`
`5
`
`(a second probe monitors the wafer temperature as well)….”); see also Ex. 1004,
`
`2:1-3.) Wright’s Figure 6 below shows sensor measurements for the wafer and the
`
`chuck over time.
`
`Likewise, using recipes to preselect temperature changes and other
`
`10
`
`processing conditions was well known in semiconductor manufacturing. (Ex. 1006
`
`¶71.) Matsumura’s control system 20 followed “predetermined recipe[s]” that
`
`
`
`
`
`-14-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`specified temperatures, processing times, and temperature change times. (Ex. 1003,
`
`3:1-7 (“storing, as a predetermined recipe, information showing a time-
`
`temperature relationship and applicable for either heating the object to a
`
`predetermined temperature for a predetermined period of time or cooling the object
`
`5
`
`from a predetermined temperature over a predetermined period of time, or for
`
`both….) (emphasis added), 3:14-16 (“controlling either the heating of the object or
`
`the cooling thereof, or both, in accordance with the detected temperature and the
`
`information”).) Matsumura’s Figure 9 below charts a sample recipe with multiple
`
`preselected processing temperatures (y-axis) and temperature change times (x-axis).
`
`10
`
`Matsumura expressly taught that its recipe-based temperature control techniques
`
`could be used in etching processes. (Id., 10:3-7.)
`
`
`
`
`
`
`
`-15-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`C. Kikuchi (Ex. 1004)
`Kikuchi (issued July 1993) also disclosed multi-temperature etching within
`
`the same chamber. (Ex. 1006 ¶¶82-87.) Kikuchi described ashing3 a wafer’s
`
`photoresist film at two sequential temperatures using either heat lamps or a hot
`
`5
`
`plate to raise temperature, in addition to measuring wafer and hot plate
`
`temperatures, respectively, using different thermometers. (Ex. 1004, 1:56-2:3,
`
`7:20-34, 7:62-68, 8:8-14, 11:6-9, Figs. 12-13.) Embodiments from Figures 1, 11,
`
`and 19 are shown below. The annotations indicate lamps 5 (red), hot plate 7
`
`(purple) with heater 6 (red), wafer 1 (green), and thermometers 10 and 66 (yellow).
`
`
`
` Ashing is a type of etching that uses a plasma, typically at high temperatures, to
`
`remove a photoresist film. (Ex. 1006 ¶83.) Flamm’s ’849 patent described “resist
`
`stripp[ing]” as etching and dependent claims 7 and 16 recited “ashing” as a subset
`
`of “etching.” (Ex. 1009, 1:7-9.)
`
`
`
`-16-
`
` 3
`
`10
`
`
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`
`
`Kikuchi etched photoresist over a range of temperatures, with an initial step
`
`at 70ºC-160ºC and a rapid increase to 200ºC from 5seconds (lamps) or 10 seconds
`
`
`
`
`
`-17-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`(hot plate). Figures 12 and 13 below show exemplary etching temperature changes
`
`disclosed in Kikuchi.
`
`
`
`D. Muller (Ex. 1002)
`Likewise, Muller (issued February 1997) disclosed etching a wafer at two
`
`5
`
`sequential temperatures in a chamber. (Ex. 1006 ¶¶100-104.) Muller disclosed
`
`etching surface layers on a wafer and deep trenches into the wafer itself while
`
`varying wafer temperature using an electrostatic chuck and coolant circulating
`
`through a cathode. (Ex. 1002, 1:7-12, 1:44-55, 4:51-63.) Figure 4 below is
`
`10
`
`annotated to highlight the wafer 104 (green), electrostatic chuck 105 (purple), and
`
`cathode 106 (blue).
`
`
`
`-18-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`
`
`Muller taught performing an initial etch at 125ºC or 145ºC. (Id., 3:45-52,
`
`3:56-66.) Then, the gas pressure underneath the chuck was changed to increase
`
`wafer temperature by 50ºC in “several seconds” during etching. (Id., 4:64-5:25,
`
`5
`
`5:41-48.) Due to the 50ºC increase, Muller’s second etching step was performed at
`
`175ºC (e.g., 125ºC plus 50ºC) or 195ºC (e.g., 145ºC plus 50ºC). (Id., 5:17-25,
`
`5:41-48; Ex. 1006 ¶103.) The two etching temperature examples corresponded to
`
`two different coolant temperatures––(a) with coolant at 10ºC, etch steps 1 and 2
`
`were at 125ºC (step 1) and 175ºC (step 2), respectively; and (b) with coolant at
`
`10
`
`30ºC, etch steps 1 and 2 were at 145ºC (step 1) and 195ºC (step 2), respectively.
`
`
`
`-19-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`(Id.) Figure 3 below shows the different step 1 etching temperatures achieved for
`
`coolant at 10ºC versus 30ºC.
`
`
`
`Level of ordinary skill in the art
`
`E.
`A person of ordinary skill in the art at the time of the alleged invention of
`
`5
`
`the ’264 patent (“skilled person”) would have had (i) a Bachelor’s degree in
`
`chemical engineering, materials science engineering, electrical engineering,
`
`physics, chemistry, or a similar field, and three or four years of work experience in
`
`semiconductor manufacturing or related fields; or (ii) a Master’s degree in
`
`10
`
`chemical engineering, materials science engineering, electrical engineering,
`
`physics, chemistry, or a similar field, and two or three years of work experience in
`
`semiconductor manufacturing or related fields; or (iii) a Ph.D. in chemical
`
`
`
`-20-
`
`Intel, Exhibit 1027
`Intel v. Flamm, IPR2017-00279
`
`
`
`Petition for Inter Partes Review of '264 Patent (IPR2017-00280)
`
`engineering, materials science engineering, electrical engineering, physics,
`
`chemistry, or a similar field. (Ex. 1006 ¶¶20-22.)
`
`VI. Claims 27-36, 51-55, 66, and 68-69 of the ’264 patent are unpatentable
`This Petition use