`
`
`
`
`
`
`
`
`
`
`
`BEFORE THE PATENT TRIAL AND APPEAL BOARD
`
`
`
`
`
`
`
`
`
`
`
`INTEL CORPORATION, GLOBALFOUNDRIES U.S., INC.,
`AND MICRON TECHNOLOGY, INC.,
`Petitioners,
`
`v.
`
`DANIEL L. FLAMM,
`
`Patent Owner.
`
`
`
`
`
`
`
`
`
`
`
`PTAB Case No. IPR2017-00279
`Patent No. RE40,264 E
`
`
`
`
`
`
`
`
`
`
`
`DECLARATION OF DR. JOHN BRAVMAN IN SUPPORT OF PETITION
`FOR INTER PARTES REVIEW OF U.S. PATENT NO. RE40,264
`(Claims 13-26 and 64-65)
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`TABLE OF CONTENTS
`
`
`Page
`
`
`I.
`
`INTRODUCTION AND SUMMARY OF TESTIMONY ............................ 1
`A. Qualifications ....................................................................................... 1
`1.
`Education ................................................................................... 1
`2.
`Career ......................................................................................... 2
`3.
`Publications ................................................................................ 4
`4.
`Curriculum Vitae ........................................................................ 5
`Compensation ....................................................................................... 5
`B.
`C. Materials Reviewed .............................................................................. 5
`D.
`Level of Ordinary Skill in the Art ........................................................ 8
`II. OVERVIEW REGARDING TECHNOLOGY ............................................ 10
`A.
`Priority Date ....................................................................................... 10
`1.
`The Challenged Independent Claim ........................................ 11
`2.
`The Disclosure of Application No. 08/567,224, Filed on
`December 4, 1995 .................................................................... 11
`State of the Art from the Perspective of a Person of Ordinary
`Skill in the Art of the Time of the Alleged Invention ........................ 14
`1.
`In situ Multiple Temperature Processing ................................. 14
`2.
`Designing Substrate Holders to Have a Selected Thermal
`Mass ......................................................................................... 18
`Background and General Description of the ’264 Patent .................. 23
`Claim Construction ............................................................................ 29
`1.
`“Selected thermal mass” .......................................................... 30
`2.
`“The thermal mass of the substrate holder is selected for
`a predetermined temperature change within a specific in-
`terval of time” .......................................................................... 31
`III. OVERVIEW OF THE PRIOR ART ............................................................ 33
`A.
`Standard for Invalidity........................................................................ 33
`
`B.
`
`C.
`D.
`
`
`
`-i-
`
`
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`
`
`TABLE OF CONTENTS
`(continued)
`
`Page
`
`B.
`
`C.
`D.
`
`E.
`F.
`
`G.
`H.
`
`Background on Muller ....................................................................... 35
`1.
`General overview of Muller ..................................................... 35
`2.
`Summary of Muller .................................................................. 39
`Reasons to combine Muller with Kadomura ...................................... 39
`Background on Matsumura ................................................................ 41
`1.
`General overview of Matsumura ............................................. 41
`2.
`Summary of Matsumura .......................................................... 44
`Reasons to combine Matsumura with Muller .................................... 44
`Background on Kadomura ................................................................. 49
`1.
`General overview of Kadomura ............................................... 49
`2.
`Summary of Kadomura ............................................................ 57
`Reasons to combine Kadomura with Matsumura .............................. 57
`Background on Anderson ................................................................... 61
`1.
`General overview of Anderson ................................................ 61
`2.
`Summary of Anderson ............................................................. 63
`I. Motivation to Combine Anderson with Muller and Matsumura ....... 64
`J. Motivation to Combine Anderson with Kadomura and Matsu-
`mura .................................................................................................... 66
`Background on Hinman ..................................................................... 68
`1.
`General overview of Hinman ................................................... 68
`2.
`Summary of Hinman ................................................................ 71
`L. Motivation to Combine Hinman with Muller, Matsumura and
`Anderson ............................................................................................ 71
`M. Motivation to Combine Hinman with Kadomura, Matsumura
`and Anderson ...................................................................................... 74
`Background on Kikuchi ..................................................................... 77
`
`K.
`
`N.
`
`-ii-
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`TABLE OF CONTENTS
`(continued)
`
`Page
`
`
`
`O.
`P.
`Q.
`
`T.
`
`General overview of Kikuchi ................................................... 77
`1.
`Summary of Kikuchi ................................................................ 82
`2.
`Reasons to combine Kikuchi with Muller and Matsumura................ 82
`Reasons to combine Kikuchi with Kadomura and Matsumura ......... 86
`Background on Moslehi ’849 ............................................................. 89
`1.
`General overview of Moslehi ’849 .......................................... 89
`2.
`Summary of Moslehi ’849 ....................................................... 91
`R. Motivation to Combine Moslehi ’849 with Muller, Matsumura
`and Anderson ...................................................................................... 91
`S. Motivation to Combine Moslehi ’849 with Kadomura, Matsu-
`mura and Anderson ............................................................................ 93
`Background on Wright (A Closed Loop Temperature Control
`System for a Low-Temperature Etch Chuck) .................................... 95
`1.
`General overview of Wright .................................................... 95
`2.
`Summary of Wright ............................................................... 100
`U. Motivation to Combine Wright with Muller, Matsumura and
`Anderson .......................................................................................... 100
`IV. MULLER, MATSUMURA, ANDERSON, HINMAN, KIKUCHI,
`WRIGHT AND MOSLEHI ’849 RENDERED CLAIMS 13-26 AND
`64-65 OBVIOUS ........................................................................................ 102
`A. Muller, Matsumura, Anderson and Hinman rendered claim 13
`obvious ............................................................................................. 103
`1. Muller disclosed what is recited in the preamble of claim
`13 ............................................................................................ 103
`2. Muller in view of Anderson disclosed claim 13, limita-
`tion [a] .................................................................................... 103
`3. Muller in view of Matsumura disclosed claim 13, limita-
`tion [b] .................................................................................... 108
`
`-iii-
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`
`
`TABLE OF CONTENTS
`(continued)
`
`Page
`
`4. Muller in view of Matsumura disclosed claim 13, limita-
`tion [c] .................................................................................... 114
`5. Muller in view of Matsumura disclosed claim 13, limita-
`tion [d] .................................................................................... 117
`6. Muller disclosed claim 13, limitation [e] ............................... 118
`7. Muller, Matsumura, Anderson and Hinman disclosed
`claim 13, limitation [f] ........................................................... 119
`B. Muller, Matsumura, Anderson and Hinman rendered claim 14
`obvious ............................................................................................. 127
`C. Muller, Matsumura, Anderson and Hinman rendered claim 15
`obvious ............................................................................................. 130
`D. Muller, Matsumura, Anderson and Hinman rendered claim 16
`obvious ............................................................................................. 133
`E. Muller, Matsumura, Anderson, Hinman and Kikuchi rendered
`claim 17 obvious .............................................................................. 135
`F. Muller, Matsumura, Anderson and Hinman rendered claim 18
`obvious ............................................................................................. 136
`G. Muller, Matsumura, Anderson and Hinman, alone or further in
`view of Wright rendered claim 19 obvious ...................................... 137
`H. Muller, Matsumura, Anderson and Hinman further in view of
`Wright rendered claim 20 obvious ................................................... 142
`I. Muller, Matsumura, Anderson and Hinman rendered claim 21
`obvious ............................................................................................. 144
`J. Muller, Matsumura, Anderson and Hinman rendered claim 22
`obvious ............................................................................................. 146
`K. Muller, Matsumura, Anderson and Hinman rendered claim 23
`obvious ............................................................................................. 147
`L. Muller, Matsumura, Anderson and Hinman in view of Moslehi
`’849 rendered claim 24 obvious ...................................................... 149
`
`-iv-
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`TABLE OF CONTENTS
`(continued)
`
`Page
`
`
`
`M. Muller, Matsumura, Anderson and Hinman in view of Moslehi
`’849 rendered claim 25 obvious ....................................................... 152
`N. Muller, Matsumura, Anderson and Hinman in view of Moslehi
`’849 rendered claim 26 obvious ....................................................... 154
`O. Muller, Matsumura, Anderson and Hinman rendered claim 64
`obvious ............................................................................................. 156
`P. Muller, Matsumura, Anderson and Hinman rendered claim 65
`obvious ............................................................................................. 156
`V. KADOMURA, MATSUMURA, ANDERSON, HINMAN, KIKU-
`CHI, AND MOSLEHI ’849 RENDERED CLAIMS 13-26 AND 64-
`65 OBVIOUS .............................................................................................. 157
`A. Kadomura, Matsumura, Anderson and Hinman rendered claim
`13 obvious ........................................................................................ 158
`1.
`Kadomura disclosed what is recited in the preamble of
`claim 13 .................................................................................. 158
`Kadomura in view of Anderson disclosed claim 13, limi-
`tation [a] ................................................................................. 158
`Kadomura disclosed claim 13, limitation [b]......................... 162
`Kadomura disclosed claim 13, limitation [c] ......................... 171
`Kadomura and Matsumura disclosed claim 13, limitation
`[d] ........................................................................................... 173
`Kadomura disclosed claim 13, limitation [e] ......................... 174
`Kadomura, Matsumura, Anderson and Hinman disclosed
`claim 13, limitation [f] ........................................................... 176
`B. Kadomura, Matsumura, Anderson and Hinman rendered claim
`14 obvious ........................................................................................ 185
`C. Kadomura, Matsumura, Anderson and Hinman or Kadomura,
`Matsumura, Anderson, Hinman and Muller rendered claim 15
`obvious ............................................................................................. 186
`
`2.
`
`3.
`4.
`5.
`
`6.
`7.
`
`-v-
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`TABLE OF CONTENTS
`(continued)
`
`Page
`
`
`
`E.
`
`F.
`
`D. Kadomura, Matsumura, Anderson and Hinman rendered claim
`16 obvious ........................................................................................ 189
`Kadomura, Matsumura, Anderson and Hinman in view of
`Kikuchi rendered claim 17 obvious ................................................. 191
`Kadomura, Matsumura, Anderson and Hinman rendered claim
`18 obvious ........................................................................................ 193
`G. Kadomura, Matsumura, Anderson and Hinman rendered claim
`19 obvious ........................................................................................ 193
`H. Kadomura, Matsumura, Anderson and Hinman rendered claim
`20 obvious ........................................................................................ 196
`Kadomura, Matsumura, Anderson and Hinman rendered claim
`21 obvious ........................................................................................ 198
`Kadomura, Matsumura, Anderson and Hinman rendered claim
`22 obvious ........................................................................................ 199
`K. Kadomura, Matsumura, Anderson and Hinman rendered claim
`23 obvious ........................................................................................ 200
`Kadomura, Matsumura, Anderson and Hinman in view of Mos-
`lehi ’849 rendered claim 24 obvious ................................................ 202
`M. Kadomura, Matsumura, Anderson and Hinman in view of Mos-
`lehi ’849 rendered claim 25 obvious ................................................ 205
`N. Kadomura, Matsumura, Anderson and Hinman in view of Mos-
`lehi ’849 rendered claim 26 obvious ................................................ 206
`O. Kadomura, Matsumura, Anderson and Hinman rendered claim
`64 obvious ........................................................................................ 208
`Kadomura, Matsumura, Anderson and Hinman rendered claim
`65 obvious ........................................................................................ 209
`VI. CONCLUSION ........................................................................................... 210
`
`I.
`
`J.
`
`L.
`
`P.
`
`-vi-
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`
`
`I.
`
`INTRODUCTION AND SUMMARY OF TESTIMONY
`
`
`
` My name is John Bravman. I have been retained in the above-1.
`
`referenced inter partes review proceeding by Intel Corporation, Micron Technolo-
`
`gy, Inc., and GlobalFoundries U.S., Inc. (collectively, “Petitioners”) to evaluate
`
`United States Patent No. RE40,264 (the “’264 patent”) against certain prior art ref-
`
`erences, specifically U.S. Patent Nos. 6,063,710, 5,151,871, 5,226,056, 5,605,600,
`
`5,192,849, and 3,863,049, U.S. Statutory Invention Registry H1145, as well as the
`
`knowledge of a person of skill in the art at the time of the purported invention in-
`
`cluding as demonstrated by various state of the art references. The ’264 patent is
`
`attached as Exhibit 1001 to Petitioners’ petition for Inter Partes Review of U.S.
`
`Patent No. RE40,264 (“Petition”). I understand that Petitioners seek review of
`
`claims 13-26, 64, and 65 in their Petition. As detailed in this declaration, it is my
`
`opinion that each of the challenged claims is rendered obvious by prior art refer-
`
`ences that predate the priority date of the ’264 patent. If requested by the Patent
`
`Trial and Appeal Board (“PTAB” or “Board”), I am prepared to testify about my
`
`opinions expressed in this declaration.
`
`A. Qualifications
`
`1.
`
`2.
`
`Education
`
`I received my Bachelors of Science degree in Materials Science and
`
`Engineering at Stanford University in 1979. I later received a Master’s of Science
`
`
`
`- 1 -
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`
`
`in Materials Science and Engineering from Stanford University in 1981, and I was
`
`awarded a Ph.D. in Materials Science and Engineering from Stanford University in
`
`1984, specializing in semiconductor processing and materials analysis. My thesis
`
`was entitled “Morphological Aspects of Silicon - Silicon Dioxide VLSI Interfac-
`
`es,” and concerned structural analyses of silicon-silicon dioxide interfaces, as
`
`found in integrated circuit devices—specifically very-large-scale integration devic-
`
`es.
`
`2.
`
`3.
`
`Career
`
`I will discuss my current position first, followed by a synopsis of my
`
`career and work from when I received my Ph.D. to the present.
`
`
`4.
`
`I am currently employed as the President and as a Professor of Elec-
`
`trical Engineering at Bucknell University in Lewisburg, Pennsylvania. As the
`
`President of Bucknell, I am the chief administrator at the university and am re-
`
`sponsible for helping to set university policy and priorities, alumni relations, and
`
`university advancement.
`
`
`5.
`
`From 1979 to 1984, while a graduate student at Stanford, I was em-
`
`ployed part-time by Fairchild Semiconductor in their Palo Alto Advanced Re-
`
`search Laboratory. I worked in the Materials Characterization group. In 1985, up-
`
`on completion of my doctorate, I joined the faculty at Stanford as Assistant Profes-
`
`sor of Materials Science and Engineering. I was promoted to Associate Professor
`
`
`
`- 2 -
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`
`
`with tenure in 1991, and achieved the rank of Professor in 1995. In 1997 I was
`
`named to the Bing Professorship.
`
`
`6.
`
`I served as Chairman of Stanford University’s Department of Materi-
`
`als Science and Engineering from 1996-1999, and the Director of Stanford’s Cen-
`
`ter for Materials Research from 1998-1999. I served as Senior Associate Dean of
`
`the School of Engineering from 1992 to 2001 and the Vice Provost for Undergrad-
`
`uate Education from 1999 to 2010.
`
`
`7.
`
`On July 1, 2010, I retired from Stanford University and began service
`
`as the President of Bucknell University, where I also became a Professor of Elec-
`
`trical Engineering.
`
`
`8.
`
`I have worked for more than 25 years in the areas of thin film materi-
`
`als processing and analysis. Much of my work has involved materials for use in
`
`microelectronic interconnects and packaging, and in superconducting structures
`
`and systems. I have also led multiple development efforts of specialized equip-
`
`ment and methods for determining the microstructural and mechanical properties
`
`of materials and structures.
`
`
`9.
`
`I have taught a wide variety of courses at the undergraduate and grad-
`
`uate level in materials science and engineering, emphasizing both basic science
`
`and applied technology, including coursework in the areas of integrated circuit ma-
`
`terials and processing. More than two thousand students have taken my classes,
`
`
`
`- 3 -
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`
`
`and I have trained 24 doctoral students, most of whom now work in the microelec-
`
`tronics and semiconductor processing industries.
`
`
`10.
`
`In the course of my research, my research group made extensive use
`
`of plasma semiconductor processing equipment for depositing and etching films of
`
`both simple (e.g., elemental) and complex (e.g., multi-element compound) materi-
`
`als, including semiconductor processing that monitored and controlled temperature
`
`during processing.
`
`
`11.
`
`I am or have been a member of many professional societies, including
`
`the Materials Research Society, the Institute of Electrical and Electronic Engineers,
`
`Electron Microscopy Society of America, the American Society of Metals, the
`
`Metallurgical Society of AIME, the American Chemical Society, and the American
`
`Physical Society. I served as President of the Materials Research Society in 1994.
`
`3.
`
`12.
`
`Publications
`
`I am a named inventor on two United States patents relating to the de-
`
`livery of medicinal compounds using particular material compositions. The patent
`
`numbers and titles as well as my co-inventors are listed on my curriculum vitae at-
`
`tached to this declaration as Appendix A.
`
`
`13.
`
`I am author or co-author of over 160 peer-reviewed articles and con-
`
`ference proceedings, nearly all of which relate to semiconductor processing and/or
`
`integrated circuits. The titles, publication information and my co-authors are listed
`
`
`
`- 4 -
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`
`
`on my curriculum vitae attached to this declaration as Appendix A.
`
`
`14.
`
`I am also the author, co-author, or editor of 8 edited works related to
`
`semiconductor processing or materials.
`
`4.
`Curriculum Vitae
` Additional details of my education and employment history, recent
`15.
`
`professional service, patents, publications, and other testimony are set forth in my
`
`current curriculum vitae, attached to this declaration as Appendix A.
`
`B. Compensation
`
`
`16.
`
`In connection with my work as an expert, I am being compensated at a
`
`rate of $450.00 per hour for consulting services including time spent testifying at
`
`any hearing that may be held. I am also being reimbursed for reasonable and cus-
`
`tomary expenses associated with my work in this case. I receive no other forms of
`
`compensation related to this case. No portion of my compensation is dependent or
`
`otherwise contingent upon the results of this proceeding or the specifics of my tes-
`
`timony.
`
`C. Materials Reviewed
`
`
`17.
`
`In formulating my opinions in this matter, I have reviewed the ’264
`
`
`
`- 5 -
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`
`
`patent (Ex. 10011) and its prosecution history. I have also reviewed the following
`
`materials:
`
`Ex. 1001 U.S. Patent No. RE40,264 (“’264 patent”)
`
`Ex. 1002 U.S. Patent No. 5,605,600 (“Muller”)
`
`Ex. 1003 U.S. Patent No. 5,151,871 (“Matsumura”)
`
`Ex. 1004 U.S. Patent No. 5,226,056 (“Kikuchi”)
`
`Ex. 1005 U.S. Patent No. 6,063,710 (“Kadomura”)
`
`Ex. 1007 U.S. Patent Application No. 08/567,224 (“’224 application”)
`
`Ex. 1008 Wright, D.R. et al., A Closed Loop Temperature Control System for
`a Low-Temperature Etch Chuck, Advanced Techniques for Inte-
`grated Processing II, Vol. 1803 (1992), pp. 321–329 (“Wright”)
`
`Ex. 1009 U.S. Patent No. 5,192,849 (“Moslehi ’849”)
`
`Ex. 1010 U.S. Patent No. 3,863,049 (“Hinman”)
`
`Ex. 1011 U.S. Statutory Invention Registration No. H1145 (“Anderson”)
`
`Ex. 1012 U.S. Patent No. 4,331,485 (“Gat”)
`
`Ex. 1013 U.S. Patent No. 5,393,374 (“Sato”)
`
`Ex. 1014
`
`Incropera, Frank P. et al, Fundamentals of Heat and Mass Transfer,
`Third Edition, 1981 (“Incropera”)
`
`
`
`
`The citations in this declaration to an “Exhibit” or “Ex.” refer to the Exhibits
`
` 1
`
`to the Petition.
`
`
`
`- 6 -
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`CRC Handbook of Chemistry and Physics: A Ready-Reference
`Book of Chemical and Physical Data, 71st Edition, CRC Press, Inc.,
`1974 (“CRC Handbook”)
`
`PTAB Decision Denying Institution of Inter Partes Review, Lam
`Research Corp. v. Daniel L. Flamm, IPR2015-01759, Paper 7 (Feb-
`ruary 24, 2016)
`
`PTAB Decision Denying Institution of Inter Partes Review, Lam
`Research Corp. v. Daniel L. Flamm, IPR2016-00468, Paper 6 (June
`30, 2016)
`
`PTAB Institution of Inter Partes Review, Lam Research Corp. v.
`Daniel L. Flamm, IPR2015-01764, Paper 7 (February 24, 2016)
`
`Petition for Inter Partes Review, Lam Research Corp. v. Daniel L.
`Flamm, IPR2015-01764, Paper 1 (August 18, 2015)
`
`
`
`Ex. 1015
`
`Ex. 1016
`
`Ex. 1017
`
`Ex. 1018
`
`Ex. 1019
`
`Ex. 1020 Declaration of Scott Bennett, Ph.D. regarding Exhibit 1014
`
`Ex. 1021 Declaration of Rachel J. Watters regarding Exhibit 1015
`
`Ex. 1022 Declaration of Rachel J. Watters regarding Exhibit 1008
`
`I also refer to my curriculum vitae, which is attached as Appendix A to this decla-
`
`ration.
`
`
`18.
`
`In connection with live testimony in this proceeding, should I be
`
`asked to provide it, I may use as exhibits various documents that refer to or relate
`
`to the matters contained within this declaration, or which are derived from the re-
`
`sults and analyses discussed in this declaration. Additionally, I may create or su-
`
`pervise the creation of certain demonstrative exhibits to assist me in testifying.
`
`
`19.
`
`I am prepared to use any or all of the above-referenced documents,
`
`
`
`- 7 -
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`
`
`and supplemental charts, models, and other representations based on those docu-
`
`ments, to support my live testimony in this proceeding regarding my opinions cov-
`
`ering the ’264 patent. If called upon to do so, I will offer live testimony regarding
`
`the opinions in this declaration.
`
`D. Level of Ordinary Skill in the Art
`
`
`20.
`
`It is my understanding that the claims and specification of a patent
`
`must be read and construed through the eyes of a person of ordinary skill in the art
`
`as of the priority date of the claims at issue. Counsel has also advised me that to
`
`determine the appropriate level of one of ordinary skill in the art, the following fac-
`
`tors may be considered: (a) the types of problems encountered by those working in
`
`the field and prior art solutions to those problems; (b) the sophistication of the
`
`technology in question, and the rapidity with which innovations occur in the field;
`
`(c) the educational level of active workers in the field; and (d) the educational level
`
`of the inventor.
`
` The relevant technology fields for the ’264 patent are semiconductor
`21.
`
`processing and semiconductor processing equipment. In my opinion, for the pur-
`
`poses of the ’264 patent, a person of ordinary skill in the art, as of the priority date
`
`for the ’264 patent, would have generally have had either (i) a Bachelor’s degree in
`
`chemical engineering, materials science engineering, electrical engineering, phys-
`
`ics, chemistry, or a similar field, and three or four years of work experience in
`
`
`
`- 8 -
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`
`
`semiconductor manufacturing or related fields, (ii) a Master’s degree in chemical
`
`engineering, materials science engineering, electrical engineering, physics, chemis-
`
`try, or a similar field, and two or three years of work experience in semiconductor
`
`manufacturing or related fields, or (iii) a Ph.D. or equivalent doctoral degree in
`
`chemical engineering, materials science engineering, electrical engineering, phys-
`
`ics, chemistry, or a similar field, who had performed research related to semicon-
`
`ductor manufacturing or related fields.
`
` Based on this understanding of a person of ordinary skill in the art at
`22.
`
`the time of the alleged invention for the ’264 patent, I believe that I am at least a
`
`person having ordinary skill in the art for purposes of the ’264 patent, and that I
`
`was one prior to September 11, 1997. For example, my qualifications and experi-
`
`ences discussed above, and in my curriculum vitae (Appendix A), demonstrate my
`
`familiarity with and knowledge of the art of the ’264 patent. I therefore believe
`
`that I am qualified to offer this declaration as to how such a person would have in-
`
`terpreted the ’264 patent and the prior art prior to September 11, 1997. Unless oth-
`
`erwise stated, my statements below refer to the knowledge, beliefs and abilities of
`
`a person having ordinary skill in the art of the ’264 patent at the time of the pur-
`
`ported invention of the ’264 patent.
`
`
`
`- 9 -
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`
`
`II. Overview Regarding Technology
`
`A.
`
`
`23.
`
`Priority Date
`
`I have been informed that a claim of a patent is not entitled to the pri-
`
`ority date of an earlier application if that application does not disclose all limita-
`
`tions of the claim in question.
`
` The ’264 patent is a reissue of U.S. Patent No. 6,231,776 (the “’776
`24.
`
`Patent”). The ’264 patent issued on April 29, 2008 from a reissue application filed
`
`on May 14, 2003. The ’776 patent issued from Application No. 09/151,163, filed
`
`on September 10, 1998. The ’776 patent claims priority to Provisional Application
`
`No. 60/058,650, filed on September 11, 1997, and further claims priority as a con-
`
`tinuation-in-part of Application No. 08/567,224, filed on December 4, 1995 (the
`
`“’224 application.”)
`
`
`25.
`
`It is my opinion that claims 13-26, 64, and 65 of the ’264 patent
`
`(“challenged claims”) are not entitled to a priority date earlier than September 11,
`
`1997. I express no opinion regarding the correctness of the September 11, 1997 or
`
`September 10, 1998 priority date, but I will use September 11, 1997 for purposes
`
`of this declaration. In my opinion, however, December 4, 1995 is not the correct
`
`priority date for the challenged claims because application No. 08/567,224 does
`
`not disclose or adequately support the subject matter claimed in the challenged
`
`claims.
`
`
`
`- 10 -
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`
`
`1. The Challenged Independent Claim
`
` Among other limitations, claim 13 recites “wherein the thermal mass
`26.
`
`of the substrate holder is selected for a predetermined temperature change within a
`
`specific interval of time during processing; the predetermined temperature change
`
`comprises the change from the selected first substrate holder temperature to the se-
`
`lected second substrate holder temperature, and the specified time interval com-
`
`prises the time for changing from the selected first substrate holder temperature to
`
`the selected second substrate holder temperature.”
`
` Claim 13 thus requires selection of the thermal mass of a substrate
`27.
`
`holder (such as a chuck) specifically for changing the temperature of the substrate
`
`holder from a predetermined first temperature to a predetermined second tempera-
`
`ture within a specific interval of time during processing.
`
`2. The Disclosure of Application No. 08/567,224, Filed on Decem-
`ber 4, 1995
`
`
`28.
`
`In my opinion, the ’224 application, filed on December 4, 1995, does
`
`not include written description sufficient to support any of claims 13-26, 64 and 65
`
`of the ’264 patent. Thus, the challenged claims are entitled to a priority date of no
`
`earlier than September 11, 1997, the date of Provisional Application No.
`
`60/058,650.
`
`29.
`
` Specifically, claim 13 recites selecting a substrate holder specifically
`
`for a predetermined temperature change within a preselected time.
`
`
`
`- 11 -
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`
`
` To start with, the ’224 application failed to disclose selecting the
`30.
`
`thermal mass of a substrate holder. Based on my review, it is my opinion that the
`
`concept of thermal mass and using it to design a substrate holder is simply absent
`
`from the ’224 application. For example, the ’224 application does not include the
`
`phrase “thermal mass” at all. The ’224 application similarly does not discuss
`
`choosing the mass or the material of a substrate holder.
`
`
`31.
`
`I was unable to find any discussion in the ’224 Application of chang-
`
`ing the temperature of a substrate holder from a first temperature to a second tem-
`
`perature in a specific interval of time. The only disclosure of two-temperature pro-
`
`cessing in the ’224 application is a disclosure of a technique well known at the
`
`time, changing the temperature by transferring a wafer between substrate holders
`
`held at different temperatures. Specifically, the ’224 application disclosed chang-
`
`ing the temperature during plasma ashing by transferring the wafer from a first re-
`
`sist stripping chamber with a half-wave helical resonator, in which a wafer is pro-
`
`cessed at a low temperature, to a second chamber with a resonator operating at a
`
`full-wave multiple, in which a wafer is processed at a higher temperature:
`
`An implant resist stripping process was performed to re-
`move the top implant hardened resist. This occurred by
`stripping using an “un-balanced” phase and anti-phase
`coupling relationship in a half-wave helical resonator.
`The half-wave helical resonator was configured in one of
`
`
`
`- 12 -
`
`Intel Corp. et al. Exhibit 1006
`
`
`
`the process chambers. In this chamber, the pedestal had a
`temperature of about 40ºC to maintain a low wafer tem-
`perature. This low wafer temperature was maintained to
`reduce the possibility of “popping.” Popping occurs
`when vapor in the underlying photoresist explodes
`through the implant hardened resist.
`
`After the top hardened layer was removed. The wafer
`was transf