`
`
`
`
`
`
`David Locket, et al..
`In re Patent of:
`7,558,472 Attorney Docket No.: 39843-0038IP2
`U.S. Patent No.:
`July 7, 2009
`
`Issue Date:
`Appl. Serial No.: 09/935,426
`
`Filing Date:
`Aug. 22, 2001
`
`Title:
`Multimedia Signal Processing System
`
`
`DECLARATION OF JEFFREY J. RODRIGUEZ, PhD
`
`1
`
`SAMSUNG 1003
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`I, Jeffrey J. Rodriguez, Ph.D., of La Jolla, California, declare that:
`
`I.
`
`QUALIFICATIONS AND BACKGROUND INFORMATION
`1.
`I am currently a faculty member in the Dept. of Electrical and
`
`Computer Engineering, Director of the Signal and Image Laboratory (SaIL), and a
`
`faculty member in the Biomedical Engineering Graduate Interdisciplinary Program
`
`at the University of Arizona. A copy of my curriculum vitae, which describes in
`
`further detail my qualifications, employment history, honors, awards, professional
`
`associations, presentations, and publications is attached hereto as Exhibit 1.
`
`2. My formal education includes a bachelor's degree in Electrical
`
`Engineering from the University of Texas at Austin in May 1984, a master’s
`
`degree in Electrical Engineering from Massachusetts Institute of Technology in
`
`June 1986, and I earned a Ph.D. degree in Electrical Engineering from the
`
`University of Texas at Austin in May 1990.
`
`3.
`
`Since 1990, I have been a faculty member in the Department of
`
`Electrical and Computer Engineering at the University of Arizona, where I hold or
`
`have held the following positions: (a) Tenured Associate Professor of Electrical
`
`and Computer Engineering (1997-present), (b) Director of the Signal and Image
`
`Laboratory (1990-present), (c) Faculty member in the Biomedical Engineering
`
`Interdisciplinary Program (2002-present), (d) Director of Graduate Studies for the
`
`2
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`Department of Electrical and Computer Engineering (2000-2003, 2005-2016).
`
`From 2003 to 2008, I served as Co-Director of Connection One, a National Science
`
`Foundation industry/university cooperative research center focused on wired and
`
`wireless communication circuits and systems. I teach courses at both the graduate
`
`and undergraduate level, including Circuit Analysis, Signals and Systems, Signal
`
`Processing, and Advanced Signal Processing. I have also taught other courses,
`
`including Image Processing and Image Analysis. In 1992 I was awarded the
`
`Outstanding Teaching Award by the IEEE and Eta Kappa Nu, given by the
`
`students at the University of Arizona to one outstanding professor each year.
`
`4. My research activity is generally directed to the design and analysis of
`
`hardware (analog and digital) and software for electronic systems (including
`
`microprocessor systems), especially for automated signal/image/video processing
`
`applications.
`
`5.
`
`For example, one of my research projects included the development of
`
`an electronic system for digital flow cytometry for real-time measurement of
`
`biological cells. We designed and built a custom board including FIFOs for
`
`buffering the signals, a microprocessor for FIFO control and real-time signal
`
`analysis, a system bus for interfacing to SRAM, a dual-ported memory system for
`
`3
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`handshaking and data communication between the processor and a PC via a PCI
`
`bus.
`
`6.
`
`Another example of my research activity is the design and
`
`development of a real-time video processing system for automated behavioral
`
`analysis of zebrafish for use in ototoxicity assessment of drugs. The system we
`
`designed and built includes an array of Raspberry Pi microcomputer systems
`
`configured for parallel video capture of sixteen parallel zebrafish populations. Each
`
`Raspberry Pi features a Broadcom system on a chip, which includes an ARM-
`
`compatible CPU, a video graphics processing unit (GPU), and a memory system.
`
`Data collected is then automatically transmitted to a high-performance cluster for
`
`further video processing and analysis.
`
`7.
`
`I am a Senior Member of the Institute of Electrical and Electronics
`
`Engineers (IEEE) and the IEEE Signal Processing Society. Over the years, I have
`
`served as General Chair of several IEEE conferences, served on numerous IEEE
`
`organizing committees, and held other positions on various IEEE committees, and
`
`I have served as a technical reviewer for numerous journals and professional
`
`conferences.
`
`8.
`
`In writing this Declaration, I have considered the following: my own
`
`knowledge and experience, including my work experience in the field of
`
`4
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`signal/image/video processing; my experience in teaching those subjects; and my
`
`experience in working with others involved in those fields. In addition, I have
`
`analyzed the following publications and materials, in addition to other materials I
`
`cite in my declaration:
`
` U.S. Patent No. 7,558,472 (Exhibit SE1001), and its accompanying
`prosecution history (Exhibit SE1002);
` U.S. Patent No. 6,233,389 to Barton et al. (“the ’389 patent”, Exhibit
`SE1004), and Prosecution History of Ex Parte Reexamination of
`claims 31 and 61 of the ’389 patent (Serial No. 90/009329) (Exhibit
`SE1012);
` U. S. Patent Provisional Application No. 60/226,856 (“the ’856
`provisional”, Exhibit SE1005);
` U.S. Patent No. 6,853,385 to MacInnis et al. (“MacInnis”, Exhibit
`SE1006) and U.S. Patent Application Publication No. 2005/0122335
`to MacInnis et al. (Exhibit SE1008);
` TIVO’s P.R. 4-2 Disclosure (Exhibit SE1007);
` International Publication No. WO 00/24192 to Meandzija et al.
`(“Meandzija”, Exhibit SE1009);
` Excerpts of the IEEE Standard Dictionary of Electrical and
`Electronics Terms, Sixth Edition (1996) (“IEEE Dictionary”, Exhibit
`SE1010).
` TIVO'S RESPONSES TO DEFENDANTS’ FIRST SET OF
`INTERROGATORIES (No. 18) (“TiVo Responses to
`Interrogatories”, Exhibit SE1011).
`
`5
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`9.
`
`Although this Declaration refers to selected portions of the cited
`
`references for the sake of brevity, it should be understood that these are examples,
`
`and that one of ordinary skill in the art would have viewed the references cited
`
`herein in their entirety and in combination with other references cited herein or
`
`cited within the references themselves. The references used in this Declaration,
`
`therefore, should be viewed as being incorporated herein in their entirety.
`
`10.
`
`I am not, and never was, an employee of the Petitioner in this
`
`proceeding, Samsung Electronics Co., Ltd. and Samsung Electronics America, Inc.
`
`I have been engaged in the present matter to provide my independent analysis of
`
`the issues raised in the petition for inter partes review of the ’472 patent. I
`
`received no compensation for this declaration beyond my normal hourly
`
`compensation based on my time actually spent studying the matter, and I will not
`
`receive any added compensation based on the outcome of this inter partes review
`
`of the ’472 patent.
`
`II. LEGAL PRINCIPLES
`A.
`
`Anticipation
`11.
`I have been informed that a patent claim is invalid as anticipated
`
`under 35 U.S.C. § 102 if each and every element of a claim, as properly construed,
`
`is found either explicitly or inherently in a single prior art reference. Under the
`
`6
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`principles of inherency, if the prior art necessarily functions in accordance with, or
`
`includes the claimed limitations, it anticipates.
`
`12.
`
`I have been informed that a claim is invalid under 35 U.S.C. § 102(a)
`
`if the claimed invention was known or used by others in the U.S., or was patented
`
`or published anywhere, before the applicant’s invention. I further have been
`
`informed that a claim is invalid under 35 U.S.C. § 102(b) if the invention was
`
`patented or published anywhere, or was in public use, on sale, or offered for sale in
`
`this country, more than one year prior to the filing date of the patent application.
`
`And a claim is invalid, as I have been informed, under 35 U.S.C. § 102(e), if an
`
`invention described by that claim was described in a U.S. patent granted on an
`
`application for a patent by another that was filed in the U.S. before the date of
`
`invention for such a claim.
`
`B. Obviousness
`13.
`I have been informed that a patent claim is invalid as “obvious” under
`
`35 U.S.C. § 103 in light of one or more prior art references if it would have been
`
`obvious to a person of ordinary skill in the art at the time of the invention
`
`(“POSITA”), taking into account (1) the scope and content of the prior art, (2) the
`
`differences between the prior art and the claims, (3) the level of ordinary skill in
`
`the art, and (4) any so called “secondary considerations” of non-obviousness,
`
`7
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`which include: (i) “long felt need” for the claimed invention, (ii) commercial
`
`success attributable to the claimed invention, (iii) unexpected results of the claimed
`
`invention, and (iv) “copying” of the claimed invention by others.
`
`14.
`
`I have been informed that a claim can be obvious in light of a single
`
`prior art reference or multiple prior art references. To be obvious in light of a
`
`single prior art reference or multiple prior art references, there must be a reason to
`
`modify the single prior art reference, or combine two or more references, in order
`
`to achieve the claimed invention. This reason may come from a teaching,
`
`suggestion, or motivation to combine, or may come from the reference or
`
`references themselves, the knowledge or “common sense” of one skilled in the art,
`
`or from the nature of the problem to be solved, and may be explicit or implicit
`
`from the prior art as a whole. I have been informed that the combination of
`
`familiar elements according to known methods is likely to be obvious when it does
`
`no more than yield predictable results. I also understand it is improper to rely on
`
`hindsight in making the obviousness determination.
`
`C. Written Description Requirements
`15.
`I have been informed that a later-filed patent application may rely on
`
`the filing date of an earlier provisional patent application or an earlier
`
`non-provisional patent application only if the claim has written description support
`
`8
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`in the specification of the earlier-filed application. To satisfy written description
`
`support for a claim, the specification must convey with reasonable clarity to a
`
`POSITA that, as of the filing date sought, the inventors were in possession of the
`
`invention.
`
`16.
`
`I understand that for an earlier patent application to provide sufficient
`
`written description for a claim in a later-filed patent application, the earlier patent
`
`application must either actually or inherently disclose each and every claim
`
`element of a claim in a later-filed patent application. I understand that the test for
`
`written description is an objective inquiry into the four corners of the specification
`
`from the perspective of a POSITA.
`
`17.
`
`I have been informed that to satisfy actual disclosure, a term recited in
`
`the claim does not need to appear exactly the same in the specification. However,
`
`entitlement to a filing date does not extend to subject matter which is not disclosed,
`
`but would be obvious over what is expressly disclosed. Moreover, I have been
`
`informed that the written description requirement is not satisfied if the disclosure
`
`would lead a POSITA to speculate as to modifications that the inventor might have
`
`envisioned, but failed to disclose.
`
`18.
`
`I have been informed that to satisfy inherent disclosure, the missing
`
`descriptive matter must necessarily be present in the application’s specification
`
`9
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`such that a POSITA would recognize such a disclosure. I understand that if there
`
`are more than one undisclosed ways to interpret a claim element that is not actually
`
`disclosed in an application’s specification, the missing descriptive matter would
`
`not necessarily be present in the specification.
`
`19.
`
`I have been informed that if an earlier patent application does not
`
`actually or inherently disclose each and every claim element of a claim in a later-
`
`filed patent application, the earlier application does not provide sufficient written
`
`description support for the claim, and the claim cannot rely on the filing date of the
`
`earlier patent application.
`
`20.
`
`I have been informed that a later-filed Continuation-in-part (CIP)
`
`application may claim priority to an earlier-filed parent application. The later-filed
`
`CIP application may include new disclosures that are not actually or inherently
`
`described in the earlier-filed parent application. If a claim recites a feature that is
`
`supported by the CIP application but not by the earlier-filed parent application, the
`
`claim cannot claim priority to the earlier-filed parent application. I have been
`
`informed that different claims of a CIP application may receive different effective
`
`filing dates depending on whether the recited features are supported by the parent
`
`application(s).
`
`III. OVERVIEW OF CONCLUSIONS FORMED
`
`10
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`21. This expert Declaration explains the conclusions that I have formed
`
`based on my analysis. To summarize those conclusions:
`
` Based upon my knowledge and experience and my review of the prior
`
`art publications listed above, I believe that at least claims 1, 12-16, 20,
`
`22, 23, 30, and 32 of the ’472 patent are not supported by the ’389
`
`patent, and therefore are not entitled to the ’389 patent filing date.
`
` Based upon my knowledge and experience and my review of the prior
`
`art publications listed above, I believe that at least claims 1, 12-16, 20,
`
`22, 23, 30, and 32 of the ’472 patent are not supported by the ’856
`
`provisional, and therefore are not entitled to the ’856 provisional
`
`filing date.
`
` Based upon my knowledge and experience and my review of the prior
`
`art publications listed above, I believe that claims 1, 12-16, 20, and 32
`
`of the ’472 patent are anticipated by MacInnis.
`
` Based upon my knowledge and experience and my review of the prior
`
`art publications listed above, I believe that claims 1, 12-16, 20, 30,
`
`and 32 of the ’472 patent are rendered obvious by MacInnis.
`
`11
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
` Based upon my knowledge and experience and my review of the prior
`
`art publications listed above, I believe that claims 22 and 23 of the
`
`’472 patent are rendered obvious by MacInnis in view of Meandzija.
`
`IV. BACKGROUND
`A. Overview of the ’472 Patent
`22. The ’472 patent “relates to the real time capture, storage, and display
`
`of television broadcast signals.” SE1001 at 1:18-20. Referring to FIG. 14 of the
`
`’472 patent, a system board 1400 includes an input section 1401 that accepts an
`
`input signal from a source — e.g., a television input stream. Id. at 4:29-41 and
`
`13:18-24. The input section 1401 produces an MPEG transport stream, which is a
`
`multiplex stream of data that supports video and audio feeds. Id. at 4:42-59. The
`
`system board 1400 includes an output section 1402, which includes a CPU 1403, a
`
`decoder/graphics subsystem 1404, and a media switch containing a media manager
`
`1405. Id. at 13:24-60; claim 1. The CPU 1403 functions to initialize and control
`
`operation of the various hardware components. Id. at 13:24-60. The
`
`decoder/graphics subsystem 1404 accepts a transport stream delivered from the
`
`input section 1401 over a transport stream interface 1406, and communicates with
`
`the CPU 1403 by a first bus 1408. Id. The decoder/graphics subsystem 1404
`
`decodes the transport stream received from the input section, and outputs the
`
`12
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`decoded stream as a video signal to a television set. Id. The media manager 1405
`
`acts as a bridging element between system components. Id. In addition, the media
`
`manager 1405 communicates with the decoder/graphics subsystem 1404 by a
`
`second bus 1407, which may be a PCI bus, and saves the transport stream to a
`
`storage subsystem. Id. The media manager 1405 includes an IDE (Integrated
`
`Drive Electronics) host controller that provides encryption that can be applied to
`
`the stored data. Id. at 15:8-34, 15:59-65. The media manager 1405 also includes a
`
`PCI bus arbiter. Id.
`
`13
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`
`
`23. The media switch containing the media manager runs asynchronously
`
`with the microprocessor CPU because the media manager includes a DMA
`
`controller that moves large quantities of data with minimal intervention by the
`
`CPU. Id. at 7:7-15; 15:20-34. Data may be stored to and retrieved from the
`
`storage subsystem by DMA at the same time, based on program instructions from
`
`the CPU. Id. at 7:7 – 8:34.
`
`14
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`B.
`Person of Ordinary Skill in the Art
`24. Based on the foregoing and upon my experience in this area, a person
`
`of ordinary skill in the art in this field at the time of invention (“POSITA”) would
`
`have had a combination of experience and education in signal processing
`
`component and/or signal processing system design. This typically would consist
`
`of a minimum of a bachelor of science in electrical engineering, computer
`
`engineering, or a related field plus 2-5 years of work, graduate study, and/or
`
`research experience in the field of signal processing component and/or signal
`
`processing system design. Additional education in a relevant field, such as
`
`computer science, software engineering, or a related field, or additional industry
`
`experience may compensate for a deficit in one of the other aspects of the
`
`requirements stated above.
`
`25. Based on my experiences, I have at least the level of skill of a
`
`POSITA. The qualification of a POSITA would be the same at least for the period
`
`between the ‘389 patent filing date and the ‘472 patent filing date.
`
`V. CLAIM CONSTRUCTION
`26.
`I understand that, for purposes of my analysis in this inter partes
`
`review proceeding, the terms appearing in the patent claims should be interpreted
`
`according to their broadest reasonable construction in light of the specification of
`
`15
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`the patent in which it appears. In that regard, I understand that the best indicator of
`
`claim meaning is its usage in the context of the patent specification as understood
`
`by a POSITA. I further understand that the words of the claims should be given
`
`their plain meaning unless that meaning is inconsistent with the patent
`
`specification or the patent’s history of examination before the Patent Office. I also
`
`understand that the words of the claims should be interpreted as they would have
`
`been interpreted by a POSITA.
`
`27.
`
`I also understand that in district court, Patent Owner has proposed
`
`constructions for a number of claim terms of the ’472 patent. SE1007. I have been
`
`informed that the claim construction standard for district court is different than,
`
`and possibly narrower than, the broadest reasonable interpretation standard
`
`(“BRI”). I understand that Patent Owner’s interpretation of the claim terms under
`
`BRI will be at least as broad as Patent Owner’s interpretation of the claim terms in
`
`district court. Thus, for the purpose of this proceeding, I am applying
`
`constructions on the following terms that are at least as broad as the constructions
`
`proposed by Patent Owner, including:
`
`
`
`1
`
`Claim Term
`transport stream
`(claims 1, 12, 15, 16)
`
`BRI Construction
`“a stream of data that includes interleaved video
`and audio segments.”
`SE1007 at 13; see also SE1001 at 4:42-59 and
`14:29-51.
`
`16
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`media switch
`(claim 1)
`
`multimedia data stream
`processor
`(claim 1)
`
`transport interface
`(claim 12)
`
`transport stream
`interface
`(claim 15)
`front panel
`navigation cluster
`(claim 30)
`
`“hardware and/or code that mediates between a
`microprocessor CPU, hard-disk or storage
`device, and memory.”
`SE1007 at 12; see also SE1001 at 4:60-67 and
`7:48-57.
`“media switch/media manager processor(s) that
`processes multimedia data.”
`SE1007 at 13; see also SE1001 at 15:8-34 and
`18:18 – 19:21.
`“an interface that receives transport streams.”
`SE1007 at 13; see also SE1001 at 13:61 – 14:59
`and 16:55 – 17:48.
`“an interface that receives transport streams.”
`SE1007 at 13; see also SE1001 at 13:18-38.
`
`“exterior buttons or keys to control the device.”
`SE1007 at 13; see also SE1001 at 15:8-34,
`15:66 – 16:10, and 17:66 – 18:14.
`
`2
`
`3
`
`4
`
`5
`
`6
`
`
`
`28. Claim 1 recites an output section that includes a media switch that is
`
`operative to interface a plurality of system components and operates
`
`asynchronously from the processor, where the “media switch comprises a media
`
`manager.” The media switch as recited in claim 1 does not recite any additional
`
`element other than the media manager. The ’472 patent discloses that “[w]hile the
`
`media manager provides a number of functions, its major function is that of a
`
`bridging element between system components, due to the number and type of I/O
`
`functions it incorporates.” SE1001 at col. 13:39-60. Accordingly, it is reasonable
`
`to consider the term “media manager” as broad enough to encompass “the portion
`
`17
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`of the output section that interfaces with a plurality of system components.” For
`
`all other terms, I have assumed plain and ordinary meaning.
`
`29.
`
`I have performed no analysis as to whether the above constructions
`
`are correct under the standard in district court, and consequently, offer no opinion
`
`on that subject.
`
`VI. ANALYSIS OF WRITTEN DESCRIPTION
`30. The ’389 patent and the ’472 patent share common disclosures from
`
`Fig. 1 through Fig. 13, and the corresponding descriptions (SE1001, col. 4:18 –
`
`col. 13:17). However, Fig. 14 to Fig. 22, and the corresponding descriptions
`
`(SE1001, col. 13:18 – col. 19:28) were newly added in the ’472 patent.
`
`31.
`
`I note that the portion of the ’856 provisional that describes a media
`
`processor is included in a proposal titled “Multi channel system independent media
`
`processor.” SE1005 at 27-30. According to the three listed individuals that
`
`submitted this proposal (Dave Lockette, Andy Goodman, and Jean Kao), the
`
`proposed media processor includes five blocks: system interface, media stream
`
`identifier, media stream processor core, multi-channel state engine, and media
`
`identification generator. Id. at 27. The system interface provides “a connection or
`
`window for media process to [observe] the system bus,” and also provides “a way
`
`[to] send back media processed result as well as a programming interface.” Id. at
`
`18
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`28. The media stream identifier “[distinguishes] media stream data from other data
`
`on the bus.” Id. The media stream processor core “[provides] tivo media
`
`streaming function,” where “multiple streams are [processed] simultaneously.” Id.
`
`at 28-29. The states of different media streams are saved and reloaded, presumably
`
`by the multi-channel state engine. Id. The media identification generator “[uses]
`
`information such as source and destination of the stream to identify whether the
`
`data on the bus should be processor.” Id. at 28.
`
`A. Claim 1
`32. Claim 1 recites a media switch that comprises a media manager. The
`
`media manager includes a host controller, a DMA controller, a bus arbiter, and a
`
`multimedia data stream processor. I find the term “media manager” in several
`
`instances in the’472 patent. SE1001, FIGS. 14, 15, 18, 19B, 20B, and 21B and at
`
`13:39-60, 15:8-65, and 18:18 – 19:21. As described in the ’472 patent, a media
`
`manager includes the following:
`
` an IDE host controller, with data encryption;
` a DMA controller;
` IR receiver/transmitter interface;
` multiple UART's (Universal Asynchronous Receiver/Transmitter);
` multiple I2C (Inter-IC) buses;
` multiple GPIO's (General Purpose I/O's);
` a PCI bus arbiter;
`
`19
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
` an MPEG-2 media stream processor;
` a PCM (Pulse Code Modulation) audio mixer;
` a high-speed transport output interface;
` a fan speed control; and
` front panel keyboard matrix scanner.
`(SE1001 at 15:8-34).
`33. The ’472 patent therefore appears to disclose “a DMA controller.” A
`
`POSITA would have recognized that an IDE (Integrated Drive Electronics) host
`
`controller is a type of a host controller. A POSITA would have recognized that a
`
`PCI (Peripheral Component Interconnect) bus arbiter is a type of a bus arbiter.
`
`34. The ’472 patent discloses that the media manager 1405 includes “an
`
`MPEG-2 media stream processor.” Id. The ’472 patent discloses that “the media
`
`manager also mediates the transfer of media streams between the CPU 1403,
`
`memory 1501, and the hard drive 1505. This is accomplished through the action of
`
`the media stream processor and the high-speed transport output interface.” Id. at
`
`15:43-46. Referring to FIG. 22, the ’472 patent discloses a “multi-channel media
`
`stream processor” that includes:
`
` a system interface 2201;
` a media stream identifier 2202;
` a media stream processor core 2203;
` a multi-channel state engine 2204; and
`
`20
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
` a media stream identification generator 2205.
`(Id. at 18:18 – 19:21).
`35. As disclosed in the ’472 patent, the multi-channel media stream
`
`processor upgrades a PVR's media stream processor capability from single-channel
`
`to multi-channel. Id.
`
`36. By contrast, several terms do not appear in the ’389 patent, including
`
`“media manager,” “host controller,” “bus arbiter,” and “multimedia data stream
`
`processor.” These terms are not present anywhere in the ’389 patent specification.
`
`The ’389 patent discloses a media switch, but does not disclose a “media
`
`manager.” As discussed above, the broadest reasonable interpretation for the term
`
`“media manager” encompasses “the portion of the media switch that has a host
`
`processor, DMA controller, bus arbiter and multimedia data stream processor.”
`
`SE1007 at 13. The ’389 patent does not describe a media switch that includes a
`
`bus arbiter.
`
`37.
`
`In the document titled “TIVO'S FOURTH SUPPLEMENTAL
`
`OBJECTIONS AND RESPONSES TO DEFENDANTS' FIRST SET OF
`
`INTERROGATORIES (No. 18)” (SE1011), Patent Owner has stated that the ’389
`
`patent specification supports the claim elements from the ’472 patent. SE1011 at
`
`11.
`
`21
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`38. Patent Owner stated that the term “a host controller” is supported at
`
`least by col 6:59-63, 3:65-4:2, 6:16-25, 7:5-7, Fig 1, Fig 7, Fig 13 of the ’389
`
`patent. Id. at 12. The term “host controller” does not appear in the cited portions
`
`and the cited figures of the ’389 patent. Id. Patent Owner did not explain why a
`
`host controller must necessarily be present in the cited portions of the ’389 patent.
`
`39. Patent Owner stated that the term “bus arbiter” is supported at least by
`
`Abstract, Fig 7, Col. 2:22-33, 6:59-7:4, 3:62-65. SE1011 at 12. The term “bus
`
`arbiter” does not appear in the cited portions of the ’389 patent. The referenced
`
`figures similarly do not show a bus arbiter in the media switch. Patent Owner did
`
`not explain why a bus arbiter must necessarily be present in the cited portions of
`
`the ’389 patent.
`
`40.
`
`In fact, a POSITA would have understood that a function of a “bus
`
`arbiter” is to grant control of a bus among multiple requesters, and a POSITA
`
`would have recognized that a parallel arbitration is one way to control the access to
`
`a bus without using a bus arbiter. SE1010 at 4. Thus, a POSITA would have
`
`understood that a bus arbiter does not necessarily have to be present in a media
`
`switch that may participate in bus arbitration. A POSITA therefore would have
`
`understood that the ’389 patent does not actually or inherently disclose a bus
`
`arbiter.
`
`22
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`41. Claim 1 recites an output section that includes a media switch. Patent
`
`Owner stated that the term “output section” is supported at least by col. 3:30-60,
`
`4:3-12, 6:25-45, 7:28-45, 11:28-39, Fig 1, Fig 2, Fig 3, claims 1, 2, 30, 32, 33, 60
`
`of the ’389 patent. SE1011 at 12. The ’389 patent discloses that “[i]nput streams
`
`are converted to an MPEG stream and sent to the Media Switch 102. The Media
`
`Switch 102 buffers the MPEG stream into memory. It then performs two
`
`operations if the user is watching real time TV: the stream is sent to the Output
`
`Section 103 and it is written simultaneously to the hard disk or storage device
`
`105.” SE1004 at 3:62 – 4:2. The ’389 patent thus discloses that the media switch
`
`sends a transport stream to the output section, and does not disclose an output
`
`section that includes a media switch. I note that the text of the ’389 patent uses the
`
`term “output section 103” while FIG. 1 shows an output module 103. Thus, I
`
`assume the ’389 patent uses the terms “output section” and “output module”
`
`interchangeably. Referring to annotated FIG. 1 and FIG. 2 below, the ’389 patent
`
`discloses that the output section is connected to the media switch, and do not show
`
`that the media switch as being included in the output section. Moreover,
`
`independent claims 1 and 31 of the ’389 patent do not recite an output section that
`
`includes a media switch. A POSITA therefore would have understood that the
`
`23
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`’389 patent does not actually or inherently disclose an output section that includes
`
`a media switch.
`
`
`
`24
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`
`
`42. Accordingly, the ’389 patent does not convey with reasonable clarity
`
`to a POSITA that, as of the filing date of the ’389 patent, the inventors of the ’472
`
`patent were in possession of the invention recited in claim 1.
`
`43. The ’856 provisional does not disclose the bus arbiter recited in claim
`
`1 and does not disclose the specific arrangement of components that is recited in
`
`claim 1. In fact, a POSITA would have understood that a function of a “bus
`
`arbiter” is to grant control of a bus among multiple requesters, and a POSITA
`
`would have recognized that a parallel arbitration is one way to control the access to
`
`a bus without using a bus arbiter. SE1010 at 4. Thus, a POSITA would have
`
`25
`
`
`
`Attorney Docket No. 39843-0038IP2
`IPR of U.S. Patent No. 7,558,472
`Declaration of Dr. Jeffrey J. Rodriguez
`
`
`
`understood that a bus arbiter d