`
`BEFORE THE PATENT TRIAL AND APPEAL BOARD
`
`
`
`Taiwan Semiconductor Manufacturing Company, Ltd.
`
`Petitioner
`
`v.
`
`Godo Kaisha IP Bridge 1
`
`
`
`Patent Owner
`
`
`
`Patent No. 6,197,696
`Filing Date: March 23, 1999
`Issue Date: March 6, 2001
`
`Title: METHOD FOR FORMING INTERCONNECTION STRUCTURE
`
`
`Inter Partes Review No. IPR2016-01377
`
`
`
`PETITIONER’S UPDATED EXHIBIT LIST
`
`
`
`
`
`
`
`
`
`In accordance with 37 C.F.R. § 42.63(e), Petitioner hereby submits a current
`
`listing of Taiwan Semiconductor Manufacturing Company, Ltd.’s exhibits to the
`
`IPR2016-01377
`Patent No. 6,197,696
`
`Board and counsel for Patent Owner.
`
`LIST OF EXHIBITS
`
`Exhibit No.
`
`Description
`
`Previously
`Filed
`
`Exhibit 1001 U.S. Patent No. 6,197,696 to Aoi et al.
`
`Exhibit 1002 Expert Declaration of Dr. Bruce W. Smith,
`Ph.D.
`
`Exhibit 1003 U.S. Patent No. 3,617,824 to Shinoda et al.
`
`Exhibit 1004 U.S. Patent No. 3,838,442 to Humphreys.
`
`Exhibit 1005 U.S. Patent No. 6,140,226 to Grill et al.
`
`Exhibit 1006 U.S. Patent No. 5,635,423 to Huang et al.
`
`Exhibit 1007 U.S. Patent No. 5,741,626 to Jain et al.
`
`Exhibit 1008 C. Akrout et al., “A 480-MHz Microprocessor
`in a 0.12μm Leff CMOS Technology with
`Copper Interconnects,” IEEE J. of Solid-State
`Circuits, Vol. 33, no. 11 (November 1998).
`
`Exhibit 1009
`
`J.N. Burghartz et al., “Monolithic Spiral
`Inductors Fabricated Using a VLSI Cu-
`Damascene Interconnect Technology and
`Low-Loss Substrates,” International Electron
`Devices Meeting (December 1996).
`
`x
`
`x
`
`x
`
`x
`
`x
`
`x
`
`x
`
`x
`
`x
`
`
`
`
`
`Exhibit No.
`
`Description
`
`IPR2016-01377
`Patent No. 6,197,696
`
`Previously
`Filed
`
`Exhibit 1010 U.S. Patent No. 6,100,184 to Zhao et al.
`
`Exhibit 1011 U.S. Patent No. 6,103,616 to Yu et al.
`
`Exhibit 1012 File History of U.S. Patent No. 6,197,696 to
`Aoi et al.
`
`Exhibit 1013
`
`Japanese Patent Application No. 10-079371
`to Aoi.
`
`Exhibit 1014 Certified Translation of Japanese Patent
`Application No. 10-079371 to Aoi.
`
`Exhibit 1015
`
`Japanese Patent Application No. 11-075519
`to Aoi.
`
`Exhibit 1016 Certified Translation of Japanese Patent
`Application No. 11-075519 to Aoi.
`
`Exhibit 1017 U.S. Provisional Patent Application No.
`60/071,628.
`
`Exhibit 1018 U.S. Patent No. 5,592,024 to Aoyama et al.
`
`Exhibit 1019 U.S. Patent No. 5,920,790 to Wetzel et al.
`
`Exhibit 1020 Transcript of Teleconference with the Board,
`dated November 16, 2016.
`
`x
`
`x
`
`x
`
`x
`
`x
`
`x
`
`x
`
`x
`
`x
`
`x
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`Petitioner hereby certifies that copies of all listed documents above have
`
`IPR2016-01377
`Patent No. 6,197,696
`
`
`
`been served on counsel for Godo Kaisha IP Bridge.
`
`Dated: November 17, 2016
`
`Respectfully submitted,
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`By: /Darren M. Jiron/
`Darren M. Jiron, Lead Counsel
`Reg. No. 45,777
`
`Counsel for Petitioner
`
`
`
`
`
`
`
`
`
`
`
`
`IPR2016-01377
`Patent No. 6,197,696
`
`CERTIFICATE OF SERVICE
`
`Pursuant to 37 C.F.R. § 42.6(e), this is to certify that I caused to be served a
`
`
`
`true and correct copy of the PETITIONER’S UPDATED EXHIBIT LIST
`
`by electronic mail, on this 17th day of November, 2016, on counsel of record for
`
`the Patent Owner as follows:
`
`J. Steven Baughman
`steven.baughman@ropesgray.com
`
`Andrew N. Thomases
`andrew.thomases@ropesgray.com
`
`IPBridgeTSMCPTABService@ropesgray.com
`
`Respectfully submitted,
`
`By: /Darren M. Jiron/
`Darren M. Jiron, Lead Counsel
`Reg. No. 45,777
`
`Counsel for Petitioner
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`Dated: November 17, 2016
`
`
`
`
`
`
`
`
`
`
`