`
`[75]
`
`Inventors: Alfred Grill, White Plains;
`Christopher Vincent Jahnes, Monsey;
`Visllnubhzli Vittllalhhai Patel,
`Yorktown Hei hts, all of N.Y.; Laurent
`Claude Perrafild, Paris, France
`
`l73i A-‘Q8595? 1"“-‘rum-i”"“l B“5im-'55 Machines
`Corporation. Armonk. NY.
`
`2]
`
`1
`I
`[22]
`
`A l. N .: 09 10'? 567
`pp
`0
`I
`’
`Filed:
`.lun. 29, 1998
`
`Int. CL?
`[51]
`[52] U.S. Cl.
`
`C23C l6i32
`438K780; 438K781; 4383789;
`427x577; 421,579; 42.h,249'15; 42.h,25Sl37;
`427f255.6
`
`[58]
`
`[56]
`
`Field of Search ................................... .. 4271489, 492,
`427;497, 503, 509, 515, 577, 573, 579,
`249.15, 255.37, 255.6; 438l"l'8(t, 78], 7'89
`
`.
`References cued
`U.S. PATENT DOCUMENTS
`
`4_.824_,fi9U
`5’m3Fl53
`5,494,712
`5,554,570
`5,559__b3':'
`5_.S'-J3_f'4t
`
`4,-‘I989 Heinccke el al. .
`3“992 Brothel cl ali I
`4:m489
`2.:19.or5
`I-Iu ct al.
`.. 438x763
`.... ..
`‘J,=‘199ti Maeda ct al.
`
`..
`257.???
`9;‘l‘)9fl Cohen cl :1].
`U199? Ikcda ..................................... .. 42?!S?9
`
`Ulllted States Patent
`
`[19]
`
`[11] Patent Number:
`
`6,147,009
`
`Grill ct al.
`
`[45] Date of Patent:
`
`Nov. 14, 2000
`
`USUU6 l 4-7009A
`
`I-IYDROGENATEI) OXIDIZED SILICON
`CARBON ]'y[A'1‘]_<‘,R[A[_,
`
`5,618,019
`5_,789_,32l')
`
`4;’l99T Pclrmichl et al.
`8.31998 Andricacos et al.
`
`.................... .. 428834
`-’l38.r'678
`
`FOREIGN PATENT DOCUMENTS
`19(:'l54?'3? W199? Cuermany .
`60-1 H480
`6l'l985
`Japan .
`,
`.
`.
`.
`.
`.
`.
`OHILR PUm‘I('A“0N5
`I.uther el al, Planar (.‘opper—P0lyimide Back Lind ()l‘ The
`l.ine interconnections lior UISI Devices, Jun. 8-9 1993,
`VMIC Conference, 1993 ISMIC—t02l’93l’0015, pp. 15-21,
`especially p. 16.
`Prillmry Exrmlt'rler—Timothy Meeks
`/tlrorrley, Agent, or Ft'ml—Randy Tu ng; Robert Trcpp
`
`[57]
`
`ABSTRACT
`‘
`‘
`_‘
`_
`_
`._
`_
`.
`A low (.l]ClCLl]'](. constant, thermally stable hydrogenated
`oxidized silicon carbon film which can be used as an
`
`interconnect dielectric in IC chips is disclosed. Also dis-
`closed is a method for fabricating a thermally stable hydro-
`genated oxidized silicon carbon low dielectric constant lilm
`utilizing a plasma enhanced chemical vapor deposition
`technique. Electronic devices containing insulating layers of
`thermally stable hydrogenated oxidized silicon carbon low
`dielectric constant materials that are prepared by the method
`are further disclosed. To enable the fabricatitln of thermally
`stable hydrogenated‘ oiodl‘/.ed silicon carbon low: dlelecl-nc
`"°“’“a“‘ m""~ 51’_‘*"‘h" P‘°°‘"5°‘ m‘‘‘'‘“‘“‘‘ h‘'‘’‘“3 3
`‘"13
`51f"C11'f¢ arc 1JFot¢fr°<'-
`
`15 Claims, 4 Drawing Slleets
`
`IP Bridge Exhibit 2007
`
`TSMC v. IP Bridge
`IPR2016-01377
`
`Page 00001
`
`IP Bridge Exhibit 2007
`TSMC v. IP Bridge
`IPR2016-01377
`Page 00001
`
`
`
`U.S. Patent
`
`Nov. 14, 2000
`
`Sheet 1 of 4
`
`6,147,009
`
`//0
`
`
`7///..v///////////////////////////////////I//////A
`
`ABSORBANCE
`
`0.20
`
`0.15
`
`0.10
`
`0.05
`
`0.00
`
`4000
`
`3500
`
`3000
`
`2500
`
`2000
`
`1500
`
`1000
`
`WAVE NUMBERS (cm“)
`
`F|G.2
`
`Page 00002
`
`Page 00002
`
`
`
`U.S. Patent
`
`Nov. 14, 2000
`
`Sheet 2 of4
`
`6,147,009
`
`0.20
`
`ABSORBANCE
`
`P -3 U1
`
`.08
`
`$231:)8as
`
`1250
`
`1200
`
`1150
`1100
`1050
`WAVE NUMBERS (cm-1)
`
`1000
`
`950
`
`F|G.3
`
` 0 SiCOH as-deposited
`
`
`o SiCOH annealed
`
`
`
`A HSSQ
`0 P389
`
`
`
`135*
`3 10 7
`E:>
`
`10-9
`
` 105
`
`10-11
`
`10-13
`
`4000
`
`6000
`
`8000
`
`10000
`
`12000
`
`FILM THICKNESS (A)
`
`F|G.4
`
`Page 00003
`
`Page 00003
`
`
`
`U.S. Patent
`
`Nov. 14, 2000
`
`Sheet 3 of4
`
`6,147,009
`
`
`
`.v9®O®O®l©O®O®O.C.COO.C.
`
`900090..
`
`.OOIOOOOODODOOODOIOUODODOrooooobobomobo
`9oowomomowowomowoooovmououMMnuMMnouonomoooooooooooo999o
`
`9009
`
`
`
`.OwO®O®.040
`
`1
`300 mT
`?5 V
`-25 W
`
`mU:W...2200.
`
`T
`
`nibau3
`
`% as-
`
`depos
`[:1 stabilized
`
`ited
`
`O6
`
`vOIO.bOD¢.lO..rO
`-._0.0.0.0..0.0.0.6.0
`oooooooo
`Toomo0ooo¢oo¢oo¢9oooooooo¢ooooo
`OOOOOOOOOOOOOOO
`tOI0bODo9OI0OOlOtObObOb
`o....Ea.».~.«.
`
`T.
`
`5
`Pulsed
`Plasma
`
`:0.0.909656I_OS..O|¢DO.DO|O.IOOO.DOD.D
`vooooooooooooooo5
`
`Im..............6Wmoooooooooooooooookoooooooooooo05ooooooooooooooooooooooooooooao...U
`
`
`vooooooooooooooooooooooa.4.youInorobouovovorooouonovopopoposos
`
`ouooooomooocoooooqoooooooooooooaoooooa04.1.9oooooOooooocoofoooooooooooooooognU.
`T3mVW.................U..I
`
`
`.0000ooooooooooooooosuoooooooooa4VDODODODOIODODODOOODOQobobobotts
`H.”.u....§a_.§m.§.mW%J.
`
`F|G.5
`
`Page 00004
`
`Page 00004
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`U.S. Patent
`
`Nov. 14, 2000
`
`Sheet 4 of4
`
`6,147,009
`
`60
`/ 50
`
`
`
`
`
`'r///////////%-
`
`40
`
`.._.._......... /......
`///////.-E
`
`
`
`0
`
`0.01
`
`
`
`
`
`
`
`
`“‘“jjjj‘ |.jjjjV
`
`
`
`
`"“"7//////'/////
`40 i
`
`Page 00005
`
`
`
`1jj.fjV
`
`ea 40
`§/////;0&\\7//lA\\\“'-E 34
`
`
`
`""““""gi
`
`£““‘jjf.:
`
`Page 00005
`
`
`
`1
`HYDROGEN/\TED OXIDIZED SILICON
`CARBON MATERIAL
`
`IiIEl.D OI" ’I'IIl_" INVIENTION
`
`The present invention generally relates to a new hydro-
`genated oxidized silicon carbon (SiCOH) low dielectric
`constant material which is thermally stable to at least 350°
`C. and a method for fabricating films of this material and
`electronic devices containing such films and more
`particularly, relates to a low dielectric constant, thermally
`stable hydrogenated oxidized silicon carbon (SiCOH) film
`for use as an intralevel or interlevel dielectric, cap material,
`or hard maskjpolish stop in a UI..SI back-end-of-the-line
`(BIi()I.) wiring structure, electronic structures containing
`the films and a method for fabrication such films and
`structures.
`
`BACKGROUND OF THE INVENTION
`
`The continuous shrinking in dimensions of electronic
`devices utilized in ULSI circuits in recent years has resulted
`in increasing the resistance of the BEOL metalization as well
`as increasing the capacitance of the intralayer and interlayer.
`This combined effect increases signal delays in ULSI elec-
`tronic devices. In order to improve the switching perfor-
`mance of future ULSI circuits, low dielectric constant (k)
`insulators and particularly those with k significantly lower
`than that of silicon oxide are needed to reduce the capaci-
`tances. Dielectric materials that have low k values have been
`commercially available, for instance, one of such materials
`is polytetrafluoroethylene (PTFE) with a k value of 2.0.
`However, these dielectric materials are not thennally stable
`when exposed to temperatures above 3[l'[l—-350° C. which
`renders them useless during integration of these dielectrics
`in ULSI chips which require a thermal stability of at least
`400° C.
`
`The low-k materials that have been considered for appli-
`cations in ULSI devices include polymers containing Si, C,
`0, such as methylsiloxane, methylsesquioxanes, and other
`organic and inorganic polymers. For instance, materials
`described in a paper “Properties of new low dielectric
`constant spin-on silicon oxide based dielectrics" by
`N.[Iacker et al., published in Mat. Res.
`Symp. Proc.,
`vol. 476 (1997) p25 appear to satisfy the thermal stability
`requirement, even though some ofthese materials propagate
`cracks easily when reaching thicknesses needed for integra-
`tion in the interconnect structure when films are prepared by
`a spin-on technique. Furthermore, the precursor materials
`are high cost and prohibitive for use in mass production. In
`contrast to this, most of the fabrication steps of VLSI and
`ULSI chips are carried out by plasma enhanced chemical or
`physical vapor deposition techniques. The ability to fabri-
`cate a low-k material by a Pl_i(_'VI) technique using readily
`available processing equipment will thus simplify its inte-
`gration in the manufacturing process and create less haz-
`ardous waste.
`
`It is therefore an object of the present invention to provide
`a low dielectric constant material of hydrogenated oxidized
`silicon carbon which is thermally stable to at least 350° C.
`and exhibits very low crack propagation.
`It is another object of the present invention to provide a
`method for fabricating a low dielectric constant and ther-
`mally stable hydrogenated oxidized silicon carbon film.
`It is a further object of the present invention to provide a
`method for fabricating a low dielectric constant, thermally
`stable hydrogenated oxidized silicon carbon film from a
`precursor which contains Si,
`(T, () and II and which may
`have a ring structure.
`
`6,147,009
`
`2
`
`10
`
`‘I5
`
`10
`
`30
`
`invention to
`ll is another further object of the present
`provide a method for fabricating a low dielectric constant,
`thermally stable hydrogenated oxidized silicon carbon film
`from a precursor mixture which contains atoms of Si, C, O,
`and II.
`
`It is still another further object of the present invention to
`provide a method for fabricating a low dielectric constant,
`thermally stable hydrogenated oxidized silicon carbon film
`in a parallel plate plasma enhanced chemical vapor deposi-
`tion chamber.
`
`lt is yet another object of the present invention to provide
`a method for fabricating a low dielectric constant. thenrtally
`stable hydrogenated oxidized silicon carbon film for use in
`electronic structures as an intralevel or interlevel dielectric
`in a IEEOI. interconnect stnicture.
`
`It is still another further object of the present invention to
`provide a method for fabricating a thennally stable hydro-
`genated oxidized silicon carbon film of low dielectric con-
`stant capable of surviving a process temperature of at least
`350° C. for four hours.
`
`It is yet another further object of the present invention to
`provide a low dielectric constant, thermally stable hydroge-
`nated oxidized silicon carbon film that has low internal
`stresses and a dielectric constant of not higher than 3.6.
`It is still another further object of the present invention to
`provide an electronic structure incorporating layers of insu-
`lating materials as intralevel or interlevel dielectrics in a
`l3I:l()[_ wiring structure in which at least one of the layers of
`insulating materials comprise hydrogenated oxidized silicon
`carbon films.
`
`It is yet another further object of the present invention to
`provide an electronic structure which has layers of hydro-
`genated oxidiiried silicon carbon films as intralevel or inter-
`level dielectrics in a lll:'.()I. wiring structure which contains
`at least one dielectric cap layer formed of dilferent materials
`for use as a reactive ion etching mask, a polish stop or a
`dilfusion barrier.
`
`40
`
`It is still another further object of the present invention to
`provide an electronic structure with intralevel or interlevel
`dielectrics in a BEOL wiring structure which has at least one
`layer of hydrogenated oxidized silicon carbon films as
`reactive ion etching mask, a polish stop or a diffusion barrier.
`
`SUMMARY OF THE INVENTION
`
`In accordance with the present invention, a novel hydro-
`genated oxidized silicon carbon (Si(_'()II) low dielectric
`constant material that is thermally stable to at least 350° C.
`is provided. The present invention further provides a method
`for fabricating a thermally stable, low dielectric constant
`hydrogenated oxidized silicon carbon film by reacting a
`precursor gas containing atoms of Si, C, O, and H in a
`parallel plate plasma enhanced chemical vapor deposition
`chamber. The present
`invention still further provides an
`electronic structure that has layers of insulating materials as
`intralevel or interlevel dielectrics ttsed in a Bl:'.()I. wiring
`structure wherein the insulating material can be a hydroge-
`nated oxidized silicon carbon film.
`
`In a preferred embodiment, a method for fabricating a
`thermally stable hydrogenated oxidized silicon carbon film
`can be carried out by the operating steps of first providing a
`parallel plate plasma enhanced chemical vapor deposition
`chamber, positioning an electronic structure in the chamber,
`flowing a precursor gas containing atoms of Si, C, O, and H
`into the chamber, depositing a hydrogenated oxidized silicon
`carbon [ilm on the substrate, and optionally heat treating the
`
`60
`
`Page 00006
`
`Page 00006
`
`
`
`3
`
`4
`
`6,147,009
`
`film at a temperature not less than 300° C. for a time period
`of at least 0.5 bou r. The method may further ir1clude the step
`of providing a parallel plate reactor which has a conductive
`area of a substrate chuck between about 300 cm2 and about
`
`700 cm2, and a gap between the substrate and a top electrode
`between about 1 cm and about 10 cm. A RF power is applied
`to one of the electrodes at a frequency between about 12
`MIIZ and about 15 MIIZ. The substrate may be positioned
`on the powered electrode or on the grounded electrode. An
`optional heat treating step may liurther be conducted at a
`temperature not higher than 300° C. for a first time period
`and then at a temperature not lower than 380° C. for a second
`time period, the second time period is longer than the first
`time period. The second time period may be at least 10 folds
`of the first time period.
`The precursor utilized can be selected from molecules
`with
`ring
`structures
`such
`as
`1,3,5,7—
`tetramethylcyclotetrasiloxane (TMCTS, or
`(T4111604Si4),
`tetraethylcyclotetrasiloxane (C,;II;.,,(),,Si,,), or decamethyl-
`cyelopentasiloxane (C ",H3[,O5Si,). However, other precur-
`sors comprising Si, C, O, and H containing gases may also
`be used. Such precursors may be selected from the group of
`methylsilanes, such as tetramethylsilane (Si(CII3}_,) Or tri-
`methylsilane (SiIl(CII3)3)), with or without the addition of
`oxygen to the feed gas. The precursor can be delivered
`directly as a gas to the reactor delivered as a liquid vaporized
`directly within the reactor, or transported by an inert carrier
`gas such as helium or argon. The precursor mixture may
`further contain elements such as nitrogen, fluorine or ger-
`manium.
`
`The deposition step for the hydrogenated oxidized silicon
`carbon low dielectric constant film may further include the
`steps of setting the substrate temperature at between about
`25° C. and about 400° C., setting the RF power density at
`between about 0.02 Wfcm: and about 1.0 Wfcmz, setting the
`precu rsor flow rate at between about 5 seem and about 200
`sccm, setting the to chamber pressure at between about 50
`m'l'orr and about 3 Torr, and setting a substrate DC bias at
`between about 0 VDC and about -400 VDC. The deposition
`process can be conducted in a parallel plate type plasma
`enhanced chemical vapor deposition chamber.
`The present invention is further directed to an electronic
`structure which has layers of insulating materials as intra-
`level or interlevel dielectrics in a l3I_iOI. interconnect struc-
`ture which includes a pre—processed semiconducting sub-
`strate that has a first region of metal embedded in a first layer
`of insulating material, a first region of conductor embedded
`in a second layer 0|‘ insulating material which comprises
`SiCOH, said second layer of insulating material being in
`intimate contact with said first layer of insulating material,
`said first region of conductor being in electrical commu ni-
`cation with said first region of metal, and a second region of
`conductor being in electrical communication with said first
`region of conductor and being embedded in a third layer of
`insulating material comprises SiCOH, said third layer of
`insulating material being in intimate contact with said sec-
`ond layer of insulating material. The electronic structure
`may further
`include a dielectric cap layer situated
`in—between the first
`layer of insulating material and the
`second layer of insulating material, and may further include
`a dielectric cap layer situated in-between the second layer of
`insulating material and the third layer ot‘ insulating material.
`The electronic structure may further include a first dielectric
`cap layer between the second layer of insulating material
`and the third layer of insulating material, and a second
`dielectric cap layer on top of the third layer of insulating
`material.
`
`‘It!
`
`15
`
`10
`
`30
`
`40
`
`The dielectric cap material can be selected from silicon
`oxide, silicon nitride, silicon oxinitride, refractory metal
`silicon nitride with the refractory metal being Ta, Zr, Ht‘ or
`W, silicon carbide, silioon carbo-oxide, and their hydroge-
`nated compounds. The first and the second dielectric cap
`layer may be selected from the same group of dielectric
`materials. The first
`layer of insulating material may be
`silicon oxide or silicon nitride or doped varieties of these
`materials, such as PSG or BPSG. The electronic structure
`may further include a ditfusion barrier layer of a dielectric
`material deposited on at least one of the second and third
`layer of insulating material. The electronic structure may
`further include a dielectric layer on top of the second layer
`of insulating material for use as a RIE hard maskfpolish stop
`layer and a dielectric ditfusion barrier layer on top of the
`dielectric RIE hard maskfpolish—stop layer. The electronic
`structure may further include a first dielectric RIE. hard
`rnaskfpolish-stop layer on top of the second layer of insu-
`lating material, a first dielectric RIE diffusion ba1Tier layer
`on top of the first dielectric polish-stop layer, a second
`dielectric RIE hard maski'polish—stop layer on top of the third
`layer of insulating material, and a second dielectric dilrusion
`barrier layer on top of the second dielectric polish-stop layer.
`The electronic structure may further include a dielectric cap
`layer of same materials as mentioned above between an
`interlevel dielectric of SiCOH and an intralevel dielectric of
`SiC'0II.
`
`BRIIEIV DIiSCRlP'l'I()N (J17 'I'[Ili I)RAWIN('iS
`
`These and other objects, features and advantages of the
`present invention will become apparent from the following
`detailed description and the appended drawings in which:
`FIG. 1 is a cross—sectional view of the present invention
`parallel plate chemical vapor deposition chamber.
`FIG. 2 is a graph illustrating a FT'IR spectrum obtained on
`a SiC()I-I film prepared by the present invention method.
`FIG. 3 is a graph illustrating a I"I'lR spectrum of a SiC()II
`film of the present invention showing a deconvolution of a
`Si—O—Si peak into Si—O—Si and Si—O peaks.
`FIG. 4 is a graph illustrating the dependence of crack
`growth velocity data obtained in water on Iilm thicknesses
`for the present invention Si(_‘()lI films and typical Si based
`spin-on dielectric lilms.
`FIG. 5 is a graph illustrating the dielectric constants of the
`present
`invention SiCOH films prepared under various
`PECVI) processing conditions.
`IVIG. 6 is an enlarged cross-sectional view ol‘ a present
`invention electronic device having an intralevel dielectric
`layer and an interlevel dielectric layer of SiCOH.
`FIG. 7 is an enlarged, cross—sectional view of the present
`invention electronic structure of FIG. 6 having an additional
`dillusion barrier dielectric cap layer on top ol‘ the SiC()II
`film.
`
`FIG. 8 is an enlarged, cross-sectional view 0|‘ the present
`invention electronic structure of FIG. 7 having an additional
`RIE hard maskfpolish stop dielectric cap layer and a dielec-
`tric cap ditfusion barrier layer on top of the polish-stop layer.
`FIG. 9 is an enlarged, cross-sectional view of the present
`invention electronic structure ot‘ FIG. 8 having additional
`RIE hard maskfpolish stop dielectric layers on top of the
`interlevel SiCOH lilm.
`
`60
`
`DETAILED DESCRIPTION OF THE
`PREFERRED AND ALTERNATE
`I3MI30l)lMljN'l‘S
`
`invention discloses a novel hydrogenated
`The present
`oxidimd silicon carbon material (SiC()lI) comprising Si, C,
`
`Page 00007
`
`Page 00007
`
`
`
`5
`
`6,147,009
`
`6
`I.-EX/\MPI-E 3
`
`O and II in a covalently bonded network which is thermally
`stable to at least 350° C. and having a dielectric constant of
`not more than 3.6. The present invention further discloses a
`method for fabricating SiCOH films in a parallel plate
`plasma enhanced chemical vapor deposition chamber. A
`precursor gas containing Si, 0, (T and II and optionally
`containing molecules which have a ring structure can be
`used for forming the SiCOH film. The SiCOH low dielectric
`constant film can further be heat treated at a temperature not
`less than 300° (7. for at least 0.5 hour to improve its thenT|al
`stability.
`The present invention therefore discloses a method for
`preparing thermally stable SiCOH films that have low
`dielectric constant, e.g., lower than 3.6, which are suitable
`for integration in a BI£()I.wiring structure. The films can be
`prepared by choosing a suitable precursor and a specific
`combination of processing parameters as described below.
`Referring initially to FIG. 1 wherein a simplified view of
`a PECVD reactor 10 for processing 200 mm wafers is
`shown. The gas precursors are introduced into reactor 10
`through the gas distribution plate (GDP) 14, which is
`separated from the substrate chuck 12 by a gap and are
`pumped out through a pumping port 18. The RF power 20
`is connected to the substrate chuck 12 and transmitted to the
`
`substrate 22. For practical purposes, all other parts of the
`reactor are grounded. The substrate 22 thus acquires a
`negative bias, whose value is dependent on the reactor
`geometry and plasma parameters. In a diiferent embodiment,
`the R1‘ power 20 can be connected to the GDP 14, which is
`electrically insulated from the chamber, and the substrate
`chuck 12 is grounded. In another embodiment, more than
`one electrical power supply can be used. For instance, two
`power supplies can operate at the same RF frequency, or one
`may operate at a low frequency and one at a high. frequency.
`The two power supplies may be connected both to same
`electrode or to separate electrodes. In another embodiment
`the RF power supply can be pulsed on and oif during
`deposition. Process variables controlled during deposition of
`the low-k lilnis are Rli power, precursor mixture and flow
`rate, pressure in reactor, and substrate temperature. Follow-
`ing are several examples of deposition of low—k films from
`a precursor of TMCTS. In these examples,
`the precursor
`vapors were transported into the reactor by using Ile as a
`carrier gas. After deposition, the films were heat treated at
`400° (T. to stabilize their properties.
`EX/\MP[.l_7.
`1
`
`In this implementation example, a plasma was. operated in
`a continuous mode during film deposition. The pressure in
`the reactor was maintained at 300 mTorr. The substrate was
`
`positioned on the powered electrode to which a RF power of
`25 W was applied at a frequency of 13.56 MIIZ. The
`substrate acquired a self negative bias of -75 VDC. The film
`thus deposited had a dielectric constant of k=-1.0 in
`as—deposited condition. After stabilization anneal, the film
`has a dielectric constant of k=3.55.
`
`EXAMPLE 2
`
`In this implementation example, the plasma was operated
`in a continuous mode during film deposition. The pressure in
`the reactor was maintained at 400 mTorr. The substrate was
`positioned on the powered electrode to which a R17 power of
`7 W was applied at a frequency of 13.56 MHZ. The substrate
`acquired a self negative bias of -25 VDC. The Iilm depos-
`ited has a dielectric constant of k=3.33 in as—deposited
`condition. After stabilization anneal, the film has a dielectric
`constant of k=2.95.
`
`‘I0
`
`15
`
`20
`
`30
`
`40
`
`In this implementation example, the plasma was operated
`in a pulsed mode during film deposition, i.e., with a plasma-
`on time of 18 ms and a plasma—oiftime of 182 ms per cycle.
`The pressure in the reactor was maintained at 300 mTorr.
`The substrate was positioned on the powered electrode to
`which a RI‘ power of 9 W was applied at a frequency of
`13.56 MIIZ. The substrate acquired a self negative bias of
`-9 to 0 VDC. The film thus deposited has a dielectric
`constant of k=3.4 in as—deposited condition. After stabiliza-
`tion anneal, the film has a dielectric constant of k=2.96.
`
`EXAMPLE 4
`
`In this implementation example, a difierent precursor of
`tetramethylsilane was used with the plasma operated in
`continuous mode during film deposition. The pressure in the
`reactor was maintained at 200 mTorr. The substrate was
`positioned on the powered electrode to which a RF power of
`9 W was applied at a frequency of 13.56 MHZ. The substrate
`acquired a self negative bias of -200 VDC. The film thus
`deposited has a dielectric constant of k=3.6 in as-deposited
`condition. After stabilization anneal, the film has a dielectric
`constant of k=2.86.
`
`invention novel material composition
`The present
`includes atoms of Si, C, 0 and H. Asuitable concentration
`range can be advantageously selected from between about 5
`and about 40 atomic percent of Si; between about 5 and
`about 45 atomic percent of C; between about 0 and about 50
`atomic percent of O; and between about 10 and about 55
`atomic percent of H. It should be noted that when the atomic
`percent of () is 0, a composition of SiCII is produced which
`has properties similar to that of SiC()lI and therefore, may
`also be suitably used as a present invention composition. For
`instance, Example 4 describes a film of SiCH with no
`oxygen. The SiCIl film may be deposited by llowing a
`precursor gas containing Si, C and II into a plasma enhanced
`chemical vapor deposition chamber. The present invention
`material composition may further include at least one ele-
`ment such as F, N or Ge while producing similarly desirable
`results of the present invention.
`The films deposited as described above are characterized
`by I"I'IR spectrum similar to the one shown in FIG. 2. The
`spectrum has absorption peaks corresponding to C—H
`bonds at 2965 cm" and 2910 cm”, Si—H bonds at 2240
`cm” and 2170 cm‘1, Si—(_' bonds at 1271 cm‘1 and
`Si~—()—Si bonds at 1030 cm‘l. The relative intensities of
`these peaks can change with changing deposition conditions.
`The peak at 1030 cm” can be deconvoluted in two peaks at
`1100 cm" and 1025 cm‘1 as illustrated in FIG. 3. The latter
`peak is at the same position as in the 'I'M(_"l'S precursor,
`indicating sorne preservation of the precursor ring structure
`in the deposited film. The ratio of the area of the 100 cm"
`peak to that of the 1025 cm‘1 peak increases from 0.2 to
`more than 1.1 with decreasing value of the dielectric con-
`stant from 4 to 2.95.
`
`60
`
`I VIC}. 4 presents a comparison of the crack growth velocity
`in water of the present SiCOH films with those of low-
`dielectric constant polymeric films containing similar ele-
`ments. The dotted line indicates the resolution limit of the
`measuring tool. FIG. 5 presents the dielectric constants of
`present Si(T()I[ films prepared in different plasma condi-
`tions.
`
`Other gases such as Ar, H2, and N3 can be used as carrier
`gases. If the precursor has sufiicient vapor pressure no
`carrier gas may be needed. An alternative way to transport
`a liquid precursor to the plasma reactor is by use of a liquid
`
`Page 00008
`
`Page 00008
`
`
`
`6,147,009
`
`7
`delivery system. Nitrogen, hydrogen, germanium, or lino-
`rine containing gases can be added to the gas mixture in the
`reactor if needed to modify the low—k film properties. The
`SiCOH films may thus contain atoms such as Ge, N and F.
`If required the deposited Si(.T()Il films may further be
`stabilized before undergoing further integration processing
`to either evaporate the residual volatile contents and to
`dimensionally stabilize the films or just dimensionally sta-
`bilize the films. The stabilization process can be carried out
`in a furnace annealing step at between 300° C. and 400° C.
`for a time period between about 0.5 and about 4 hours. The
`stabilization process can also be performed in a
`rapid
`thennal annealing process at temperatures above 300° C.
`The dielectric constant of the SiCOH films obtained accord-
`ing to the present invention novel process are not higher than
`3.6. The thermal stability of the SiC()[I films obtained
`according to the present invention process is up to at least a
`temperature of 350° C.
`invention
`The SiCOH films obtained by the present
`process are characterized by dielectric constants of k<3.6,
`and are thermally stable for process integration in a IILIOL
`interconnect structure which is nonnally processed at tem-
`peratures of up to 400° C. Furthermore, these SiCOH films
`have extremely low crack propagation velocities in water,
`i.e., below l0‘° mfs and may even be below 10”” mfs. In
`contrast, polymeric dielectric films are characterized by
`crack propagation velocities in water of 10° mfs to 10‘3 mfs
`at similar thicknesses between 700 nm and 1300 nm. The
`
`present invention novel material and process can therefore
`be easily adapted in producing SiC()Il Illms as intralevel
`and interlevel dielectrics in 1315.01. processes for logic and
`memory devices.
`The electronic devices formed by the present invention
`novel method are shown in FIGS. 6-9. It should be noted
`that the devices shown in FIGS. 6-9 are merely illustration
`examples of the present invention method while an infinite
`number of other devices may also be formed by the present
`invention novel method.
`
`In FIG. 6, an electronic device 30 is shown which is built
`on a silicon substrate 32. On top of the silicon substrate 32,
`an insulating material layer 34 is first fonned with a first
`region of metal 36 embedded therein. After a (IMP process
`is conducted on the first region of metal 36, a hydrogenated
`oxidized silicon carbon film such as a SiCOH film 38 is
`
`deposited on top of the first layer of insulating material 34
`and the first region of metal 36. The first layer of insulating
`material 34 may be suitably formed of silicon oxide, silicon
`nitride, doped varieties of these materials, or any other
`suitable insulating materials. The SiCOH film 38 is then
`patterned in a photolithography process and a conductor
`layer 40 is deposited therein. After a (IMP process on the
`first conductor layer 40 is carried out, a second layer of
`SiCOH film 44 is deposited by a plasma enhanced chemical
`vapor deposition process overlying the first SiCOH film 38
`and the first conductor layer 40. The conductor layer 40 may
`be deposited of a metallic material or a nonmetallic con-
`ductive material. For instance, a metallic material of alu mi-
`num or copper, or a nonmetallic material of nitride or
`polysilicon. The first conductor 40 is in electrical commu-
`nication with the first region of metal 36.
`/\ second region of conductor 50 is then formed after a
`photolithographic process on second SiCOH film layer 44 is
`conducted followed by a deposition process for the second
`conductor material. The second region of conductor 50 may
`also be deposited of either a metallic material or a nonme-
`tallic material, similar to that used in depositing the first
`
`‘I0
`
`‘I5
`
`10
`
`30
`
`40
`
`60
`
`8
`conductor layer 40. The second region of conductor 50 is in
`electrical communication with the first region of conductor
`40 and is embedded in the second layer of SiCOH insulator
`44. The second layer of Si(T()Il film is in intimate contact
`with the first layer of insulating material 38. In this specific
`example, the first layer of insulating material 38 of SiCOH
`is an intralevel dielectric material, while the second layer of
`insulating material,
`i.e.,
`the Si(_'()l-I
`film 44 is both an
`intralevel and an interlevel dielectric. Based on the low
`dielectric constant of the SiCOH film, superior insulating
`property can be achieved by the first insulating layer 38 and
`the second insulating layer 44.
`FIG. 7 shows a present invention electronic device 60
`similar to that of electronic device 30 shown in FIG. 6, but
`with an additional dielectric cap layer 62 deposited between
`the first insulating material layer 38 and the second insulat-
`ing material layer 44. The dielectric cap layer 62 can be
`suitably formed of a material such as silicon oxide, silicon
`nitride, silicon oxinitride, refractory metal silicon nitride
`with the refractory metal being Ta, Zr, Hf or W, silicon
`carbide, silicon carbo—oxide (SiC0), and their hydrogenated
`compounds. The additional dielectric cap layer 62 functions
`as a diffusion barrier layer for preventing diffusion of the
`first conductor layer 40 into the second insulating material
`layer 44 or into the lower layers, especially into layers 34
`and 32.
`
`Another alternate embodiment of the present invention
`electronic device 70 is shown in FIG. 8. In the electronic
`
`device 70, two additional dielectric cap layers 72 and 74-
`which act as a RIE mask and CMP {chemical mechanical
`polishing) polish stop layer are used. The first dielectric cap
`layer 72 is deposited on top of the first insulating material
`(Si(?OII) layer 38 and used as a RIE mask. The function of
`the second dielectric layer 74 is to provide an end point for
`the CMP process utilized in planarizing the first conductor
`layer 40. The polish stop layer 74 can be deposited of a
`suitable dielectric material such as silicon oxide, silicon
`nitride, silicon oxinitride, refractory metal silicon nitride
`with the refractory metal being Ta, Zr, Hf or W, silicon
`carbide, silicon carbo—oxide {SiCO), and their hydrogenated
`compounds. The top surface of the dielectric layer 72 is at
`the same level as the first conductor layer 40. A second
`dielectric layer 74 can be added on top of the second
`insulating material (SiCOH) layer 44 for the same purposes.
`Still another alternate embodiment of the present inven-
`tion electronic device 80 is shown in FIG. 9. In this alternate
`
`embodiment, an additional layer of dielectric 82 is deposited
`and thus divid