`Zhao et al.
`
`
`
`
`[19]
`
`[11]
`
`
`[45]
`
`
`
`Patent Number:
`Date of Patent:
`
`
`
`
`
`
`6,100,184
`
`
`Aug. 8,2000
`
`US006100184A
`
`
`
`l54l
`
`
`
`METHOD OF MAKING A DUAL
`
`
`
`DAMASCENE INTERCONNECT
`
`
`STRUCTURE USING LOW DIELECTRIC
`
`
`
`
`CONSTANT MATERIAL FOR AN
`
`
`
`INTER-LEVEL DIELECTRIC LAYER
`
`
`
`
`
`Inventors: Bin Zhao, Irvine, Calif.; Prahalad K.
`
`
`
`
`
`
`Vasudev, Austin, Tex.; Ronald S.
`
`
`
`
`Horwath, Santa Clara; Thomas E.
`
`
`
`
`Seidel, Sunnyvale, both of Calif.; Peter
`
`
`
`
`
`M. Zeitzofl, Austin, Tex.
`
`
`
`
`
`Assignees: Seinateeli, Inc., Austin, Tex., Lucent
`
`
`
`
`
`
`Technologies Inc., Murray Hill, N.J.
`
`
`
`
`
`
`Appl. No.: 08/914,995
`
`
`
`Filed:
`Aug. 20, 1997
`
`
`
`
`H01L 21/4763
`Int. Cl.7
`
`
`
`
`
`438/638; 438/622; 438/623;
`U.S. Cl.
`
`
`
`
`
`438/627, 438/643, 438/636, 438/637, 438/638;
`
`
`
`
`
`438/648, 438/653; 438/656; 438/672; 438/685;
`
`
`
`
`
`438/687; 438/902
`
`
`438/622, 623,
`Field of Search
`
`
`
`
`
`438/627, 637, 638, 639, 640, 666, 668.6,
`
`
`
`
`
`
`
`672, 643, 678, 685, 902, 629, 636, 648,
`
`
`
`
`
`
`
`
`653, 656, 687
`
`
`
`
`“Integration of BPDA-PDA Polyimide with Two levels of
`
`
`
`
`
`
`
`
`Interconnects”, Wetzel
`al., 1995 Material
`AL(Ci)
`et
`
`
`
`
`
`
`
`Research Society Symposium Proceedings, vol. 381, pp.
`
`
`
`
`
`
`
`217-229.
`
`“ANovel 0.25 um Via Plug Process Using Low Temperature
`
`
`
`
`
`
`
`CV1) Al./TiN”, Dixit et al., Dec. 10-13, 1995, International
`
`
`
`
`
`
`
`Electron Devices Meeting, pp. 10.7.1-10.7.3.
`
`
`
`
`
`“Single Step PVD Planarized Aluminum Interconnect with
`
`
`
`
`
`
`
`Low—e Organic ILD for High Performance and Low Cost
`
`
`
`
`
`
`
`
`
`ULSI”, Zhao et al., 1996 Symposium on VLSI Technology
`
`
`
`
`
`
`
`Digest of Technical Papers, pp. 72-73.
`
`
`
`
`
`“A Highly Reliable Low Temperature Al-Cu Linvefl/ia
`
`
`
`
`
`
`
`Metallization for Sub-Half Micrometer CMOS”, Joshi et al.,
`
`
`
`
`
`
`
`IEEE Electron Device Letters, vol. 16, No. 6, Jun. 1995, pp.
`
`
`
`
`
`
`
`
`
`
`233-235.
`
`“APlanarized Multilevel Interconnect Scheme with Embed-
`
`
`
`
`
`
`
`ded Low-Dielectric-Constant Polymers for Sub-Quarter-
`
`
`
`
`
`Micron Applications”, Jeng et al., 1994 Symposium on
`
`
`
`
`
`
`VLSI Technology Digest of Technical Papers, pp. 73-74.
`
`
`
`
`
`
`
`“On Advanced Interconnect Using Low Dielectricl Constant
`
`
`
`
`
`
`Materials as Inter—Level Dielectrics”, Zhao et al., 1996,
`
`
`
`
`
`
`Material Research Society Symposium Proceedings vol.
`
`
`
`
`
`427, pp. 415-427.
`
`
`“Electromigration Reliability of Tungsten and Aluminum
`
`
`
`
`
`Vias and Improvements Under AC Current Stress”, Tao et
`
`
`
`
`
`
`
`al., IEEE Transactions on Electron Devices, vol. 40, No. 8,
`
`
`
`
`
`
`
`
`Aug. 1993, pp. 1398-1405.
`
`
`
`
`“Planar Copper-Polyimide Back End of the Line Intercon-
`
`
`
`
`
`
`
`nections for ULSI Devices,” B. Luther et al., 1993 VMIC
`
`
`
`
`
`
`
`
`Convference, Jun. 8-9, 1993, pp. 15-21.
`
`
`
`
`
`
`Pending Patent Application titled, “Use of Cobalt Tungsten
`
`
`
`
`
`
`Phosphide as a Barrier Material for Copper Metallization”,
`
`
`
`
`
`Serial No. 08/754,600, filed Nov. 20, 1996.
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`Primary Examiner—John F. Niebling
`
`
`
`Assistant Examiner-David A. Zarneke
`
`
`ABSTRACT
`
`[5 7]
`
`
`
`
`
`A technique for fabricating a dual damascene interconnect
`
`
`
`
`
`
`
`structure using a low dielectric constant material as a
`
`
`
`
`
`
`
`dielectric layer or layers. A low dielectric constant (low-E)
`
`
`
`
`
`
`dielectric material is used to form an inter-level dielectric
`
`
`
`
`
`
`(ILD) layer between metallization layers and in which via
`
`
`
`
`
`
`
`
`and trench openings are formed in the low-E ND. The dual
`
`
`
`
`
`
`
`
`
`
`damascene technique allows for both the via and trench
`
`
`
`
`
`
`
`
`
`openings to be filled at the same time.
`
`
`
`
`
`
`
`12 Claims, 6 Drawing Sheets
`
`
`
`
`
`
`
`
`
`
`
`
`
`References Cited
`
`
`U.S. PATENT DOCUMENTS
`
`
`
`12/1988
`Chow et al.
`............................ 437/225
`6/1997
`
`
`
`..
`Huang et al.
`437/195
`
`
`12/1997
`Dubin et al.
`427/96
`3/1998
`
`
`
`Joshi et al.
`.. 438/705
`
`
`12/1997
`Chiang et al
`... 257/635
`
`5/1998
`Lin
`257/635
`
`
`OTHER PUBLICATIONS
`
`
`“A Novel Sub-Half Micron Al-Cu Via Plug Interconnect
`
`
`
`
`
`
`
`
`Using Low Dielectric Constant Material as Inter—Level
`
`
`
`
`
`
`
`Dielectric”, Zhao et al., IEEE Electron Device Letters, vol.
`
`
`
`
`
`
`
`
`18, No. 2, Feb. 1997, pp. 57-59.
`
`
`
`
`
`
`“Low Capacitance Multilevel Interconnection Using Low-e
`
`
`
`
`
`
`Organic Spin-on Glass for Quarter-Micron High-Speed
`
`
`
`
`
`
`ULSIs”, Furusawa et al., 1995 Symposium on VLSI Tech-
`
`
`
`
`
`
`
`nology Digest of Technical Papers, pp. 59-60.
`
`
`
`
`
`
`“Low-k Organic Spin-on Materials in a Non-Etchback
`
`
`
`
`
`
`Interconnect Strategy”, J. Waeterloos et al., DUMIC Con-
`
`
`
`
`
`
`ference, Feb. 20-21, 1996, pp. 52-59.
`
`
`
`
`
`
`
`
`
`
`
`
`
`4,789,648
`5,035,423
`5,695,810
`5,731,245
`5,739,579
`5,753,967
`
`
`
`
`
`
`
`M
`
`
`
`
`
`-winzzuwnwzllnug/111
`hr
`
`
`
`19
`
`
`
`
`
`
`1
`
`
`
`3
`
`
`
`
`
`TSMC Exhibit 1010
`
`Page 1 of 13
`
`
`
`
`........nt
`
`
` \\
`
`FIG. 1
`
`
`
`
`
`
`
`
`\
`
`
`
`
`
`FIG. 2 12
`
`
`
`
`
`
`/
`\
`
`
`
`
`FIG 3 '2
`
`
`
`
`
`
`
`\ 1
`
`‘
`
`
`
`Page 2 of 13
`
`
`
`9
`
`°
`
`
`
`
`
`1
`
`IIIIIIIIIIIIAV
`11111111114
`
`
`
`
`
`
`V111111111111111111111111 .
`
`
`
`
`
`
`
`
`
`‘\
`
`
`15
`
`
`
`‘\
`
`
`
`
`
`
`
`
`FIG. 4
`
`2
`
`
`
`
`
`17
`/
`
`
`
`
`FIG. 5
`
`
`
`
`
`
`
`11
`
`
`
`
`
`
`
`19
`
`
`
`
`
`
`FIGG1
`
`
`
`s\
`
`
`
`
`
`A
`//
`1:3
`\
`
`
`Page 3 of 13
`
`
`
`
`........nt
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`’/
`\
`// 4
`
` ‘\
`
`\‘
`
`
`
`
`
`12 FIG. 7 1°
`
`
`
`"\
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
` $=\\V/ $
`
`
`
`
`
`
`
`
`
`
`
`23
`/
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`FIG. 9
`
`
`
`
`
`1: H
`” 24 E
`
`
`‘:3
`/
`
`
`
`MH1
`
`
`
`
`‘\
`
`
`
`
`
`Page 4 of 13
`
`
`
`
`
`........nt
`
`1-18
`
`
`
`
`
`
`
`
`/ \
`
`25
`
`
`
`
`
`
`
`12 F|G.1O 1°
`
`
`
`
`
`
`
`//
`
`
`
`E}
`
`
`
`45»
`/«'61815=1,\ “2__
`1 E
`
`/
`
`/
`‘:3
`
`
`
`
`
`
`
`
`
`
`
`‘\
`.//“
`14 “—'—"—w:/111:5
`
`‘\
`
`30
`
`
`12 FIG. 11
`
`
`1°
`
`
`28
`
`
`
`
`
`\§
`
`
`
`
`12 FIG. 12 ‘°
`
`
`
`
`
`
`
`Page 5 of 13
`
`
`
`3
`
`‘
`
`*2 FIG. 13 ‘°
`
` \I‘.
`
`1:? ‘
`25
`24 E
`
`M
`
`
`
`
`
`
`=\
`
`Page 6 of 13
`
`
`
`
`U .......nt
`
`Au 8 2000
`
`et60f6
`
`
`
`%
`
`
`
`«Q ii
`
`ea
`1‘:
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`3
`
`28
`vi
`‘:7
`
`V
`
`
`
`9
`
`
`
`
`
`//3
`
`
`
`
`
`
`
`
`
`
`
`
`
`33
`
`FIG. 16
`
`
`
`
`10
`
`
`\
`1112
`
`
`
`
`
`
`
`
`Page 7 of 13
`
`
`
`6,100,184
`
`
`
`1
`
`METHOD OF MAKING A DUAL
`
`
`
`DAMASCENE INTERCONNECT
`
`
`STRUCTURE USING LOW DIELECTRIC
`
`
`
`
`CONSTANT MATERIAL FOR AN INTER-
`
`
`
`
`LEVEL DIELECTRIC LAYER
`
`
`
`BACKGROUND OF THE INVENTION
`
`
`
`1. Field of the Invention
`
`
`
`
`The present invention relates to the field of semiconductor
`
`
`
`
`
`
`
`wafer processing and, more particularly, to a technique for
`
`
`
`
`
`
`
`fabricating a dual damascene interconnect structure in which
`
`
`
`
`
`
`low dielectric constant dielectric layers are used for the
`
`
`
`
`
`
`
`
`
`inter-level dielectric.
`
`
`2. Background of the Related Art
`
`
`
`
`
`In the manufacture of devices on a semiconductor wafer,
`
`
`
`
`
`
`it is now the practice to fabricate multiple levels of conduc-
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`tive (typically metal) layers above a substrate. The multiple
`metallization layers are employed in order to accommodate
`
`
`
`
`
`
`higher densities as device dimensions shrink well below one
`
`
`
`
`
`
`
`
`micron design rules. Likewise,
`the size of interconnect
`
`
`
`
`
`
`
`
`structures will also need to shrink, in order to accommodate
`
`
`
`
`
`
`
`the smaller dimensions. Thus, as integrated circuit technol-
`
`
`
`
`
`
`
`ogy advances into the sub-0.25 micron range, more
`
`
`
`
`
`
`
`
`advanced interconnect architecture and new materials are
`
`
`
`
`
`
`
`
`required.
`One such architecture is a dual damascene integration
`
`
`
`
`
`
`scheme in which a dual damascene structure is employed.
`
`
`
`
`
`
`The dual damascene process offers an advantage in process
`
`
`
`
`
`
`
`
`simplification by reducing the process steps required to form
`
`
`
`
`
`
`
`the vias and trenches for a given metallization level. The
`
`
`
`
`
`
`
`
`
`openings, for the wiring of a metallization level and the
`
`
`
`
`
`
`
`
`
`underlying via connecting the wiring to a lower metalliza-
`
`
`
`
`
`
`
`tion level, are formed at the same time. The procedure
`
`
`
`
`
`
`
`
`
`provides an advantage in lithography and allows for
`
`
`
`
`
`
`
`
`improved critical dimension control. Subsequently, both the
`
`
`
`
`
`
`
`via and the trench can be filled utilizing the same metal-
`
`
`
`
`
`
`
`
`
`
`filling step, thereby reducing the number of processing steps
`
`
`
`
`
`
`
`
`required. Because of the simplicity of the dual damascene
`
`
`
`
`
`
`
`
`process, newer materials can now cost-effectively replace
`
`
`
`
`
`
`
`the use of the existing aluminum/SiO2 (silicon dioxide)
`
`
`
`
`
`
`
`
`scheme.
`
`One such newer material is copper. The use of copper
`
`
`
`
`
`
`
`
`
`metallization improves performance and reliability over
`
`
`
`
`
`
`aluminum, but copper introduces additional problems which
`
`
`
`
`
`
`
`are difficult to overcome when using known techniques for
`
`
`
`
`
`
`
`
`
`aluminum. For example, in conventional aluminum inter-
`
`
`
`
`
`
`connect structures, a barrier layer is usually not required
`
`
`
`
`
`
`
`between the aluminum metal line and an SiO2 inter-level
`
`
`
`
`
`
`
`
`dielectric (ILD). However, when copper is utilized, copper
`
`
`
`
`
`
`
`must be encapsulated from the surrounding ILD, since
`
`
`
`
`
`
`
`
`copper diffuses/drifts easily into the adjoining dielectric.
`
`
`
`
`
`
`
`Once the copper reaches the silicon substrate, it will sig-
`
`
`
`
`
`
`
`
`
`nificantly degrade the device’s performance.
`
`
`
`
`
`In order to encapsulate copper, a barrier layer of some sort
`
`
`
`
`
`
`
`
`is required to separate the copper from the adjacent material
`
`
`
`
`
`
`
`
`
`(s). Because copper encapsulation is a necessary step requir-
`
`
`
`
`
`
`
`ing a presence of a barrier material to separate the copper,
`
`
`
`
`
`
`
`other materials can now be substituted for the SiO2 as the
`
`
`
`
`
`
`
`
`
`material for ILD. Replacing the SiO2 by a low-dielectric
`
`
`
`
`
`
`
`constant (low-E) material reduces the interline capacitance,
`
`
`
`
`
`
`
`thereby reducing the RC delay, cross-talk noise and power
`
`
`
`
`
`
`
`
`
`dissipation in the interconnect. However,
`is generally
`it
`
`
`
`
`
`
`
`necessary to have a barrier (or liner) present between the
`
`
`
`
`
`
`
`
`interconnect and the low-E ILD to prevent possible inter-
`
`
`
`
`
`
`
`
`action between the interconnect and the low-E ILD and also
`
`
`
`
`
`
`
`
`
`
`to provide adhesion between them. This barrier is desirable
`
`
`
`
`
`
`
`
`even when aluminum is utilized for the interconnect.
`
`
`
`
`
`
`
`
`10
`
`
`
`15
`
`
`
`20
`
`25
`
`
`
`30
`
`35
`
`
`
`40
`
`45
`
`
`
`50
`
`55
`
`
`
`60
`
`65
`
`
`
`Page 8 of 13
`
`2
`
`There are generally two types of low-E films for inte-
`
`
`
`
`
`
`
`
`
`
`grated circuit applications. One group is comprised of the
`
`
`
`
`
`
`
`modified SiO2 materials, such as fluorinated oxide (add
`
`
`
`
`
`
`
`limited F into SiO2) and silsesquioxane (add limited H or
`
`
`
`
`
`
`
`C-based organic elements to SiO2). The other group is
`
`
`
`
`
`
`
`comprised of the organic materials, such as polyimides and
`
`
`
`
`
`
`
`polymers, having completely different molecular structures
`
`
`
`
`
`
`in comparison to SiO2. One advantage of organic low-E
`
`
`
`
`
`
`
`
`films is that they offer a lower dielectric constant than the
`
`
`
`
`
`
`
`
`
`modified SiO2 materials.
`
`
`
`One known technique of utilizing organic low-E dielec-
`
`
`
`
`
`
`
`tric material for damascene interconnect
`is described in
`
`
`
`
`
`
`
`“Planar Copper-Polyimide Back End Of The Line Intercon-
`
`
`
`
`
`
`
`nections For ULSI Devices,” B. Luther et al.; 1993 VMIC
`
`
`
`
`
`
`
`
`Conference; Jun. 8-9, 1993; pp. 15-21. However, the tech-
`
`
`
`
`
`
`
`
`
`nique described is for a single damascene process. The
`
`
`
`
`
`
`
`present
`invention describes the use of low-E dielectric
`
`
`
`
`
`
`
`
`material in a dual damascene process for use as an ILD.
`
`
`
`
`
`
`
`
`
`SUMMARY OF THE INVENTION
`
`
`
`
`
`The present invention describes a technique for fabricat-
`
`
`
`
`
`
`
`ing a dual damascene interconnect structure using a low
`
`
`
`
`
`
`
`dielectric constant material as a dielectric layer or layers. A
`
`
`
`
`
`
`low dielectric constant (low-E) dielectric material is used to
`
`
`
`
`
`
`
`form an inter-level dielectric (ILD) layer between metalli-
`
`
`
`
`
`
`
`zation layers and in which via and trench openings are
`
`
`
`
`
`
`
`
`
`formed in the low-E ILD. The dual damascene technique
`
`
`
`
`
`
`
`
`allows for both the via and trench openings to be filled at the
`
`
`
`
`
`
`
`
`
`
`same time. In the preferred embodiment, an organic low-E
`
`
`
`
`
`
`
`
`dielectric material is selected.
`
`
`
`A dielectric separation layer is deposited over an under-
`
`
`
`
`
`
`
`lying conductive region, which can be another interconnect
`
`
`
`
`
`
`
`or a doped region. Next, a first low-E dielectric ILD layer is
`
`
`
`
`
`
`
`
`
`deposited followed by a first dielectric etch-stop layer. Then,
`
`
`
`
`
`
`
`a via window is formed in the first etch-stop layer.
`
`
`
`
`
`
`
`
`Subsequently, a second low-E dielectric ILD layer
`is
`
`
`
`
`
`
`
`deposited, followed by a second dielectric etch-stop layer.
`
`
`
`
`
`
`Next, a trench window is formed in the second etch-stop
`
`
`
`
`
`
`
`
`layer.
`In the preferred embodiment, the low-E layers are formed
`
`
`
`
`
`
`
`
`
`from an organic material. The two etch-stop layers are
`
`
`
`
`
`
`
`
`
`comprised of a different material from the dielectric sepa-
`
`
`
`
`
`
`
`ration layer, in order to allow for high etch selectivity. The
`
`
`
`
`
`
`
`
`
`
`low-E dielectric ILD layers are anisotropically etched to
`
`
`
`
`
`
`
`remove the low-E material under the openings. The etching
`
`
`
`
`
`
`
`
`
`step etches the low-E material to form the via and trench
`
`
`
`
`
`
`
`
`
`
`openings. Next, the exposed portion of the first dielectric
`
`
`
`
`
`
`
`
`
`layer at the bottom of the via opening is etched to expose the
`
`
`
`
`
`
`
`
`
`
`
`
`underlying conductive region.
`Subsequently, the via and trench openings are filled with
`
`
`
`
`
`
`
`
`
`a conductive material. With the preferred embodiment, a
`
`
`
`
`
`
`
`conformal barrier or encapsulation layer is first deposited,
`
`
`
`
`
`
`
`followed by a metal fill, such as copper or aluminum.
`
`
`
`
`
`
`
`
`
`Chemical-mechanical polishing is then utilized to polish
`
`
`
`
`
`
`away the excess metal residing above the trench region.
`
`
`
`
`
`
`
`
`In an alternative embodiment, when copper is used for
`
`
`
`
`
`
`
`
`metallization, a selective deposition process is employed on
`
`
`
`
`
`the underlying interconnect. The selective deposition of a
`
`
`
`
`
`
`
`barrier material allows for a formation of a barrier cap only
`
`
`
`
`
`
`
`
`over the exposed copper, so that the blanket deposition of the
`
`
`
`
`
`
`
`
`
`dielectric separation layer is not needed.
`
`
`
`
`
`BRIEF DESCRIPTION OF THE DRAWINGS
`
`
`
`
`
`
`FIG. 1 is a cross-sectional view of a conductive region
`
`
`
`
`
`formed within a dielectric layer and in which an interconnect
`
`
`
`
`
`
`
`
`Page 8 of 13
`
`
`
`
`
`4
`
`description, numerous specific details are set forth, such as
`
`
`
`
`
`
`
`
`specific structures, materials, processes, etc.,
`in order to
`
`
`
`
`
`
`
`
`provide a thorough understanding of the present invention.
`
`
`
`
`
`
`However, it will be appreciated by one skilled in the art that
`
`
`
`
`
`
`
`
`the present invention may be practiced without these specific
`
`
`
`
`
`
`
`
`details.
`In other instances, well known techniques and
`
`
`
`
`
`
`
`
`structures have not been described in detail in order not to
`
`
`
`
`
`
`
`
`obscure the present invention. It
`is to be noted that the
`
`
`
`
`
`
`
`
`
`
`present invention is described in reference to a dual dama-
`
`
`
`
`
`
`scene interconnect structure in which aluminum or copper is
`
`
`
`
`
`
`used as the metal for
`the interconnect. However,
`is
`it
`
`
`
`
`
`
`
`
`
`appreciated that other structures and conductive materials
`
`
`
`
`
`
`
`can be readily implemented without departing from the spirit
`
`
`
`
`
`
`
`
`and scope of the present invention.
`
`
`
`
`
`Referring to FIG. 1, it shows a formation of an intercon-
`
`
`
`
`
`nect structure in which a conductive region 10 resides within
`
`
`
`
`
`
`
`a dielectric layer 11. The conductive region 10 is comprised
`
`
`
`
`
`
`
`
`of a conductive material which can be of any of a variety of
`
`
`
`
`
`
`
`materials used for forming interconnects on a semiconductor
`
`
`
`
`
`
`wafer, such as a silicon wafer. Typically, a metal, such as
`
`
`
`
`
`
`
`aluminum
`or its alloy, is used for forming the conduc-
`
`
`
`
`
`
`
`
`
`tive regions on a wafer. The dielectric layer 11 is formed
`
`
`
`
`
`
`
`
`
`from a dielectric material, which is typically used to form an
`
`
`
`
`
`
`
`inter-level dielectric (ILD) layer. An ILD layer is used to
`
`
`
`
`
`
`
`
`separate two metallization levels on a semiconductor wafer.
`
`
`
`
`
`
`The conductive region 10 (hereinafter also referred to as
`
`
`
`
`
`
`
`interconnect 10) formed in the dielectric layer 11 is shown
`
`
`
`
`
`
`
`in the Figure as a wiring interconnect. Wiring interconnects
`
`
`
`
`
`
`
`are conductive regions formed within trenches and provide
`
`
`
`
`
`
`
`
`the wiring (or lines) for a given metallization layer on a
`
`
`
`
`
`
`
`
`
`semiconductor wafer. It is appreciated that another type of
`
`
`
`
`
`
`
`interconnect is a plug interconnect, which is a conductive
`
`
`
`
`
`region formed within a via and provides the interconnection
`
`
`
`
`
`
`
`
`between the different metallization levels. Aluminum has
`
`
`
`
`
`
`
`been used extensively for both trenches and vias. Other
`
`
`
`
`
`
`
`
`
`metals, such as tungsten, have been used as well for vias.
`
`
`
`
`
`
`
`
`
`A more recent practice is the use of copper to replace
`
`
`
`
`
`
`
`
`
`aluminum. Since copper has higher resistance to electromi-
`
`
`
`
`
`
`
`gration and lower electrical resistivity than aluminum, it is
`
`
`
`
`
`
`
`
`a more preferred material for interconnect wiring than
`
`
`
`
`
`
`
`
`aluminum. In addition, copper has lower resistivity than
`
`
`
`
`
`
`
`tungsten or aluminum, making copper a desirable metal for
`
`
`
`
`
`
`
`use in forming plugs. However, because of its diffusion
`
`
`
`
`
`
`
`
`property in the dielectric material and incompatibility with
`
`
`
`
`
`
`
`silicon materials, copper requires encapsulation to isolate it
`
`
`
`
`
`
`from most adjacent materials.
`
`
`
`
`Thus, when copper
`is employed as an interconnect
`
`
`
`
`
`
`material, some form of barrier or encapsulation layer is
`
`
`
`
`
`
`
`
`required to prevent the copper from interacting with the
`
`
`
`
`
`
`
`
`surrounding material. This is a requirement, whether the
`
`
`
`
`
`
`adjacent material is fabricated from a silicon-based dielec-
`
`
`
`
`
`
`tric or a low-E dielectric material. As for aluminum, a liner
`
`
`
`
`
`
`layer 12 of some sort is desirable as well, when the adjacent
`
`
`
`
`
`
`
`material is formed from a low-E dielectric. The liner layer
`
`
`
`
`
`
`
`
`12 functions as an adhesion promoter layer or a combination
`
`
`
`
`
`
`of barrier/adhesion promoter layer between the aluminum
`
`
`
`
`
`
`
`and the low-E dielectric material. Accordingly, whether the
`
`
`
`
`
`
`
`
`conductive region 10 is comprised of either aluminum or
`
`
`
`
`
`
`copper, some form of intervening liner layer 12 is needed to
`
`
`
`
`
`
`
`function as an adhesion promoter layer or a barrier layer that
`
`
`
`
`
`
`
`also functions as an adhesion promoter layer (hereinafter, it
`
`
`
`
`
`
`is understood that a barrier layer also provides adhesion
`
`
`
`
`
`
`
`
`promotion as well). Copper requires a barrier layer. Alumi-
`
`
`
`
`
`
`
`num only requires an adhesion promoter layer, if the alu-
`
`
`
`
`
`
`
`
`
`minum does not interact with the surrounding material. In
`
`
`
`
`
`
`
`
`
`the event aluminum does interact with the surrounding
`
`
`
`
`
`
`
`
`material, a barrier layer is required.
`
`
`
`
`
`6,100,184
`
`5
`
`
`
`10
`
`15
`
`
`
`20
`
`25
`
`
`
`30
`
`35
`
`
`
`40
`
`45
`
`
`
`50
`
`55
`
`
`
`60
`
`65
`
`
`
`
`3
`structure of the preferred embodiment is subsequently fab-
`
`
`
`
`
`
`
`ricated thereon.
`
`
`FIG. 2 is a cross-sectional view showing a deposition of
`
`
`
`
`
`a dielectric separation layer onto the structure of FIG. 1.
`
`
`
`
`
`
`
`
`
`FIG. 3 is a cross-sectional view showing a deposition of
`
`
`
`
`
`a first low-E dielectric ILD layer over the structure of FIG.
`
`
`
`
`
`
`
`
`
`
`2 and a subsequent deposition of a first dielectric etch-stop
`
`
`
`
`
`
`
`layer over the first ILD layer.
`
`
`
`
`
`
`FIG. 4 is a cross-sectional view showing a deposition of
`
`
`
`
`
`a patterned photoresist layer atop the structure of FIG. 3, in
`
`
`
`
`
`
`
`
`
`which a widow opening is formed to expose a portion of the
`
`
`
`
`
`
`
`
`
`
`underlying etch-stop layer.
`FIG. 5 is a cross-sectional View showing the widow
`
`
`
`
`
`
`opening pattern of FIG. 4 being transferred on to the first
`
`
`
`
`
`
`
`
`
`etch-stop layer to define a via opening.
`
`
`
`
`
`FIG. 6 is a cross-sectional view showing a deposition of
`
`
`
`
`
`a second low-E dielectric ILD layer over the structure of
`
`
`
`
`
`
`
`
`
`
`FIG. 5 and a subsequent deposition of a second etch-stop
`
`
`
`
`
`
`
`layer over the second ILD dielectric layer.
`
`
`
`
`
`
`
`FIG. 7 is a cross-sectional view showing a deposition of
`
`
`
`
`
`a patterned photoresist layer atop the structure of FIG. 6, in
`
`
`
`
`
`
`
`
`
`which another window opening is formed to expose a
`
`
`
`
`
`
`
`
`
`
`
`
`portion of the underlying second etch-stop layer.
`FIG. 8 is a cross-sectional view showing the window
`
`
`
`
`
`
`opening pattern of FIG. 7 being transferred on to the second
`
`
`
`
`
`
`
`etch-stop layer to define a trench opening.
`
`
`
`
`
`FIG. 9 is a cross-sectional view showing an anisotropic
`
`
`
`
`
`etching of the first and second low-E dielectric ILD layers
`
`
`
`
`
`
`
`
`
`of FIG. 8 in which the etching is performed through the
`
`
`
`
`
`
`
`
`trench and via openings.
`
`
`
`
`FIG. 10 is a cross-sectional View showing an etching of
`
`
`
`
`
`
`the exposed separation layer at the bottom of the via opening
`
`
`
`
`
`
`
`
`
`shown in FIG. 9.
`
`
`FIG. 11 is a cross-sectional view of a deposition of a
`
`
`
`
`
`
`conformal barrier layer on the structure shown in FIG. 10
`
`
`
`
`
`
`
`
`
`and a subsequent deposition of a conductive material to fill
`
`
`
`
`
`
`in the via and trench openings.
`
`
`
`
`
`
`FIG. 12 is across-sectional view showing the removal of
`
`
`
`
`
`
`the excess barrier layer and conductive materials residing on
`
`
`
`
`
`
`
`
`the surface for the structure of FIG. 11 by performing
`
`
`
`
`
`
`
`
`
`
`chemical-mechanical polishing.
`
`
`FIG. 13 is a cross-sectional view of a structure of an
`
`
`
`
`
`
`
`alternative embodiment that is equivalent to the structure
`
`
`
`
`
`
`
`shown in FIG. 2, but in which a conductive barrier layer is
`
`
`
`
`
`
`
`selectively deposited only onto the underlying conductive
`
`
`
`
`
`
`
`region.
`FIG. 14 is a cross-sectional view of a structure that is
`
`
`
`
`
`
`equivalent to the structure shown in FIG. 10, but in which
`
`
`
`
`
`
`
`
`the selectively deposited conductive barrier layer of FIG. 13
`
`
`
`
`
`
`
`is employed.
`
`
`FIG. 15 is a cross-sectional view of a structure that is
`
`
`
`
`
`
`
`equivalent to the structure shown in FIG. 11, but in which
`
`
`
`
`
`
`
`
`the selectively deposited conductive barrier layer of FIG. 13
`
`
`
`
`
`
`
`is employed.
`
`
`is
`FIG. 16 a cross-sectional view of a structure that
`
`
`
`
`
`
`
`equivalent to the structure shown in FIG. 12, but in which
`
`
`
`
`
`
`
`
`the selectively deposited conductive barrier layer of FIG. 13
`
`
`
`
`
`
`
`is employed.
`
`
`DETAILED DESCRIPTION OF THE
`
`
`
`PREFERRED EMBODIMENTS
`
`
`Atechnique for fabricating a dual damascene interconnect
`
`
`
`
`
`
`structure using a low dielectric constant material as a
`
`
`
`
`
`
`
`dielectric layer or layers is described.
`In the following
`
`
`
`
`
`
`
`
`
`
`
`
`Page 9 of 13
`
`Page 9 of 13
`
`
`
`6,100,184
`
`
`
`5
`
`Accordingly, the example shown in FIG. 1 is described
`
`
`
`
`
`
`having either copper or aluminum as the material compris-
`
`
`
`
`
`
`
`ing the conductive region (or interconnect) 10. It is appre-
`
`
`
`
`
`
`
`
`
`ciated that the interconnect 10 can be comprised of other
`
`
`
`
`
`
`
`
`materials as well and is not
`limited to just copper and
`
`
`
`
`
`
`
`
`
`
`aluminum. As shown, region 10 is part of a lower metalli-
`
`
`
`
`
`
`
`
`
`
`
`
`
`zation layer (wiring interconnect), however, it is appreciated
`that the region 10 can be a plug interconnect or a doped
`
`
`
`
`
`
`
`
`region for the practice of the present invention. The dielec-
`
`
`
`
`
`
`
`
`
`tric layer 11 can be comprised of an oxide (such as silicon
`
`
`
`
`
`
`
`
`dioxide (SiO2)), nitride or a low-E dielectric.
`In the
`
`
`
`
`
`
`
`
`example, it is presumed that the dielectric material of layer
`
`
`
`
`
`
`
`
`11 will be a low-E dielectric, since that is the preferred
`
`
`
`
`
`
`
`
`
`material for ILDs in the practice of the present invention.
`
`
`
`
`
`
`
`
`
`Furthermore,
`in the preferred embodiment,
`the low-E
`
`
`
`
`
`
`
`dielectric selected is an organic low-E dielectric material.
`
`
`
`
`
`
`
`Since encapsulation of copper is necessary to prevent or
`
`
`
`
`
`inhibit copper diffusion into the surrounding dielectric layer
`
`
`
`
`
`
`
`
`11, a barrier layer (also referred to as encapsulation or
`
`
`
`
`
`
`
`
`
`isolation layer) is used for the liner layer 12, when copper is
`
`
`
`
`
`
`
`
`
`
`used as the material comprising conductive region 10. The
`
`
`
`
`
`
`
`
`liner layer 12 in the example structure can be formed from
`
`
`
`
`
`
`
`
`a variety of known barrier materials, including TiN, Ta, TaN,
`
`
`
`
`
`
`
`
`
`W, WN, SiN and WSiN. Again, it is appreciated that these
`
`
`
`
`
`
`
`
`
`
`materials also operate as an adhesion promoter. Generally,
`
`
`
`
`
`
`
`
`TiN or TaN is preferred when the interconnect 10 is com-
`
`
`
`
`
`
`
`prised of copper.
`
`
`If the conductive region 10 is comprised of aluminum, the
`
`
`
`
`
`
`
`liner layer 12 can be a barrier layer or just an adhesion
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`promoter layer (not having barrier properties), depending on
`the interaction of the aluminum to the surrounding material.
`
`
`
`
`
`
`
`A variety of known materials, including TiN, TiSiN, Ta,
`
`
`
`
`
`
`
`
`
`TaN, TaSiN, WN, SiO2, SiN, A1203, SiC and SiON, for
`
`
`
`
`
`
`
`
`
`
`example, can be used as a barrier/adhesion promoter mate-
`
`
`
`
`
`
`rial. Titanium can also be used strictly as an adhesion
`
`
`
`
`
`
`
`
`
`
`promoter material. It is also appreciated that the liner layer
`
`
`
`
`
`
`
`
`
`12 can be comprised of multiple layers. For example, a
`
`
`
`
`
`
`
`
`barrier material formed above an adhesion promoter layer.
`
`
`
`
`
`
`
`Avariety of known techniques can be used to fabricate the
`
`
`
`
`
`
`
`structure shown in FIG. 1. One such technique is a single-
`
`
`
`
`
`
`
`damascene structure described in the earlier-mentioned ref-
`
`
`
`
`
`
`erence entitled “Planar Copper-Polyimide Back End Of The
`
`
`
`
`
`
`
`Line Interconnections For ULSI Devices,” B. Luther et al.;
`
`
`
`
`
`
`
`1993 VMIC Conference; Jun. 8-9, 1993; pp. 15-21.
`
`
`
`
`
`
`
`
`Furthermore, it is appreciated that the region underlying the
`
`
`
`
`
`
`
`
`interconnect 10 (although not shown) can be a conductive,
`
`
`
`
`
`
`dielectric or semiconductive region, which can be the wafer
`
`
`
`
`
`
`
`substrate itself. It is also appreciated that the example shown
`
`
`
`
`
`
`
`
`is that of a trench region of a lower metallization layer.
`
`
`
`
`
`
`
`
`
`Accordingly, FIG. 1 illustrates the starting structure upon
`
`
`
`
`
`
`
`which the various layers are formed to fabricate an inter-
`
`
`
`
`
`
`
`
`
`connect structure of the present invention.
`
`
`
`
`
`
`Referring to FIG. 2, a dielectric separation layer 13 is
`
`
`
`
`
`
`deposited over the interconnect 10 and dielectric layer 11
`
`
`
`
`
`
`
`
`
`(the dielectric layer 11 is henceforth referred to as an ILD
`
`
`
`
`
`
`
`
`
`layer 11 in order to differentiate the various dielectric layers
`
`
`
`
`
`
`
`being described). A variety of dielectric materials can be
`
`
`
`
`
`
`
`
`used to form the dielectric separation layer 13 to separate the
`
`
`
`
`
`
`
`
`structure of FIG. 1 from the subsequently deposited over-
`
`
`
`
`
`
`
`
`lying low-E material. If the conductive region 10 is com-
`
`
`
`
`
`
`
`
`prised of copper, then region 10 will need to be encapsu-
`
`
`
`
`
`
`
`
`
`
`lated. Accordingly, a barrier material, from the list of barrier
`
`
`
`
`
`
`
`
`
`materials described previously in reference to the liner layer
`
`
`
`
`
`
`
`12, is used to form a barrier as layer 13. If the conductive
`
`
`
`
`
`
`
`
`
`region 10 is comprised of aluminum, then layer 13 can be a
`
`
`
`
`
`
`barrier or an adhesion promoter layer, or both.
`In the
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`preferred embodiment, silicon nitride (SiN) is deposited by
`
`10
`
`
`
`15
`
`
`
`20
`
`25
`
`
`
`30
`
`35
`
`
`
`40
`
`45
`
`
`
`50
`
`55
`
`
`
`60
`
`65
`
`
`
`Page 10 of 13
`
`6
`
`
`chemical-vapor deposition (CVD) to an approximate thick-
`
`
`
`
`
`
`ness of 300-1000 angstroms when copper is used. When the
`
`
`
`
`
`
`
`conductor is aluminum, SiN or SiO2 is deposited by CVD to
`
`
`
`
`
`
`an approximate thickness of 300-1000 angstroms. A pri-
`
`
`
`
`
`
`mary purpose of the separation layer 13 is to cap the exposed
`
`
`
`
`
`
`
`
`conductive region 10 for the subsequent ILD deposition.
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`Functionally, the separation layer 13 functions equivalently
`to the liner layer 12 in isolating or separating the conductive
`
`
`
`
`
`
`
`
`material from the adjacent ILD.
`
`
`
`
`
`Subsequently, as shown in FIG. 3, a first low-dielectric
`
`
`
`
`
`constant (low-E) dielectric layer 14 (hereinafter also
`
`
`
`
`
`
`
`referred to as the ILD layer 14) is deposited over the
`
`
`
`
`
`
`
`
`
`
`dielectric separation layer 13. The low-E dielectric ILD
`
`
`
`
`
`
`
`
`layer 14 of the preferred embodiment is comprised of an
`
`
`
`
`
`
`organic low-E material. Examples of such organic low-E
`
`
`
`
`
`
`
`dielectric material are polyimide, fluorinated polyimide,
`
`
`
`
`
`
`
`
`
`
`
`parylene, poly-arylethers, fluorinated poly-arylethers and
`other polymers. However, this is not an inclusive list and
`
`
`
`
`
`
`
`
`
`other low-E dielectric materials can be used as well. The
`
`
`
`
`
`
`
`
`low-E layer 14 is preferably deposited by CVD or a spin-on
`
`
`
`
`
`
`process to an approximate thickness of 5000—10,000 ang-
`
`
`
`
`
`
`
`stroms.
`
`Next, another dielectric layer, referenced as an etch-stop
`
`
`
`
`
`
`
`layer, 15 is deposited over the low-E ILD layer 14. In the
`
`
`
`
`
`
`
`
`
`
`
`example, SiO2 is deposited by a CVD process to an approxi-
`
`
`
`
`
`
`mate thickness of 300-1000 angstroms. As explained below,
`
`
`
`
`
`
`it is important that the material selected for the etch-stop
`
`
`
`
`
`
`
`
`
`
`layer 15 is different from that comprising the separation
`
`
`
`
`
`
`
`
`
`
`layer 13.
`Then, as shown in FIG. 4, photoresistive material 16 is
`
`
`
`
`
`
`deposited, exposed and developed by the use of known
`
`
`
`
`
`
`
`
`
`techniques to form an opening to define a subsequent via
`
`
`
`
`
`
`hole opening. Thus, the photolithography technique exposes
`
`
`
`
`
`
`
`the location where portions of the dielectric layer 15 is to be
`
`
`
`
`
`
`
`etched. Next, a plasma etch step is utilized to remove the
`
`
`
`
`
`
`
`
`
`exposed portion of the dielectric layer 15 to form an opening
`
`
`
`
`
`
`
`17. Accordingly, the pattern in the photoresist layer 16 is
`
`
`
`
`
`
`
`
`transferred to the dielectric layer 15 for forming the opening
`
`
`
`
`
`
`
`
`17. Later, the opening 17 will define a location where the via
`
`
`
`
`
`
`
`
`
`
`hole opening is to be formed in the underlying low-E layer
`
`
`
`
`
`
`
`
`14.
`
`Subsequently, an anisotropic photoresist strip etch using
`
`
`
`
`
`
`
`02 plasma is used to remove the remaining photoresistive
`
`
`
`
`
`
`
`material 16