throbber

`
`United States Patent
`
`
`Konaka et a1.
`
`
`
`
`
`[19]
`
`
`
`
`[11] Patent Number:
`
`
`
`[45] Date of Patent:
`
`
`
`
`
`4,651,411
`
`
`
`Mar. 24, 1987
`
`
`
`FOREIGN PATENT DOCUMENTS
`
`
`5/1983 Japan.
`58.73163
`
`
`
`
`1/1984 Japan ........................... 29/576 W
`19348
`
`
`
`
`
`
`181062 10/1984 Japan ..................................... 29/578
`
`
`
`
`
`OTHER PUBLICATIONS
`
`
`“A New Buried-Oxide Field Isolation for VLSI De-
`
`
`
`
`
`
`
`
`
`
`vices”, K. Kurosawa et a1; Jun. 22—24, 1981, 39th An-
`
`
`
`
`
`
`nual Device Research Conference, Santa Barbara, CA.
`
`
`
`
`
`
`
`“A New Bird’s—Beak Free Field Isolation Technology
`
`
`
`
`
`
`
`for VLSI Devices” Kurosawa et :11; Dec. 7-9, 1981,
`
`
`
`
`
`
`
`
`
`IEDM Technical Digest, International Electron De-
`
`
`
`
`
`vices Meeting, Washington, DC.
`
`
`
`
`Primary Examiner—Brian E. Hearn
`
`
`
`
`Assistant Examiner—John T. Callahan
`
`
`
`
`
`
`
`
`
`Attorney, Agent, or Firm—Oblon, Fisher, Spivak,
`McClelland & Maier
`
`
`
`
`ABSTRACT
`[57]
`
`
`
`
`
`
`
`A method of manufacturing a MOS device wherein a
`
`
`
`semiconductor substrate is selectively etched to form a
`
`
`
`
`
`
`
`
`
`
`
`
`
`groove in a field region and an element formation re-
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`gion surrounded by the groove such that an angle 0 is
`
`formed between a wall of the groove and a first imagi-
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`nary extension of a top surface of the element formation
`
`
`
`
`
`
`
`
`
`region, the angle 9 satisfying the relation, 70°§0§90°.
`Then, a field insulating film is deposited in the groove,
`
`
`
`
`
`
`
`
`
`and a MOS transistor is formed in the element forma-
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`tion region. The element formation region has source,
`
`
`
`drain and channel regions of a field effect transistor
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`therein and a gate electrode formed on a gate insulating
`
`
`
`
`
`
`
`
`
`film on the channel region. The gate electrode extends
`
`
`
`
`
`
`
`
`
`
`onto the surface portion of the field insulating film. The
`
`
`
`
`
`
`
`
`
`
`thickneSS of an upper portion of the
`
`
`
`
`
`
`
`
`above a first imaginary extension of an interface be_
`
`
`
`
`
`
`
`
`
`
`tween the gate insulating film and the gate electrode is
`
`
`
`
`
`
`
`
`
`
`formed smaller than that of a lower portion of the field
`
`
`
`
`
`
`
`Insulating film below the first magmary mamm-
`
`
`
`6 Claims, 12 Drawing Figures
`
`
`
`
`
`
`
`
`
`
`
`
`[54] METHOD OF MANUFACTURING A MOS
`
`DEVICE WHEREIN AN INSULATING FILM
`
`
`
`
`IS DEPOSITED IN A FIELD REGION
`
`
`
`
`
`
`Masami Konaka, Kawasaki; Naoyuki
`
`
`Inventors:
`
`Shigyo; Ryo Dang, both of
`
`
`
`
`
`Yokohama, all of Japan
`
`
`
`
`Tokyo Shibaura Denki Kahushiki
`
`
`
`Keisha, Kawasaki, Japan
`
`
`
`
`[75]
`
`
`
`
`[73] Assignee:
`
`
`
`
`
`
`
`
`
`
`[21] Appl. No.: 744,899
`
`
`
`[22] Filed:
`
`
`
`
`Jun. 17, 1985
`
`
`
`
`
`Related US. Application Data
`
`
`
`
`Continuation of Ser. No. 435,663, Oct. 21, 1982.
`[63]
`
`
`
`
`
`
`
`
`
`
`
`Foreign Application Priority Data
`[30]
`
`
`
`Oct. 27, 1981 [JP].
`Japan ................................ 56-171784
`
`
`
`
`
`
`
`
`
`
`
`
`
`Int. 01.4 ...................... H01L 21/76; H01L 29/78
`[51]
`
`
`
`
`
`
`
`[52] US. Cl. ................................... 29/576 w; 29/571;
`
`
`l48/DIG. 50
`
`
`
`
`[58] Field of Search ............ .. 29/571, 576 w; 357/49,
`
`
`
`
`
`
`
`357/50, 54, 23 cs; 156/643; 148/DIG. 50;
`
`
`
`
`
`
`427/93
`
`
`
`
`
`References Cited
`U.S. PATENT DOCUMENTS
`
`
`
`8/1973 Richman ......................... 357/23 CS
`3,751,722
`
`
`
`
`
`
`3,970,486 7/1976 Kooi .........
`......... 357/50
`
`
`
`
`
`9/1976 Brand ...........
`357/23 CS
`3,979,765
`
`
`
`
`
`
`.... ..
`4,001,465
`1/ 1977 Graul et al.
`. ........ 357/50
`
`
`
`
`
`
`4,013,484 3/ 1977 Boleky et al.
`357/23 CS
`
`
`
`
`
`
`
`5/1977 Richman .,,_..
`,,_., 357/50
`4,023,195
`
`
`
`
`
`
`4,044,452
`8/1977 Abbos et a1.
`.. 357/23 CS
`
`
`
`
`
`
`
`
`
`
`
`
`
`4,104,086
`8/1978 Bondur et 31.
`29/576 W
`
`
`
`
`
`
`4,307,180 12/1981 Pogge ..............
`29/576 W
`
`
`
`
`
`'‘
`‘‘''gig/3:,
`gall
`
`
`
`
`
`
`
`4:407:85] 10/1983 K:::;wa'"""""""
`
`
`
`
`4,462,847 7/1934 Thompson et a1.
`............. 29/576 w
`
`
`
`
`
`
`
`
`3/1985 Godejahn, Jr.
`. .....
`.. .. ... .. 29/571
`4,506,437
`
`
`
`
`
`
`
`4,541,167 9/ 1985 Havemann et a1.
`........... .. 29/576 W
`
`
`
`
`
`
`
`
`
`
`
`[56]
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`Page 1 0”
`
`TSMC Exhibit 1032
`
`TSMC v. IP Bridge
`IPR2016-01246
`
`Page 1 of 9
`
`TSMC Exhibit 1032
`TSMC v. IP Bridge
`IPR2016-01246
`
`

`

`
`
`US. Patent Mar.24, 1987
`
`
`
`
`
`Sheetl of5_
`
`
`
`
`
`4,651,411
`
`FIG.
`
`
`
`
`
`(PRIOR ART)
`
`1
`
`
`
`
`
`
`
`
`-- _2
`
`
`5
`
`
`
`
`
`Page 2 of 9
`
`FIG.
`
`
`
`
`2
`
`
`
`
`
`
`
`
`EFFECTIVE CHANNEL WIDTH
`
`weff
`
`LLJ
`21°
`
`C> C
`
`31—
`.1)
`
`O 3
`
`5Lu
`0:
`
`I1
`
`..
`
`Page 2 of 9
`
`

`

`
`
`U. S. Patent Mar. 24, 1987
`
`
`
`
`Sheet2 of5
`
`
`
`
`
`4,651,411
`
`FIG.
`
`
`
`
`
`( PRIOR ART)
`
`3
`
`
`
`
`“\mm“
`
`
`
`
`
`FIG.
`
`
`
`
`4
`
`
`
`
`EFFECTIVE CHANNEL WIDTH
`
`
`Weff
`
`
`
`THRESHOLDVOLTAGE T
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`Page 3' of 9
`
`Page 3 of 9
`
`

`

`
`
`
`
`US. Patent Mar. 24, 1987
`
`
`Sheet3 of5
`
`
`
`
`4,651,411
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`O
`
`
`
`0.65
`
`
`THICKNESS RATIO 11/12
`
`0.5
`
`
`
`
`IO
`
`Page 4 of 9
`
`
`VOLTAGE
`
`
`
`
`
`
`
`
`
`
`
`VARIATIONOFTHRESHOLD
`
`Page 4 of 9
`
`

`

`
`US. Patent Mar. 24, 1987
`
`
`
`
`
`
`Sheet4of5
`
`
`
`
`
`4,651,411
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`Page 5 of 9
`
`Page 5 of 9
`
`

`

`
`
`U. S. Patent Mar. 24, 1987
`
`
`
`
`
`Sheets of5
`
`
`
`
`
`4,651,411
`
`
`
`
`
`
`
`L \\\\\\\\\\\\\\\\“\L
`-
`
` \\\\ 44
`
`§\
`*7“
`l----
`
`
`
`
`
`{O
`
`
`
`
`
`
`
`Page 6 of 9
`
`Page 6 of 9
`
`

`

`
`
`4,651,411
`
`1
`
`
`METHOD OF MANUFACTURING A MOS DEVICE
`
`
`
`
`
`WHEREIN AN INSULATING FILM IS DEPOSITED
`
`
`
`
`
`
`IN A FIELD REGION
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`This application is a continuation of application Ser.
`No. 435,663, filed Oct. 21, 1982.
`
`
`
`
`
`
`BACKGROUND OF THE INVENTION
`
`
`
`
`The present invention relates to a method of manu-
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`facturing a MOS device having a structure where an
`
`
`
`
`
`
`
`
`insulating film is deposited in a field region.
`A semiconductor device such as a memory device
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`using a MOSFET shown in FIG. 1 is known which has
`
`
`
`
`
`
`
`
`a coplanar (or LOCOS) structure to increase packing
`density and improve reliability. The semiconductor
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`device comprises a p-type silicon substrate 1, a field
`
`oxide film 2 selectively formed in the field region, a gate
`
`
`
`
`
`
`
`
`
`
`oxide film 3 formed on an element formation region
`
`
`
`
`
`
`
`
`
`
`around the field oxide film 2, a gate electrode 4 formed
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`on the gate oxide film 3, and an ion-doped layer 5 which
`
`
`
`
`
`
`
`
`
`
`functions as a channel stopper and which is formed in
`the silicon substrate 1 under the field oxide film 2. The
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`coplanar structure has advantages in that indentation of
`
`
`
`
`
`
`
`
`
`
`
`the element surface is small since part of the field oxide
`film 2 is formed in the silicon substrate 1, and in that
`
`
`
`
`
`
`
`
`
`
`
`
`excellent step coverage is obtained in the aluminum
`
`
`
`
`
`
`
`
`
`
`
`
`
`elements,
`wiring which connects
`semiconductor
`
`
`
`
`
`
`thereby providing a highly reliable semiconductor LSI.
`However, lateral extrusions B of this structure which
`
`
`
`
`
`
`
`
`are called bird’s beaks are formed in an oxide film, as
`
`
`
`
`
`
`
`
`
`
`
`shown in FIG. 1, adversely affecting microminiaturiza-
`
`
`
`
`
`
`tion of the element.
`
`
`
`
`The narrower the effective channel width Weff of the
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`MOSFET is, the greater the adverse effect. The actual
`thickness of the gate oxide film 3 becomes greater than
`
`
`
`
`
`
`
`
`
`
`a desired thickness thereof, thus increasing variation in
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`the threshold voltage. In the worst case, the thickness of
`the gate oxide film becomes substantially the same as
`
`
`
`
`
`
`
`
`
`that of the field oxide film. As a result, the source-drain
`
`
`
`
`
`
`
`
`
`
`path is open. As shown in FIG. 2, the threshold voltage
`
`
`
`
`
`
`
`
`
`
`
`VT of the MOSFET is increased when the effective
`
`
`
`
`
`
`
`
`
`channel width Weff is decreased, thus resulting in the
`
`
`
`
`
`
`
`
`
`
`so-called narrow channel effect.
`
`
`
`
`FIG. 3 is a schematic sectional view of a MOSFET
`
`
`
`
`
`
`
`
`
`having a BOX (Buried-Oxide Isolation) structure which
`
`
`
`
`
`
`solves the problem of the bird’s beak encountered in the
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`coplanar structure. The MOSFET comprises a silicon
`substrate 1, a silicon oxide film 6 deposited by low-tem-
`
`
`
`
`
`
`
`
`perature epitaxial growth in a groove with vertical
`
`
`
`
`
`
`
`
`walls, a gate oxide film 3 formed on the element forma-
`
`
`
`
`
`
`
`
`tion region surrounded by the silicon oxide film 6, a gate
`
`
`
`
`
`
`
`
`
`
`
`
`electrode 4 formed on the gate oxide film 3, and an
`
`
`
`
`
`
`
`
`
`
`ion-doped layer 5 which functions as a channel stopper
`
`
`
`
`
`
`
`
`and which is formed in the silicon substrate beneath the
`
`
`
`
`
`
`
`
`
`
`silicon oxide film 6. Since the silicon oxide film 6 is
`
`
`
`
`
`
`
`
`
`
`
`formed in this MOSFET without involving high-tem-
`
`
`
`
`
`
`
`
`
`
`
`
`
`perature thermal oxidation, the bird’s beaks are not
`formed. Therefore, the above structure has an advan-
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`tage in that a MOSFET is formed which has a desired
`effective channel width. However, we found by experi-
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`ments that when the gate electrode 4 extends onto the
`
`
`
`
`
`
`
`
`
`
`surface portion of the silicon oxide film 6, the threshold
`voltage VT of the MOSFET decreases with a decrease
`
`
`
`
`
`
`
`
`in the effective channel width Weff, as shown in FIG. 4.
`
`
`
`
`
`
`
`
`
`
`
`Generally, the electrical characteristics of the MOS-
`
`
`
`
`
`
`FET must not depend on the effective channel width.
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`Page 7 of 9
`
`
`
`IO
`
`
`
`15
`
`
`
`20
`
`
`
`25
`
`
`3O
`
`
`35
`
`
`40
`
`
`45
`
`
`50
`
`
`
`55
`
`
`
`
`65
`
`
`
`SUMMARY OF THE INVENTION
`
`
`
`
`
`It is an object of the present invention to provide a
`
`
`
`
`
`
`
`
`
`method of manufacturing a MOS device having an
`
`
`
`
`
`
`
`
`insulator isolation structure wherein dependence of the
`
`
`
`
`
`
`
`threshold voltage on the effective channel width is
`
`
`
`
`
`
`
`
`slight, while a substrate surface is kept as smooth as
`
`
`
`
`
`
`
`
`
`
`possible.
`
`In order to achieve the above object of the present
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`invention, there is provided a method of manufacturing
`a MOS device, comprising: selectively etching a semi-
`
`
`
`
`
`
`conductor substrate to form a groove in a field region
`
`
`
`
`
`
`
`
`
`
`and an element formation region surrounded by the
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`groove such that an angle 0 is formed between a wall of
`
`
`
`
`
`
`
`
`
`the groove and a first imaginary extension of a top
`
`
`
`
`
`
`
`
`
`surface of the element formation region, with the angle
`
`
`
`
`
`
`
`9 satisfying the relation, 70‘é0é90‘. Then, a field
`
`
`
`
`
`
`
`
`
`
`insulating film is deposited in the groove. The element
`
`
`
`
`
`
`
`
`formation region has source, drain and channel regions '
`of a field effect transistor therein and a gate electrode
`
`
`
`
`
`
`
`
`
`formed on a gate insulating film on the channel region.
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`The gate electrode extends onto the surface portion of
`
`
`
`
`
`
`
`
`
`the field insulating film. The thickness of an upper por—
`
`
`
`
`
`
`
`
`
`tion of the field insulating film above a first imaginary
`extension of an interface between the gate insulating
`
`
`
`
`
`
`
`
`film and the gate electrode is smaller than that of a
`
`
`
`
`
`
`
`
`
`
`lower portion of the field insulating film below the first
`
`
`
`
`
`
`
`
`
`
`imaginary extension.
`
`
`According to the above method, the threshold volt-
`
`
`
`
`
`
`
`age drop which occurs due to the narrow channel effect
`
`
`
`
`
`
`
`
`
`
`is prevented. Therefore, the threshold voltage of the
`
`
`
`
`
`
`
`
`MOS device produced according to the present inven-
`
`
`
`
`
`
`
`tion does not significantly depend on the effective chan-
`
`
`
`
`
`
`
`
`nel width.
`
`
`Furthermore, the method of the invention may in-
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`clude forming the insulating film may with a two-layer
`
`
`
`
`
`
`
`
`
`structure. If the permittivity of the upper insulating film
`
`
`
`
`
`
`
`
`
`
`portion is smaller than that of the lower insulating film
`
`
`
`
`
`
`
`
`
`portion, the extent of projection of the insulating film
`can be decreased. As a result, excellent step coverage of
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`the wiring layer is provided, thus improving the reliabil-
`ity of the MOS device.
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`When the insulating film is formed of silicon oxide, an
`
`
`
`
`
`
`
`
`
`
`angle 0 formed by the wall of the groove and the imagi-
`
`
`
`
`
`
`
`
`
`nary extension of the top surface of the element forma-
`
`
`
`
`
`
`
`
`
`tion region may be determined to satisfy the relation
`
`
`
`
`
`
`
`
`
`77° §0§90° to decrease the height of the projection of
`
`
`
`
`
`
`
`
`
`
`the insulating film. When the insulating film is formed of
`
`
`
`
`
`
`
`
`
`silicon nitride, the angle 0 may be determined to satisfy
`the relation 70“§0§90°.
`
`
`
`BRIEF DESCRIPTION OF THE DRAWINGS
`
`
`
`
`
`
`
`
`
`
`
`
`
`Other objects and advantages will be apparent from
`
`
`
`
`
`
`
`
`the following description taken in conjunction with the
`
`
`
`
`accompanying drawings, in which:
`FIG. 1 is a sectional view of a conventional MOS
`
`
`
`
`
`
`
`
`device having a coplanar structure;
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`FIG. 2 is a graph showing the threshold voltage of
`the device shown in FIG. 1 as a function of the effective
`
`
`
`
`
`
`
`
`
`
`channel width thereof;
`
`
`
`FIG. 3 is a sectional view of a conventional MOS
`
`
`
`
`
`
`
`
`device having a BOX structure;
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`FIG. 4 is a graph showing the threshold voltage of
`the device shown in FIG. 3 as a function of the effective
`
`
`
`
`
`
`
`
`
`
`channel width thereof;
`
`
`
`FIG. 5 is a sectional view of a MOS semiconductor
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`device according to a first embodiment of the present
`invention;
`‘
`
`
`
`
`2
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`Page 7 of 9
`
`

`

`4,651,411
`
`
`3
`
`
`
`FIG. 6 is a graph showing the variation in the thresh-
`
`
`
`
`
`
`old voltage as a function of the thickness ratio tl/t2,
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`that is, as a function of an extent of projection of the
`
`
`
`
`
`
`
`
`
`insulating film deposited in the groove formed in the
`
`
`
`
`
`field region;
`
`
`
`
`FIGS. 7A to 7D are sectional views for explaining
`
`
`
`
`
`
`
`
`the steps of manufacturing a MOS device according to
`
`
`
`
`
`
`
`the present invention;
`
`
`
`
`
`
`
`
`
`FIG. 8 is a sectional view of a MOS device according
`
`
`to a second embodiment of the present invention; and
`
`
`
`
`
`
`
`
`
`
`
`
`
`FIG. 9 is a sectional view of a MOS device according
`
`
`
`to a third embodiment of the present invention.
`
`
`
`
`DETAILED DESCRIPTION OF THE
`
`
`
`PREFERRED EMBODIMENTS
`
`
`
`
`A MOS device according to a first embodiment of the
`
`
`
`
`
`
`present invention will be described with reference to
`
`
`
`
`
`
`
`
`
`
`
`
`
`FIG. 5. A groove 12 which has a substantially vertical
`
`
`
`
`
`
`
`
`
`
`
`wall is formed around an element formation region 11 in
`
`
`
`
`which source, drain and channel regions of the MOS-
`
`
`
`
`
`
`
`
`
`
`
`FET are formed. An insulating film such as a silicon
`
`
`
`
`
`
`
`
`
`
`
`
`oxide film 17 is deposited in the groove 12 by low-tem-
`
`
`
`
`
`
`
`
`
`perature epitaxial growth. An ion-doped layer 15 as a
`
`
`
`
`
`
`
`
`
`
`
`
`
`channel stopper is formed in the surface layer portion of
`the semiconductor substrate 10 beneath the silicon
`
`
`
`
`
`
`
`
`oxide film 17. A gate oxide film 13 of SiOz is formed on
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`the surface of the element formation region 11. A
`
`
`
`
`
`
`
`
`, *polysilicon gate electrode 14 is formed on the gate oxide
`
`
`
`
`
`
`film 13. The gate electrode 14 extends onto the surface
`
`
`
`
`
`
`
`
`
`' portion of the silicon oxide film 17. The silicon oxide
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`film 17 projects by a thickness t1 above an imaginary
`
`
`
`
`
`extension of the interface between the gate oxide film 13
`
`
`
`
`
`
`
`and the gate electrode 14. The silicon oxide film 17 is
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`embedded to a thickness t2 under the imaginary exten-
`Sion.
`
`
`
`
`
`FIG. 6 is a graph for explaining the variation AVT in
`
`
`
`
`
`
`
`
`the threshold voltage as a function of the ratio tl/t2.
`
`
`
`
`
`
`
`
`
`
`
`The overall thickness (t1+t2) of the silicon oxide film
`
`
`
`
`
`
`17 is kept constant. Note that the variation AVT in the
`
`
`
`
`
`
`
`
`
`
`
`
`threshold voltage indicates a difference between the
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`threshold voltage of a transistor which has a sufficiently
`wide effective channel width Weff and the threshold
`
`
`
`
`
`
`
`
`
`voltage of a transistor which has an effective channel
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`width Weff of 0.2 p. The above data is obtained by
`
`
`
`
`
`
`computer simulation under the following conditions:
`the impurity concentration Nsub of the silicon substrate
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`10 is 2X 1015 cmj3; the thickness TOX of the gate oxide
`
`
`film 13 is 1,000 A; the total thickness tl+t2 of the sili-
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`con oxide film 17 of the field region is 5,000 A; and the
`
`
`
`
`
`
`relative permittivities es of the gate oxide film 13 and
`
`
`
`
`the silicon oxide film 17 are both 3.9. If a tolerance for
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`the variation AVT in the threshold voltage is :20 mV
`
`
`
`
`
`
`
`
`
`in the LSI design, the thickness ratio tl/t2 is preferably
`
`
`
`
`
`
`
`
`
`in the range of 0.65ét1/t2< 1. Within this range, the
`
`
`
`
`dependency of the threshold voltage of the MOSFET
`
`
`
`
`on the effective channel width Weff is eliminated.
`
`
`
`
`
`
`
`
`
`
`
`
`
`A method for manufacturing a MOS device accord-
`
`
`ing to the present invention will be described with refer-
`
`
`
`
`
`
`
`
`
`ence to FIGS. 7A to 7D. As shown in FIG. 7A, a silicon
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`substrate 10 is selectively etched to form a groove 12 in
`
`
`
`
`
`
`
`
`the field region. The groove has a substantially vertical
`
`
`
`
`
`
`
`wall. An impurity is ion-implanted in the bottom of the
`
`
`
`
`
`
`
`
`groove 12 to form a channel stopper 15. A silicon oxide
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`film 17 is deposited by chemical vapor deposition in the
`
`
`
`
`
`
`groove 12. The above steps are the same as those in the
`
`
`
`
`
`
`conventional BOX structure method.
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`As shown in FIG. 7B, an element formation region 11
`
`
`
`
`
`
`
`
`surrounded by the silicon oxide film 17 is selectively
`
`
`
`
`
`
`
`
`
`
`
`
`lo
`
`
`15
`
`
`
`20
`
`
`25
`
`
`30
`
`
`35
`
`
`4O
`
`
`45
`
`
`50
`
`
`55
`
`
`60
`
`
`65
`
`
`
`
`Page 8 of 9
`
`
`4 .
`
`
`
`
`
`
`
`
`
`
`etched so as to define the thickness of the upward pro-
`jection of the silicon oxide film 17 which must be
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`smaller than that of the embedded portion thereof. As
`
`
`
`
`
`
`shown in FIG. 7C, a gate oxide film 13 is formed on the
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`element formation region 11. Furthermore, a polysili-
`con gate electrode 14 is formed on the gate oxide film 13
`
`
`
`
`
`
`
`
`
`
`
`
`and on the silicon oxide film 17.
`
`
`
`
`
`
`
`
`
`
`
`The structure of FIG. 78 can be provided without
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`etching the silicon substrate 10. This may be achieved
`by obtaining the structure of FIG. 7A without remov-
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`ing the etching mask (e.g. Al film, Si3N4 film, photore-
`
`
`
`
`
`
`
`
`
`
`
`
`sist film, etc.) used in cutting the groove 12 and then by
`
`removing the etching mask thereafter.
`
`
`
`
`
`
`A MOS device according to a second embodiment of
`
`
`
`
`
`
`the present invention will be described with reference
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`to FIG. 8. In this embodiment, an insulating film of
`
`
`
`
`
`
`
`
`silicon nitride is deposited in the groove 12. An insulat-
`
`
`
`
`
`
`
`
`
`ing films 17a and 17b having a two-layer structure are
`
`
`
`
`
`
`formed in a groove 12 of a silicon substrate 10. The
`
`
`
`
`
`
`MOS device of this embodiment is the same as that of
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`the first embodiment, except that an upper layer 17a is
`
`
`
`
`
`
`
`
`
`
`
`formed of silicon oxide having a relative permittivity of
`
`
`
`
`3.9, and that a lower layer 17b is formed of silicon ni-
`
`
`
`
`
`
`
`
`
`
`
`
`
`tride having a relative permittivity of about 7. The
`
`
`
`
`
`
`
`
`relative permittivity of the upper layer 17a is smaller
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`than that of the lower layer 17b. As a gate oxide film 13,
`
`use is made of a 1,000 A thick silicon nitride film which
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`is formed by a direct nitrogenization. The same refer-
`
`
`
`
`
`
`
`
`
`
`
`
`ence numerals used in FIG. 5 denote the same parts in
`
`
`
`
`
`FIG. 8, and a detailed description thereof will be omit-
`
`
`
`ted. In the above structure, the thickness ratio tl/t2 for
`
`
`
`
`
`
`
`
`
`
`
`
`substantially eliminating the variation AVT in the
`
`
`
`
`
`
`threshold voltage can be smaller than if in the first em-
`
`
`
`
`
`
`
`
`
`
`
`bodiment the film 17 is formed of silicon nitride alone,
`
`
`
`
`
`
`
`
`
`
`
`
`because the relative permittivity is smaller than in such
`
`
`
`
`
`
`first embodiment. As a result, the thickness t1 can be
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`decreased, so that excellent step coverage of the wiring
`
`
`
`
`
`
`layer can be provided and a highly reliable semiconduc-
`
`
`
`
`
`
`
`tor device can be obtained. More specifically, the thick-
`
`
`ness t1 can be reduced to half. The structure of FIG. 8
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`may be provided in the following steps.
`
`
`
`
`
`
`
`
`
`
`First, a silicon nitride film is deposited in place of the
`
`silicon oxide film 17 shown in FIG. 7A. The surface
`
`
`
`
`
`
`
`
`
`
`portion of the silicon nitride film is then etched. 0n the
`
`
`
`
`
`
`
`
`
`
`
`entire surface of the structure thus obtained there is
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`deposited a silicon oxide film. A photoresist film is
`
`
`
`
`
`
`
`
`
`
`
`coated on the silicon oxide film. The photoresist film
`
`
`
`
`
`
`
`has a flat surface. Both the photoresist film and the
`
`
`
`
`
`
`
`
`
`silicon oxide film are etched at substantially the same
`
`
`
`
`
`
`
`
`
`
`
`
`
`rate until the upper surface of the substrate is exposed.
`
`
`
`The surface portion of the substrate is then etched. The
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`surface of the substrate is nitrided, thus forming a gate
`
`
`
`
`insulating film 13. Alternatively, the surface of the sub-
`
`
`
`
`
`
`
`
`
`
`
`
`strate may be oxidized, thus forming a gate insulating
`film 13 of silicon oxide.
`
`
`
`
`
`
`
`A MOS device according to a third embodiment of
`
`
`
`
`
`
`the present invention will be described with reference
`
`
`
`
`
`
`
`
`to FIG. 9. The MOS device of this embodiment is the
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`same as that in FIG. 5, except that the wall of a groove
`
`
`
`
`
`
`
`
`
`
`
`12 of a silicon substrate 10 is inclined to form an angle
`
`
`
`
`
`
`
`
`0 smaller than 90° with respect to the imaginary exten-
`
`
`
`
`
`
`
`
`
`
`
`sion of the top surface of an element formation region
`11. The same reference numerals used in FIG. 5 denote
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`the same parts in FIG. 9, and a detailed description
`
`
`
`
`
`
`thereof is omitted. When the angle 0 is set to 80°, the
`
`
`
`
`
`
`
`
`
`
`
`
`
`thickness ratio t1/t2 for substantially eliminating the
`
`
`
`
`
`
`
`
`variation AVT in the threshold voltage can be smaller
`
`
`
`
`than when the angle 0 is set to 90°. The thickness t1 of
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`Page 8 of 9
`
`

`

`
`
`
`5
`the insulating film portion which projects above the
`
`
`
`
`
`
`
`
`imaginary extension of the interface between a gate
`
`
`
`
`
`
`
`
`oxide film 13 and the gate electrode 14 can be decreased
`
`
`
`
`
`
`
`
`
`
`
`as compared with that in the first embodiment. As a
`
`
`
`
`
`
`
`
`
`
`result, excellent step coverage can be provided, and the
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`reliability of the semiconductor device is greatly im-
`
`
`
`
`
`
`
`
`
`
`
`proved. In the third embodiment in which the film 17 is
`formed of silicon oxide, 3 maximum effect is obtained
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`when the angle 0 satisfies a relation 77°§0§90°. If the
`
`
`
`
`
`
`
`
`
`
`insulating film 17 is formed of silicon nitride, a maxi-
`mum effect is obtained when the angle 0 satisfies a rela-
`
`
`
`
`
`
`
`
`
`tion 70°§0§90°.
`
`
`What we claim is:
`
`
`
`
`l. A method of manufacturing a MOS device, com-
`
`
`
`
`
`
`
`
`prising steps of: selectively etching a semiconductor
`
`
`
`
`
`
`substrate to form a groove in a field region and an e1e~
`
`
`
`
`
`
`
`
`
`
`ment formation region surrounded by said groove with
`
`
`
`
`
`
`
`
`an angle formed between a wall of said groove and a
`
`
`
`
`
`
`
`
`
`
`
`first imaginary extension of a top surface of said element
`
`
`
`
`
`
`
`
`
`formation region, the angle satisfying a relation,
`
`
`
`
`
`
`
`70'§0§90';
`
`
`
`
`
`
`
`
`depositing a field insulating film in said groove by
`
`
`
`
`
`
`
`
`
`
`
`
`chemical vapor deposition; and
`forming a gate electrode on a gate insulating film on
`
`
`
`
`
`
`
`
`said substrate, said gate electrod extending onto the
`
`
`
`
`
`
`
`surface portion of said field insulating film, a thick-
`
`
`
`
`
`
`
`
`ness of an upper portion of said field insulating film
`
`
`
`
`
`
`
`
`
`
`above a first imaginary extension of an interface
`
`
`
`
`
`
`
`
`between said said gate insulating film and said gate
`
`
`
`
`
`
`
`
`
`electrode having a predetermined value greater
`
`
`
`
`
`
`than zero and being smaller than that of a lower
`
`
`
`
`
`
`
`
`
`portion of said field insulating film below the first
`
`
`
`
`
`
`
`
`
`
`
`
`Page 9 of 9
`
`
`4,651,411
`
`
`6
`imaginary extension; and wherein said semiconduc-
`
`
`
`
`
`tor substrate is formed of silicon, said field insulat-
`
`
`
`
`
`
`
`
`ing film is formed of silicon oxide, and a ratio of the
`
`
`
`
`
`
`
`
`
`
`thickness of said upper portion of said field insulat-
`
`
`
`
`
`
`
`
`ing film above the first imaginary extension to that
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`of said lower portion of said field insulating film
`
`
`
`
`
`
`
`
`below the first imaginary extension is greater than
`0.65 and lower than 1.
`
`
`
`
`
`2. The method according to claim 1, wherein said
`
`
`
`
`
`
`
`
`
`field insulating film is formed of silicon oxide, and the
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`angle 9 satisfies the relation:
`77'_S_0§90'.
`
`
`
`
`3. The method according to claim 1, wherein said
`
`
`
`
`
`
`
`
`field insulating film is formed of silicon nitride.
`
`
`
`
`
`
`
`
`4. The method according to claim 1, comprising:
`
`
`
`
`
`
`
`
`forming a channel stopper in a surface layer of said
`
`
`
`
`
`
`
`
`
`semiconductor substrate beneath of said field insu-
`
`
`
`
`
`
`lating film.
`
`
`
`
`
`
`
`
`
`
`5. The method according to claim 1, comprising:
`
`
`
`
`
`
`
`forming said field insulating film with a two-layer
`
`
`
`
`
`
`structure consisting of two insulating material lay-
`
`
`
`
`
`
`ers having different relative permittivities, a per-
`mittivity of an upper insulating material
`layer
`
`
`
`
`
`
`
`
`
`
`
`
`above the first imaginary extension being smaller
`than that of a lower insulating material layer below
`
`
`
`
`
`
`
`the first imaginary extension.
`
`
`
`
`6. The method according to claim 5, comprising:
`
`
`
`
`
`
`
`
`forming said upper insulating material layer of silicon
`
`
`
`
`
`
`
`oxide; and
`
`
`forming said lower insulating material layer of silicon
`
`
`
`
`
`
`
`nitride.
`
`I!
`*
`t
`t
`ll
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`
`10
`
`
`
`15
`
`
`
`
`
`25
`
`
`30
`
`
`35‘
`
`
`
`
`45
`
`
`50
`
`
`55
`
`
`
`
`65
`
`
`
`
`Page 9 of 9
`
`

This document is available on Docket Alarm but you must sign up to view it.


Or .

Accessing this document will incur an additional charge of $.

After purchase, you can access this document again without charge.

Accept $ Charge
throbber

Still Working On It

This document is taking longer than usual to download. This can happen if we need to contact the court directly to obtain the document and their servers are running slowly.

Give it another minute or two to complete, and then try the refresh button.

throbber

A few More Minutes ... Still Working

It can take up to 5 minutes for us to download a document if the court servers are running slowly.

Thank you for your continued patience.

This document could not be displayed.

We could not find this document within its docket. Please go back to the docket page and check the link. If that does not work, go back to the docket and refresh it to pull the newest information.

Your account does not support viewing this document.

You need a Paid Account to view this document. Click here to change your account type.

Your account does not support viewing this document.

Set your membership status to view this document.

With a Docket Alarm membership, you'll get a whole lot more, including:

  • Up-to-date information for this case.
  • Email alerts whenever there is an update.
  • Full text search for other cases.
  • Get email alerts whenever a new case matches your search.

Become a Member

One Moment Please

The filing “” is large (MB) and is being downloaded.

Please refresh this page in a few minutes to see if the filing has been downloaded. The filing will also be emailed to you when the download completes.

Your document is on its way!

If you do not receive the document in five minutes, contact support at support@docketalarm.com.

Sealed Document

We are unable to display this document, it may be under a court ordered seal.

If you have proper credentials to access the file, you may proceed directly to the court's system using your government issued username and password.


Access Government Site

We are redirecting you
to a mobile optimized page.





Document Unreadable or Corrupt

Refresh this Document
Go to the Docket

We are unable to display this document.

Refresh this Document
Go to the Docket