`EASTERN DISTRICT OF TEXAS
`MARSHALL DIVISION
`
`Case No. 2:14-cv-0902-JRG-RSP
`(Lead)
`
`Case No. 2:14-cv-0687-JRG-RSP
`(Consolidated)
`
`Case No. 2:14-cv-0689-JRG-RSP
`(Consolidated)
`
`
`
`
`
`
`
`Defendants.
`
`
`
`MEMORANDUM OPINION AND ORDER
`
` On August 31, 2015 the Court held a hearing to determine the proper construction of the
`
`disputed terms in nine Asserted Patents. The Court, having considered the parties’ claim
`
`construction briefing (Dkt. Nos. 78, 86, 88) and their arguments at the hearing, issues this
`
`Memorandum Opinion and Order construing the disputed terms.
`
`BACKGROUND AND THE ASSERTED PATENTS
`
`Parthenon Unified Memory Architecture LLC (“PUMA”) brings three actions: one
`
`against Samsung Electronics Co., Ltd. and Samsung Electronics America, Inc., a second against
`
`Huawei Technologies Co., LTD., Huawei Technologies USD, Inc. and Huawei Device USA,
`
`
`
`1
`
`
`
`PARTHENON UNIFIED MEMORY
`ARCHITECTURE LLC,
`
`
`Plaintiff,
`
`
`§
`§
`§
`§
`§
`
`§
`v.
`§
`
`§
`SAMSUNG ELECTRONICS CO., LTD
`§
`ET AL.,
`_______________________________________
`
`
`v.
`§
`
`§
`HUAWEI TECHNOLOGIES CO., LTD.,
`§
`ET AL.,
`§
`_______________________________________
`
`
`v.
`§
`
`§
`MOTOROLA MOBILITY LLC,
`§
`
`§
`§
`
`Apple Inc. v. Parthenon
`Ex. 1014 / Page 1 of 51
`
`
`
`Inc., and a third against Motorola Mobility LLC (all defendant parties collectively,
`
`“Defendants”). The actions allege that Defendants infringe U.S. Patent Nos. 5,812,789 (“the ’789
`
`Patent”), 6,058,459 (“the ’459 Patent”), 6,427,194 (“the ’194 Patent”), 7,321,368 (“the ’368
`
`Patent”), 7,542,045 (“the ’045 Patent”), 7,777,753 (“the ’753 Patent”), 8,054,315 (“the ’315
`
`Patent”), 8,681,164 (“the ’164 Patent”) and 5,960,464 (“the ’464 Patent”) (collectively, “the
`
`Asserted Patents”).
`
`The ’789 Patent and the ’459 Patent were filed on the same day, have similar
`
`specifications, and incorporate each other by reference. Six patents are based on continuation
`
`applications of the ’459 Patent: the ’194 Patent, the ’368 Patent, the ’045 Patent, the ’753 Patent,
`
`the ’315 Patent, and the ’164 Patent.1 All nine Asserted Patents were subject to a claim
`
`construction order issued by this Court in Parthenon Unified Memory Architecture, LLC v. HTC
`
`Corp. et al., Civil Action No. 2:14-cv-0690-JRG-RSP, Dkt. No. 155 (ED. Tex. July 30, 2015)
`
`(“the Parthenon I Order”). Furthermore, one additional prior Eastern District of Texas claim
`
`construction order involved the ’789 Patent. STMicroelectronics, Inc. v. Motorola, Inc., 327 F.
`
`Supp. 2d 687 (E.D. Tex. 2004).
`
`In general, the ’789 Patent, the ’459 Patent, the ’194 Patent, the ’368 Patent, the ’045
`
`Patent, the ’753 Patent, the ’315 Patent, and the ’164 Patent relate to systems in which a first
`
`device (for example a processor) and a decoder/encoder share a common memory. The ’459
`
`Patent abstract recites:
`
`An electronic system provides direct access between a first device and a
`decoder/encoder and a memory. The electronic system can be included in a
`computer in which case the memory is a main memory. Direct access is
`accomplished through one or more memory interfaces. Direct access is also
`accomplished in some embodiments by direct coupling of the memory to a bus,
`and in other embodiments, by direct coupling of the first device and
`
`
`1 The specification of the ’464 Patent is not shared by the other Asserted Patents.
`2
`
`
`
`Ex. 1014 / Page 2 of 51
`
`
`
`decoder/encoder to a bus. The electronic system includes an arbiter for
`determining access for the first device and/or the decoder/encoder to the memory
`for each access request. The arbiter may be monolithically integrated into a
`memory interface of the decoder/encoder or the first device. The decoder may be
`a video decoder configured to decode a bit stream formatted to comply with the
`MPEG-2 standard. The memory may store predicted images which are obtained
`from a single preceding image and may also store intra images. Bidirectional
`images which are directly supplied to a display adapter may be obtained from two
`preceding intra or predicted images.
`
`’459 Patent Abstract.
`
`
`
`The ’464 Patent relates, generally, to a system whereby a decoder, which requires
`
`contiguous blocks of memory, can utilize noncontiguous blocks of the system’s memory. The
`
`’464 patent abstract recites:
`
`A method and apparatus employing a memory management system that can be
`used with applications requiring a large contiguous block of memory, such as
`video decompression techniques (e.g., MPEG 2 decoding). The system operates
`with a computer and the computer's operating system to request and employ
`approximately 500 4-kilobyte pages in two or more noncontiguous blocks of the
`main memory to construct a contiguous 2-megabyte block of memory. The
`system can employ, on a single chip, a direct memory access engine, a
`microcontroller, a small block of optional memory, and a video decoder circuit.
`The microcontroller retains the blocks of multiple pages of the main memory, and
`the page descriptors of these blocks, so as to lock down these blocks of memory
`and prohibit the operating system or other applications from using them. The
`microcontroller requests the page descriptors for each of the blocks, and programs
`a lookup table or memory mapping system in the on-chip memory to form a
`contiguous block of memory. As a result, the video decoder circuit can perform
`operations on a 2-megabyte contiguous block of memory, where
`the
`microcontroller employs the lookup table to translate each 2-megabyte contiguous
`address requested by the video decoder circuit to its appropriate page in the main
`memory. As soon as the video decoding operations are complete, the
`microcontroller releases the blocks of multiple pages of memory back for use by
`the computer.
`
`’464 Patent Abstract.
`
`
`
`3
`
`Ex. 1014 / Page 3 of 51
`
`
`
`APPLICABLE LAW
`
`1. Claim Construction
`
`“It is a ‘bedrock principle’ of patent law that ‘the claims of a patent define the invention
`
`to which the patentee is entitled the right to exclude.’” Phillips v. AWH Corp., 415 F.3d 1303,
`
`1312 (Fed. Cir. 2005) (en banc) (quoting Innova/Pure Water Inc. v. Safari Water Filtration Sys.,
`
`Inc., 381 F.3d 1111, 1115 (Fed. Cir. 2004)). To determine the meaning of the claims, courts start
`
`by considering the intrinsic evidence. Id. at 1313; C.R. Bard, Inc. v. U.S. Surgical Corp., 388
`
`F.3d 858, 861 (Fed. Cir. 2004); Bell Atl. Network Servs., Inc. v. Covad Commc’ns Group, Inc.,
`
`262 F.3d 1258, 1267 (Fed. Cir. 2001). The intrinsic evidence includes the claims themselves, the
`
`specification, and the prosecution history. Phillips, 415 F.3d at 1314; C.R. Bard, Inc., 388 F.3d at
`
`861. Courts give claim terms their ordinary and accustomed meanings as understood by one of
`
`ordinary skill in the art at the time of the invention in the context of the entire patent. Phillips,
`
`415 F.3d at 1312–13; Alloc, Inc. v. Int’l Trade Comm’n, 342 F.3d 1361, 1368 (Fed. Cir. 2003).
`
`The claims themselves provide substantial guidance in determining the meaning of
`
`particular claim terms. Phillips, 415 F.3d at 1314. First, a term’s context in the asserted claim
`
`can be very instructive. Id. Other asserted or unasserted claims can also aid in determining the
`
`claim’s meaning, because claim terms are typically used consistently throughout the patent. Id.
`
`Differences among the claim terms can also assist in understanding a term’s meaning. Id. For
`
`example, when a dependent claim adds a limitation to an independent claim, it is presumed that
`
`the independent claim does not include the limitation. Id. at 1314–15.
`
`“[C]laims ‘must be read in view of the specification, of which they are a part.’” Id.
`
`(quoting Markman v. Westview Instruments, Inc., 52 F.3d 967, 979 (Fed. Cir. 1995) (en banc)).
`
`“[T]he specification ‘is always highly relevant to the claim construction analysis. Usually, it is
`
`
`
`4
`
`Ex. 1014 / Page 4 of 51
`
`
`
`dispositive; it is the single best guide to the meaning of a disputed term.’” Id. (quoting Vitronics
`
`Corp. v. Conceptronic, Inc., 90 F.3d 1576, 1582 (Fed. Cir. 1996)); Teleflex, Inc. v. Ficosa N. Am.
`
`Corp., 299 F.3d 1313, 1325 (Fed. Cir. 2002). This is true because a patentee may define his own
`
`terms, give a claim term a different meaning than the term would otherwise possess, or disclaim
`
`or disavow the claim scope. Phillips, 415 F.3d at 1316. In these situations, the inventor’s
`
`lexicography governs. Id. The specification may also resolve ambiguous claim terms “where the
`
`ordinary and accustomed meaning of the words used in the claims lack sufficient clarity to
`
`permit the scope of the claim to be ascertained from the words alone.” Teleflex, Inc., 299 F.3d at
`
`1325. But, “‘[a]lthough the specification may aid the court in interpreting the meaning of
`
`disputed claim language, particular embodiments and examples appearing in the specification
`
`will not generally be read into the claims.’” Comark Commc’ns, Inc. v. Harris Corp., 156 F.3d
`
`1182, 1187 (Fed. Cir. 1998) (quoting Constant v. Advanced Micro-Devices, Inc., 848 F.2d 1560,
`
`1571 (Fed. Cir. 1988)); see also Phillips, 415 F.3d at 1323. The prosecution history is another
`
`tool to supply the proper context for claim construction because a patent applicant may also
`
`define a term in prosecuting the patent. Home Diagnostics, Inc., v. Lifescan, Inc., 381 F.3d 1352,
`
`1356 (Fed. Cir. 2004) (“As in the case of the specification, a patent applicant may define a term
`
`in prosecuting a patent.”).
`
`Although extrinsic evidence can be useful, it is “‘less significant than the intrinsic record
`
`in determining the legally operative meaning of claim language.’” Phillips, 415 F.3d at 1317
`
`(quoting C.R. Bard, Inc., 388 F.3d at 862). Technical dictionaries and treatises may help a court
`
`understand the underlying technology and the manner in which one skilled in the art might use
`
`claim terms, but technical dictionaries and treatises may provide definitions that are too broad or
`
`may not be indicative of how the term is used in the patent. Id. at 1318. Similarly, expert
`
`
`
`5
`
`Ex. 1014 / Page 5 of 51
`
`
`
`testimony may aid a court in understanding the underlying technology and determining the
`
`particular meaning of a term in the pertinent field, but an expert’s conclusory, unsupported
`
`assertions as to a term’s definition are entirely unhelpful to a court. Id. Generally, extrinsic
`
`evidence is “less reliable than the patent and its prosecution history in determining how to read
`
`claim terms.” Id.
`
`2. Claim Indefiniteness
`
`
`
`Patent claims must particularly point out and distinctly claim the subject matter regarded
`
`as the invention. 35 U.S.C. § 112, ¶ 2. “[I]ndefiniteness is a question of law and in effect part of
`
`claim construction.” ePlus, Inc. v. Lawson Software, Inc., 700 F.3d 509, 517 (Fed. Cir. 2012). A
`
`party challenging the definiteness of a claim must show it is invalid by clear and convincing
`
`evidence. Young v. Lumenis, Inc., 492 F.3d 1336, 1345 (Fed. Cir. 2007).
`
`
`
`The definiteness standard of 35 U.S.C. § 112, ¶ 2 requires that:
`
`[A] patent’s claims, viewed in light of the specification and prosecution history,
`inform those skilled in the art about the scope of the invention with reasonable
`certainty. The definiteness requirement, so understood, mandates clarity, while
`recognizing that absolute precision is unattainable. The standard we adopt
`accords with opinions of this Court stating that “the certainty which the law
`requires in patents is not greater than is reasonable, having regard to their subject-
`matter.
`
`Nautilus, Inc. v. Biosig Instruments, Inc., 134 S. Ct. 2120, 2129–30 (2014) (internal citations
`
`omitted).
`
`3. Construing Claim Terms that Have Previously Been Construed by This Court or
`Other Courts
`
`The Court has construed several of the disputed terms in Parthenon I. Additionally, in
`
`STMicroelectronics the Court construed the ’789 Patent. These constructions do not control but
`
`are instructive and will, at times, provide part of the basis for the Court’s analysis. See Burns,
`
`Morris & Stewart Ltd. P’ship v. Masonite Int’l Corp., 401 F. Supp. 2d 692, 697 (E.D. Tex. 2005)
`
`
`
`6
`
`Ex. 1014 / Page 6 of 51
`
`
`
`(while a previous construction may be instructive and provide the basis of the analysis, the
`
`previous construction is not binding on the court, particularly when there are new parties and
`
`those parties have presented new arguments).
`
`AGREED TERMS
`
`The parties agreed to the following constructions in their joint claim construction chart:
`
`
`
`Term
`“simultaneously accesses the bus”
`“translate”
`
`“algorithmically translate”
`
`“display device”
`
`“display adapter”
`
`
`Agreed Construction
`“accesses the bus at the same time”
`“convert”
`“convert using at least one mathematical
`operation”
`“screen and its circuitry
`“an adaptor that processes images for a display
`device”
`
`Dkt. No. 90-2 at 6-7. The parties have agreed that the following terms require no construction:
`
`“direct memory access (DMA) engine” “direct memory access engine” and “refresh logic.” (Dkt.
`
`No. 78 at 24); (Dkt. No. 86 at 2).
`
`DISPUTED TERMS
`
`1. “bus” (’789 Patent claims 1, 13, 15, 28; ’459 Patent claims 1, 2, 7, 11, 13; ’194 Patent
`claims 1, 2, 9, 11, 16-18, 23; ’368 Patent claims 1, 5, 7, 13, 19, 20, 23; ’045 Patent
`claims 1, 4, 5, 12, 15; ’753 Patent claims 1, 7; ’315 Patent claim 1 and ’164 Patent
`claims 1, 6, 7)
`
`PUMA’s Construction
`No construction necessary.
`
`Alternatively: “a signal line or a set of
`associated signal lines to which a number of
`devices are coupled and over which
`information may be transferred between
`them”
`
`Defendants’ Construction
`“a signal line or set of associated signal lines
`to which a number of devices are directly
`connected and over which information may
`be transferred by only one device at a time”
`
`
`
`
`
`7
`
`Ex. 1014 / Page 7 of 51
`
`
`
`The parties’ dispute whether devices must be “directly” connected to a bus and whether a
`
`bus may only transfer information one device at a time.
`
`Positions of the Parties
`
`
`
`PUMA asserts that the term “bus” is known in the art and does not need construction. Its
`
`alternative construction comes from STMicroelectronics. In STMicroelectronics, the parties
`
`agreed to “a signal or set of signal lines to which a number of devices are coupled and over
`
`which information may be transferred between them.” STMicroelectronics, 327 F. Supp. 2d at
`
`711. PUMA asserts that its construction is consistent with an IEEE extrinsic evidence dictionary.
`
`(Dkt. No. 78 at 6). PUMA further asserts that in a prior art patent, Defendants’ own expert, Dr.
`
`Stone, defined “bus” as “a series of electrical lines interconnecting the modules in the computer.”
`
`(Dkt. No. 78 at 8 (quoting Dkt. No. 78 Ex. L (U.S. Patent No. 5,093,890) at 1:19-21)).
`
`
`
`PUMA contends that the use of intervening components, such as a switch, still renders a
`
`device a “bus.” PUMA cites to the prior art SPARC memory bus, the MBus, and similar buses
`
`that feature switches, tri-state buffers, and multiplexers. (Dkt. No. 78 at 8 (citing Ex. P)). PUMA
`
`notes that Defendants’ expert, Dr. Stone, characterized the MBus tri-state buffer as a switch that
`
`disconnects drivers from the bus. (Id.).
`
`
`
`Defendants assert that the Court’s preliminary construction in Parthenon I is incomplete
`
`because it does not give guidance as to where one bus ends and another bus begins. (Dkt. No. 86
`
`at 3). Defendants contend that this is important because some claims specifically require no more
`
`than one bus. (Id. (citing ’459 Patent claim 1 and ’194 Patent claim 1)). Defendants assert that
`
`applying the Court’s preliminary construction to a complex circuit, one of ordinary skill may
`
`improperly conclude that the entire circuit is one bus. Defendants assert that the phrases “by only
`
`one device at a time” and “directly” address this issue. Defendants assert that these limitations
`
`
`
`8
`
`Ex. 1014 / Page 8 of 51
`
`
`
`are supported by both the intrinsic evidence and the understanding of one skilled in the art in
`
`1996. (Id.).
`
`
`
`As to the phrase “one device at a time,” Defendants contend that a fundamental
`
`characteristic of a bus is that only one device may transfer information at a time. (Id. at 4 (citing
`
`Stone Declaration)). Defendants assert that to prevent contentions on the bus lines, there must be
`
`a mechanism to ensure that only one device is allowed to transfer information at a time. (Id.).
`
`Defendants cite column 12 line 49 to column 13 line 36 of the ’459 Patent as support for
`
`including the phrase “one device” at a time. (Id.) At the oral hearing, Defendants also cited to a
`
`specification table, which disclosed the arbiter functions and states. ’459 Patent 13:15-27.
`
`Defendants state that the arbiter states teach that only one device can gain access to the bus at a
`
`time.
`
`Defendants contend that PUMA has mischaracterized prior art buses such as the MBus.
`
`Defendants state that PUMA states the MBus includes intervening components such as tri-state
`
`buffers and multiplexers. (Id. at 7). Defendants assert, however, that these components are not
`
`part of the bus, but rather, part of the bus interface circuitry that resides within the devices
`
`connected to the bus. (Id. (citing Stone Deposition)). Defendants contend that it is important to
`
`distinguish a bus from the bus interface circuitry within each device.
`
`Defendants claim that this distinction is important because some claims require that
`
`devices be coupled to other devices through an interface. Defendants point to the ’045 Patent
`
`claim 4: “a video decoder configured to be coupled to the main memory via a first bus interface”
`
`and “a central processing circuit configured to be coupled to the main memory via a second bus
`
`interface.” (Id. at 8). Defendants assert that the specification teaches a distinction between a bus
`
`and bus interface circuitry. (Id. (quoting “FIFO 30 is supplied with compressed data from bus 10
`
`
`
`9
`
`Ex. 1014 / Page 9 of 51
`
`
`
`via an interface circuit PCI I/F 39” (’459 Patent 11:59-60, Figure 6) and “bus interface 210 for
`
`any system busses 170 to which it is coupled” (’459 Patent 12:17-18, Figure 7))).
`
`
`
`As to construing “coupled” using the phrase “directly connected,” Defendants assert that
`
`another construction of “coupled” makes it impossible to differentiate between one bus and two
`
`buses. (Id. at 4-5). Defendants assert that PUMA’s construction would render all devices in the
`
`circuit “directly or indirectly” coupled to one another. (Id. at 5). Defendants cite to PUMA’s
`
`color-coded illustration of ‘789 Patent Figure 1c as illustrative.
`
`
`
`(Id. at 6).
`
`Defendants assert that PUMA says that the modem 199 is coupled to the core logic
`
`chipset 190 through a bus 170. (Id.). However, Defendants note that to couple those two devices,
`
`the communication must pass through two buses, the ISA bus 198 and PCI bus 170. Defendants
`
`assert that PUMA’s use of “coupled” would allow the PCI and ISA buses to be viewed as one
`
`bus. (Id.). Defendants assert that this conflicts with the specification and would not be feasible
`
`because the PCI and ISA buses operate under different specifications. (Id.). Defendants assert
`
`
`
`10
`
`Ex. 1014 / Page 10 of 51
`
`
`
`that the modem 199 is configured to communicate over the ISA bus 198, but the modem 199
`
`cannot communicate over the PCI bus 170 without first going through a separate element – the
`
`PCI bridge 192.
`
`Defendants assert that, similarly, the PCI chipset is “directly connected” to the PCI bus
`
`170. Defendants state that the decoder 10 is configured to communicate over the PCI bus 170.
`
`But, in order for the decoder 10 to communicate with the modem 199, the decoder needs to
`
`match the ISA protocol, which is the function of the PCI bridge 192. (Id. at 7). Defendants assert
`
`that only devices that are “directly connected” to a bus may readily transfer information and
`
`communicate on that bus. Finally, at the oral hearing, Defendants cited Ethicon as an example of
`
`a case where the Federal Circuit rejected a meaning for “connected” that included indirect and
`
`direct connections. Ethicon Endo-Surgery, Inc. v. U.S. Surgical Corp., 93 F.3d 1572, 1578 (Fed.
`
`Cir. 1996).
`
`
`
`In reply, PUMA argues that the passage that Defendants have cited in support of using
`
`the phrase “one device at a time” does not show that the phrase should be included in the Court’s
`
`construction. PUMA asserts that the passage does not state a bus can only transfer information
`
`one device at a time, but merely describes an arbiter of one of the preferred embodiments. (Dkt.
`
`No. 88 at 2).
`
`PUMA asserts that Defendants are rewording the “controlled by an arbiter” language that
`
`Defendants included in their original construction. PUMA asserts that the “one device” language
`
`is improper for the same reasons. PUMA contends that not every claim requires an “arbiter” and
`
`for the claims that do, the operation of the arbiter stands separate, apart and distinct from the
`
`term “bus.” (Id.). PUMA asserts that Defendants’ construction would read out any bus that is not
`
`implemented with an arbiter. For example, PUMA asserts that though claim 15 of the ’789
`
`
`
`11
`
`Ex. 1014 / Page 11 of 51
`
`
`
`Patent recites a “bus,” an arbiter limitation is only added in dependent claim 19. (Dkt. No. 78 at
`
`7).
`
`
`
`PUMA further asserts that Defendants’ construction reads out common bus technologies
`
`like split-transaction buses and other bus technologies that can transfer information between
`
`multiple devices at the same time. (Dkt. No. 88 at 2). PUMA asserts that prior art U.S. Patent
`
`4,785,394 (issued Nov. 15, 1988) describes multiple devices that use a bus at the same time. The
`
`prior art patent states: “During the time period which elapses between the read address signal and
`
`the response from the memory, other processors in the computer system are communicating
`
`other signals to other components of the system over the bus.” (Dkt. No. 88 Ex. A, U.S. Patent
`
`4,785,394 1:58-62).
`
`
`
`PUMA also argues that adding the phrase “directly connected” to the Court’s
`
`construction would read out buses that use tri-state buffers, other intervening components, or
`
`switches that disconnect various devices from the bus. PUMA contends that Defendants’
`
`construction would restrict the claim to the most primitive form of a bus and should be rejected.
`
`(Id. at 2-3).
`
`
`
`PUMA contends that Defendants manufactured an argument as to the ISA bus and PCI
`
`bus of Figure 1c of the ’789 Patent being considered one bus under PUMA’s construction.
`
`PUMA asserts that it has never taken such a position. (Id. at 3). PUMA asserts that the Court’s
`
`proposed insertion of “associated” addresses Defendants’ concern. PUMA asserts that a person
`
`of skill in the art would not view the signal lines of the PCI bus and the ISA to be a “set of
`
`associated signal lines.” (Id.).
`
`
`
`At the oral hearing, with regard to the “one device at a time” limitation, much of the
`
`discussion by both parties focused upon the content of extrinsic evidence prior art buses.
`
`
`
`12
`
`Ex. 1014 / Page 12 of 51
`
`
`
`Defendants argued that the extrinsic evidence U.S. Patent No. 4,785,394, cited by PUMA, states
`
`that even in split transaction buses, “[t]he arbitration technique determines which one of the
`
`particular components of the system has exclusive access to the bus at any particular time.” (Dkt.
`
`No. 88 Ex. A, U.S. Patent 4,785,394 1:66-2:1). As to the MBus, Defendants cited to a passage
`
`that indicated that for any given signal, the signal is driven in the same cycle by only one source.
`
`Both parties also discussed four exhibits (Exhibits A-D) filed by PUMA after Defendants
`
`changed their construction in the briefing to include the “one device at a time” limitation. (Dkt.
`
`No. 104, Ex. A-D). Defendants assert that the additional disclosures relate not to buses but rather
`
`to crossbar switches and switch fabrics. Defendants assert that such structures are network
`
`topologies, different from the linear topology of the buses disclosed in the Asserted Patents.
`
`Defendants contend that the patentees could have claimed these network topologies but did not.
`
`PUMA, in response, cited to Ex. A section 2.2 which described what Defendants characterized as
`
`“network topologies” (including the Mercury RACEway) to be a “bus.” (Dkt. No. 104, Ex. A at
`
`203). PUMA also cited to Ex. C which described the RACEway crossbar topology to be a “bus.”
`
`(Dkt. No. 104, Ex. C at 31).
`
`Analysis
`
`Defendants seek with the “one device at a time” limitation, a negative limitation that
`
`excludes certain categories of devices. The use of a negative limitation in the construction of a
`
`claim generally requires support from the intrinsic evidence. See Omega Eng’g, Inc. v. Raytek
`
`Corp., 334 F.3d 1314, 1322-23 (Fed. Cir. 2003) (declining to add a negative limitation when
`
`there was no “express disclaimer or independent lexicography in the written description that
`
`would justify adding that negative limitation”). As to the intrinsic evidence, Defendants only cite
`
`to an embodiment. Defendants do not cite to any disclaimer or disavowal. Even if only a single
`
`
`
`13
`
`Ex. 1014 / Page 13 of 51
`
`
`
`embodiment exists, the preferred embodiment is not inherently required to be read into the
`
`claims. See Arlington Indus., Inc. v. Bridgeport Fittings, Inc., 632 F.3d 1246, 1254 (Fed. Cir.
`
`2011) (“Even where a patent describes only a single embodiment, claims will not be read
`
`restrictively unless the patentee has demonstrated a clear intention to limit the claim scope using
`
`words or expressions of manifest exclusion or restriction.”) (internal citations omitted).
`
`Moreover, Defendants’ construction, in essence, reads the arbiter concept into the “bus”
`
`term. However, as described in the patents, the arbiter is a separate structure that has a separate
`
`function. ’459 Patent Figure 7, 12:49-13:36; ’789 Patent Figure 2, 4:4-11, 9:42-57. The fact that
`
`the specification discloses a separate arbiter and arbitration function is indicative that such
`
`functionality is not inherent in the term “bus.” As pointed out by PUMA, the claims also confirm
`
`that the arbiter function is not inherently part of the claimed bus. Some claims recite the arbiter
`
`and arbitration and some claims do not. See, e.g., ’789 Patent Claims 15 and 19. The intrinsic
`
`record does not teach that buses that allow multiple devices to access at the same time are
`
`excluded.
`
`As to the extrinsic evidence, Defendants rely primarily on the declaration of Dr. Stone.
`
`But PUMA presents contradicting evidence, such as the MBus, U.S. Patent No. 4,785,394, and
`
`Dkt. No. 104 Exhibits A-C.2 On balance, the extrinsic evidence does not require the Court to
`
`construe the “bus” term to include “only one device at a time.” Rather, the evidence indicates
`
`that buses may include tri-state buses, split transaction buses, and “network topology” buses.3 In
`
`
`2 There appears to be a debate between the parties as to the date of Exhibit D. This Order does
`not rely on Exhibit D.
`3With regard to split transaction buses, the dispute shifts to what is meant by “one device at a
`time.” U.S. Patent 4,785,394 teaches that an operation may be split so that for a given memory
`request a read address may be sent and during the time between the read address signal and the
`response from the memory, another device may utilize the bus. (Dkt. No. 88 Ex. A, U.S. Patent
`4,785,394 1:58-62). Thus, during one device’s read operation another device may utilize the bus
`14
`
`
`
`Ex. 1014 / Page 14 of 51
`
`
`
`sum, the Court finds that the extrinsic evidence does not support the negative limitation sought
`
`by Defendants.
`
`
`
`Furthermore, the Court does not accept Defendants’ argument that the claim construction
`
`should include the word “directly.” Whether a device is directly or indirectly connected to a bus
`
`does not change the nature and status of the bus. The examples in the ‘789 Patent are illustrative.
`
`For example, the ’789 Patent describes the structure of Figure 2 as the decoder/encoder 45 being
`
`“coupled to the memory 50 through devices, typically a bus 70.” ’789 Patent 6:29-30. Figure 2
`
`shows that the decoder 45 is indirectly coupled to the memory 50 through an intervening
`
`memory interface 48 and a bus 70. The meaning of the term “bus” and “bus 70” does not change
`
`just because the memory interface 48 separates the bus 70 and the decoder 45. Other figures are
`
`illustrative. Decoder 10 may be directly connected to PCI bus 170 such as in Figure 1c of the
`
`’789 Patent. Alternatively, the decoder/encoder 45 may be indirectly connected to the PCI bus
`
`170 through a PCI bus interface 210 such as shown in Figure 4 of the ’789 Patent. These
`
`variations do not impact whether the PCI bus 170 is a bus. Indeed, Defendants’ proposed
`
`construction would exclude disclosed configurations such as ’789 Patent Figure 2 where the
`
`decoder is indirectly connected to the bus. Constructions that exclude a disclosed embodiment
`
`are rarely correct. On-Line Techs., Inc. v. Bodenseewerk Perkin-Elmer GmbH, 386 F.3d 1133,
`
`1138 (Fed. Cir. 2004).
`
`
`
`Finally, Defendants’ citation to Ethicon as support for including the word “directly” is
`
`not persuasive. First, the Court noted that Ethicon dealt with the narrower term “connected” not
`
`“coupled.” Ethicon, 93 F.3d at 1578. Second, Ethicon states that the context of a term’s usage in
`
`the intrinsic evidence is highly relevant to claim construction. See id. (“We acknowledge that the
`
`
`during the response time. Defendants’ construction creates ambiguity as to whether such
`operations are “one device at a time” or two devices at a time.
`15
`
`
`
`Ex. 1014 / Page 15 of 51
`
`
`
`term ‘connected to’ could, in other contexts, be broadly construed.”). Here, as discussed above,
`
`the specification teaches that devices may be coupled to the bus through indirect connections
`
`which include an intervening component.
`
`
`
`Finally, the Court rejects Defendants’ argument that, under PUMA’s construction, one
`
`skilled in the art would consider the PCI bus and ISA bus (and in fact the entire circuit) to be one
`
`bus. First, the patents clearly state these structures are different buses. Second, as noted in
`
`Parthenon I, in prosecution, the Applicants distinguished the memory bus 108 and the PCI bus
`
`120 of Lambrecht. Specifically, Applicants distinguished the Lambrecht buses as being two
`
`separate buses. As shown in the patents and the prosecution history, the “set of signal lines” is
`
`not just any lines chosen randomly to form “a set.” Rather, the “set” is a set of “associated” lines,
`
`for example the PCI bus lines, ISA bus lines, or memory bus lines, each being a separate set. The
`
`Court’s construction requires the set of signal lines to be “a set of associated signal lines.” This
`
`addresses the argument of Defendants.
`
`
`
`The Court construes “bus” to mean “a signal line or a set of associated signal lines
`
`to which a number of devices are coupled and over which information may be transferred
`
`between them.”
`
`Defendants’ Construction
`“bus [as construed] that connects directly with
`a memory”
`
`
`
`
`
`2. “memory bus” (’164 Patent claims 1, 6, 7)
`PUMA’s Construction
`No construction necessary.
`
`Alternatively: “a signal line or a set of
`associated signal lines to which a number of
`devices, including a memory, are coupled and
`over which information may be transferred”
`
`The primary issue in dispute between the parties is whether a memory bus requires a
`
`direct connection.
`
`
`
`16
`
`Ex. 1014 / Page 16 of 51
`
`
`
`Positions of the Parties
`
`
`
`PUMA asserts that a person skilled in the art would understand that a memory bus is a
`
`bus that is coupled to a memory. (Dkt. No. 88 at 4). PUMA asserts that Defendants’ use of
`
`“connects directly” would read out common buses that include intervening components or
`
`interfaces, such as the MBus. PUMA asserts that nothing in the specification suggests that the
`
`patentee intended to restrict the generic term “memory bus” in such a narrow fashion. (Dkt. No.
`
`78 at 9).
`
`
`
`Defendants contend that the specification shows memory buses that are connected
`
`directly to memory. (Dkt. No. 86 at 9 (citing ’459 Patent