Curriculum Vitae
`
`
`
`Robert W. Horst, Ph.D.
`
`
`
`Expertise
`
` 
`
` Computer design and architecture
` Fault tolerant computing
` CPU, cache and memory design
`
`I/O and storage subsystems
` High speed networks
`
`
`
`
` Performance evaluation
` Hardware testing
` Patents and intellectual property
` Robotics and motor control
` Power electronics
`
`Professional Summary
`
`From:
`To:
`
`
`
`2001
`Present
`Position:
`
`
`HT Consulting
`San Jose, CA
`Independent consultant
` Worked with startups, VC firms, established companies and law
`firms on architectural definition of new products, design reviews,
`technical due diligence on potential investments, identification
`and protection of intellectual property and litigation support.
` Testified as an expert witness in patent and technology litigation.
`
`AlterG
`2013
`Fremont, CA
`2015
`Position: Chief Technology Officer, Robotics
` Continued the development of the AlterG Bionic Leg after
`
`Tibion was acquired by AlterG in April, 2013.
` Designed power systems, control electronics, and embedded
`firmware of AlterG Anti-Gravity treadmills.
`
`Tibion Corporation
`2001
`Sunnyvale, CA
`2013
`Position: Founder / VP of R&D / CTO
`
`
`Inventor of the Tibion Bionic Leg, the first wearable robotic
`device for assistance and rehabilitation of those with impaired
`mobility.
` Developed electronics, control algorithms, software and
`mechanics from conception through production of 100+ units.
` Formulated and executed IP strategy.
`
`From:
`To:
`
`
`
`
`From:
`To:
`
`
`
`
`
`Resume of Robert W. Horst, Ph.D.
`Printed: 04/12/16
`
`
`
`Page 1
`
`0001
`
`Volkswagen 1010
`
`

`
`
`
`From:
`To:
`
`
`
`From:
`To:
`
`
`
`From:
`To:
`
`
`
`From:
`To:
`
`
`Curriculum Vitae
`
`
`Network Appliance, Inc.
`2002
`Sunnyvale, CA
`2003
`Position: Technical Director
`
`Investigated processor and interconnect options for future
`generations of network-attached storage subsystems.
` Represented Network Appliance in the PCI Express Advanced
`Switching working group.
`
`3ware, Inc.
`1999
`Mountain View, CA
`2001
`Position: Vice President, Research & Technology
`
`Initiated and lead a project that resulted in industry’s first
`Ethernet Storage Area Network storage subsystem. Enhanced
`the company’s patent position with 10 new patent applications.
` Developed a novel disk mirroring architecture and helped the
`company to grow from 15 to over 100 people. Participated in
`fund raising activities and prototype development.
`
`Tandem Computers / Compaq Computers
`1980
`Cupertino, CA
`1999
`Position: Technical Director
` Created new fault-tolerant system architectures and designed
`several generations of fault-tolerant mainframes used in banking,
`stock exchanges, and commerce.
` Co-founded Tandem Labs. Initiated internal projects and started
`several joint research projects with universities.
` Lead the architecture of the ServerNet System Area Network.
`Wrote technical papers and made numerous presentations to
`technical audiences and customers.
` Conceived of the architecture and lead the design of the
`NonStop Cyclone superscalar processor. Filed applications
`resulting in the industry's first superscalar patents.
` Lead the development of the NonStop TXP fault-tolerant CPU.
`
`Hewlett-Packard Co.
`1976
`Cupertino, CA
`1980
`Position: Development Engineer
` Designed the micro-sequencer and cache of the HP3000 Series
`64 processor.
` Designed a test system using pseudo-random scan and signature
`analysis.
`
`Resume of Robert W. Horst, Ph.D.
`Printed: 04/12/16
`
`
`
`Page 2
`
`0002
`
`

`
`Curriculum Vitae
`
`
`
`Litigation Support Experience
`
`Served as a testifying and consulting expert witness on patent cases related to systems,
`processors and storage. Served as a consulting expert on class-action and defective
`product cases. Further details furnished on request.
`
`Patents
`
`
`#
`79
`78
`77
`76
`75
`74
`73
`72
`71
`70
`69
`68
`67
`66
`65
`64
`63
`62
`61
`60
`59
`58
`57
`56
`55
`54
`53
`
`52
`51
`
`TITLE
`PAT. NO.
`9,131,873 Foot pad device and method of obtaining weight data
`8,679,040
`Intention-based therapy device and method
`8,639,455 Foot pad device and method of obtaining weight data
`8,353,854 Methods and devices for moving a body joint
`8,274,244 Actuator system and method for extending a joint
`8,058,823 Actuator system with a multi-motor assembly for extending and
`flexing a joint
`7,811,189 Deflector Assembly
`7,648,436 Rotary Actuator
`7,537,573 Active muscle assistance device and method
`7,521,836 Electrostatic actuator with fault tolerant electrode structure
`7,484,038 Method and apparatus to manage storage devices
`7,468,982 Method and apparatus for cluster interconnection using multi-port
`nodes and multiple routing fabrics
`7,365,463 High torque motor
`7,239,065 Electrostatic actuator with fault tolerant electrode structure
`6,966,882 Active muscle assistance device and method
`6,950,428 System and method for configuring adaptive sets of links between
`routers in a system area network (SAN)
`6,924,780 Spatial display of disk drive activity data
`6,775,794 Use of activity bins to increase the performance of disk arrays
`6,753,878 Parallel pipelined merge engines
`6,751,757 Disk drive data protection using clusters containing error detection
`sectors
`6,650,533 Pluggable drive carrier assembly
`6,646,984 Network topology with asymmetric fabrics
`6,631,131 Transpose table biased arbitration scheme
`6,591,339 Methods and systems for selecting block sizes for use with disk
`arrays
`6,591,338 Methods and systems for mirrored disk arrays
`6,567,892 Use of activity bins to increase the performance of disk arrays
`6,549,977 Use of deferred write completion interrupts to increase the
`performance of disk operations
`6,516,032 First-order difference compression for interleaved image data in a
`high-speed image compositor
`6,496,940 Multiple processor system with standby sparing
`
`Resume of Robert W. Horst, Ph.D.
`Printed: 04/12/16
`
`
`
`Page 3
`
`0003
`
`

`
`Curriculum Vitae
`
`
`5,964,835
`
`6,487,633 Methods and systems for accessing disks using forward and reverse
`seeks
`6,484,235 Methods and systems for dynamically distributing disk array data
`accesses
`6,424,655 Transpose table-biased arbitration
`6,424,523 Pluggable drive carrier assembly
`6,266,765 Computer architecture capable of execution of general purpose
`multiple instructions
`6,233,702 Self-checked, lock step processor pairs
`6,157,967 Method of data communication flow control in a data processing
`system using busy/ready commands
`6,092,177 Computer architecture capable of execution of general purpose
`multiple instructions
`6,009,506 Computer architecture capable of concurrent issuance and execution
`of general purpose multiple instructions
`Storage access validation to data messages using partial storage
`address data indexed entries containing permissible address range
`validation for message source
`5,930,275 Clock error detection circuit
`5,918,032 Computer architecture capable of concurrent issuance and execution
`of general purpose multiple instructions
`5,914,953 Network message routing using routing table information and
`supplemental enable information for deadlock prevention
`Interrupts between asynchronously operating CPUs in fault tolerant
`5,890,003
`computer system
`5,867,501 Encoding for communicating data and commands
`5,838,894 Logical, fail-functional, dual central processor units formed from
`three processor units
`5,765,007 Microinstruction sequencer having multiple control stores for
`loading different rank registers in parallel
`5,758,113 Refresh control for dynamic memory in multiple processor system
`5,752,064 Computer architecture capable of concurrent issuance and execution
`of general purpose multiple instructions
`5,751,932 Fail-fast, fail-functional, fault-tolerant multiprocessor system
`5,742,135 System for maintaining polarity synchronization during AMI data
`transfer
`5,710,549 Routing arbitration for shared resources
`5,694,121 Latency reduction and routing arbitration for network message
`routers
`5,675,579 Method for verifying responses to messages using a barrier message
`5,628,024 Computer architecture capable of concurrent issuance and execution
`of general purpose multiple instructions
`5,574,941 Computer architecture capable of concurrent issuance and execution
`of general purpose multiple instruction
`5,574,933 Task flow computer architecture
`
`
`
`50
`
`49
`48
`47
`46
`45
`44
`
`43
`
`42
`
`41
`
`40
`39
`
`38
`
`37
`36
`35
`
`34
`33
`32
`31
`30
`29
`28
`27
`26
`
`25
`24
`
`Resume of Robert W. Horst, Ph.D.
`Printed: 04/12/16
`
`
`
`Page 4
`
`0004
`
`

`
`Curriculum Vitae
`
`
`5,404,550 Method and apparatus for executing tasks by following a linked list
`of memory packets
`5,390,355 Computer architecture capable of concurrent issuance and execution
`of general purpose multiple instructions
`5,384,906 Method and apparatus for synchronizing a plurality of processors
`5,353,436 Method and apparatus for synchronizing a plurality of processors
`5,329,629 Apparatus and method for reading, writing, and refreshing memory
`with direct virtual or physical access
`5,317,726 Multiple-processor computer system with asynchronous execution
`of identical code streams
`5,287,472 Memory system using linear array wafer scale integration
`architecture
`5,239,641 Method and apparatus for synchronizing a plurality of processors
`Cell structure for linear array wafer scale integration architecture
`with capability to open boundary I/O bus without neighbor
`acknowledgement
`Fault-tolerant computer with three independently clocked processors
`asynchronously executing identical code that are synchronized upon
`each voted access to two memory modules
` Refresh control for dynamic memory in multiple processor system
`5,146,589
`5,075,844 Paired instruction processor precise exception handling mechanism
`Method and apparatus for recovering from an incorrect branch
`prediction in a processor that executes a family of instructions in
`parallel
`5,034,964 N:1 time-voltage matrix encoded I/O transmission system
`5,016,208 Deferred comparison multiplier checker
`4,872,109 Enhanced CPU return address stack
`4,823,252 Overlapped control store
`4,800,486 Multiple data patch CPU architecture
`4,754,396 Overlapped control store
`4,636,943 Enhanced CPU microbranching architecture
`4,618,956 Method of operating enhanced alu test hardware
`4,574,344 Entry control store for enhanced CPU pipeline performance
`4,571,673 Enhanced CPU microbranching architecture
`
`5,203,005
`
`5,193,175
`
`5,072,364
`
`
`
`23
`
`22
`21
`20
`19
`
`18
`
`17
`16
`
`15
`
`14
`
`13
`12
`
`11
`
`10
`9
`8
`7
`6
`5
`4
`3
`2
`1
`
`
`Education
`
`1991 University of
`Illinois
`
`1978 University of
`Illinois
`
`Ph.D., Computer Science. Design and simulation of a massively
`parallel, multi-threaded task flow computer.
`
`M.S., Electrical Engineering. Design, construction and debugging
`of a shared memory parallel microprocessor system.
`
`1975 Bradley University B.S., Electrical Engineering. Summa Cum Laude.
`
`
`Resume of Robert W. Horst, Ph.D.
`Printed: 04/12/16
`
`
`
`Page 5
`
`0005
`
`

`
`Curriculum Vitae
`
`
`
`Publications
`
`Bionics
`
`R. Horst, "FlexCVA: A Continuously Variable Actuator for Active Orthotics," Proc.
`28th Annual International Conf. of the IEEE Engineering in Medicine and Biology
`Society, Aug., 2006.
`
`R. Horst, “A Bio-Robotic Leg Orthosis for Rehabilitation and Mobility
`Enhancement,” Proc. 31st Annual International Conf. of the IEEE Engineering in
`Medicine and Biology Society, Sept, 2009.
`
`J. Vose,; A. McCarthy, E. Tacdol, R. Horst., “Optimization of Lower Extremity
`Kinetics During Transfers Using a Wearable, Portable Robotic Lower Extremity
`Orthosis: a Case Study,” Int’l Conf. NeuroRehabilitation, Toledo, Spain, Nov. 14-16,
`2012.
`
`J. Vose,; A. McCarthy, E. Tacdol, R. Horst., “Modification of Lower Extremity
`Kinetic Symmetry During Sit-to-Stand Transfers Using a Robotic Leg Orthosis with
`Individuals Post-Stroke,” Int’l Conf. NeuroRehabilitation, Toledo, Spain, Nov. 14-16,
`2012.
`
`Fault Tolerance
`
`R. Horst, "Reliable Design of High-speed Cache and Control Store Memories," Proc.
`19th Int. Symp. Fault-Tolerant Computing, June 1989.
`
`J. Bartlett, W. Bartlett, R. Carr, D. Garcia, J. Gray, R. Horst, R. Jardine, et al., "Fault
`Tolerance in Tandem Computer Systems," in Reliable Computer Systems, D. P.
`Siewiorek and R. S. Swarz, Eds., Bedford, MA: Digital Press, 1992.
`
`
`R. Horst, D. Jewett, D. Lenoski, "The Risk of Data Corruption in Microprocessor-based
`Systems," Proc. 23rd International Symposium on Fault-tolerant Computing, June 1993.
`
`R. Horst, "Massively Parallel Systems You Can Trust," COMPCON Digest of Papers,
`San Francisco, CA, Feb. 28-March 4, 1994.
`
`W. E. Baker, et al., "A Flexible ServerNet-based Fault-Tolerant Architecture," in Proc.
`25th Int. Symp. Fault-Tolerant Computing, Pasadena, CA, June 27-30 1995.
`
`CPU Architecture
`
`R. Horst, "A Linear-Array WSI Architecture for Improved Yield and Performance," in
`Proc. Int. Conf. WSI, San Francisco, CA, pp. 85-91, Jan. 1990.
`
`
`Resume of Robert W. Horst, Ph.D.
`Printed: 04/12/16
`
`
`
`Page 6
`
`0006
`
`

`
`Curriculum Vitae
`
`
`
`R. Horst, "Task Flow Computer Architecture," in Proc. Int. Conf. Parallel Processing,
`Vol. I, pp. 533-540, Aug. 1990.
`
`R. Horst, "Task Flow: A Novel Approach to Fine-grain Wafer-scale Parallel Computing,"
`Coordinated Science Lab. Report CRHC-91-15, University of Illinois, April 1991.
`
`R. Horst, R. Harris, and R. Jardine, "Multiple Instruction Issue in the NonStop Cyclone
`Processor," in Proc. 17th Int. Symp. Computer Architecture, May 1990.
`
`R. W. Horst, "Task-Flow Architecture for WSI Parallel Processing," Computer, vol. 25,
`no. 4, pp. 10-18, April 1992.
`
`Storage
`
`J. Gray, B. Horst, and M. Walker, "Parity striping of disk arrays: Low cost reliable
`storage with acceptable throughput," in Proc. 16th Int. Conf. on Very Large Databases,
`Brisbane, Australia, pp. 148-161, Aug. 1990.
`
`R. Horst, J. McDonald, B. Alessi, “Beyond RAID: An Architecture for Improving PC
`Fault Tolerance and Performance, Digest of Fast Abstracts, 29th Int. Symp. Fault-
`Tolerant Computing, June 1999.
`
`R. Horst, “TwinStor Technology: A Compelling Case for Multiple Drives in PCs, Servers
`and Workstations,” 3ware Technical Report TR-1999-2, 3ware, Inc., August 1999.
`
`L. Chung, J. Gray, B. Worthington, R. Horst, “Study of Random and Sequential IO on
`Windows 2000™”, http://research.microsoft.com/BARC/Sequential_IO/.
`
`
`R. Horst, “Storage Networking: The Killer Application for Gigabit Ethernet,” dmDirect
`Business Intelligence Newsletter, http://www.dmreview.com. April 20, 2001.
`
`R. Horst, “IP Storage and the CPU Consumption Myth,” proc. IEEE International
`Symposium on Network Computing and Applications (NCA2001), October 2001.
`
`Networks
`
`R. Horst, "TNet: A Reliable System Area Network," IEEE Micro, vol. 15, no. 1, pp. 37-
`45, February 1994.
`
`
`R. Horst, "ServerNet Deadlock Avoidance and Fractahedral Topologies," in Proc. 10th
`Int'l Parallel Processing Symposium, Honolulu, Hawaii, pp. 274-280, 1995.
`
`R. Horst and D. Garcia, "ServerNet SAN I/O Architecture," Proc. Hot Interconnects V,
`August 1997.
`
`
`Resume of Robert W. Horst, Ph.D.
`Printed: 04/12/16
`
`
`
`Page 7
`
`0007
`
`

`
`Curriculum Vitae
`
`
`
`R. Horst, "A Fault Model for System Area Networks," FTCS-28 Fast Abstract, June
`1998.
`
`D.R Avresky, V. Shurbanov, R. Horst, “The effect of router arbitration policy on
`scalability of ServerNet Topologies,” Microprocessors and Microsystems 21, pp 545-561,
`1998.
`
`D.R Avresky, V. Shurbanov, R. Horst, W. Watson, L. Young, D. Jewett. “Performance
`Modeling of ServerNet SAN Topologies,” Journal of Supercomputing, V. 14, pp. 19-37,
`1999.
`
`D.R Avresky, V. Shurbanov, R. Horst, “Optimizing router arbitration in point-to-point
`networks,” Computer Communications, 22, pp 608-620, 1999.
`
`D.R Avresky, V. Shurbanov, R. Wilkinson, R. Horst, W. Watson, L. Young, “ Maximum
`delivery time and hot spots in ServerNet topologies, Computer Networks 31, pp. 1891-
`1910, 1999.
`
`A. Hossain, S. Kang, R. Horst, “ServerNet and ATM Interconnects: Comparison for
`Compressed Video Transmission,” Journal of Communications and Networks, V. 1 No.
`2, June 1999.
`
`Professional Associations and Achievements
`
`IEEE Fellow. Elected “for contributions to the architecture and design of fault tolerant
`systems and networks,” 2001
`
`Compaq Key Patent Award for patent 5,751,932 - Fail-fast, fail-functional, fault-tolerant
`multiprocessor system, 2002.
`
`Distinguished Alumni Award for “Pioneering Contributions to Fault-tolerant Computer
`Architecture,” University of Illinois department of Electrical and Computer Engineering,
`1998.
`
`2013 IEEE/IFR Invention & Entrepreneurship Award. Cited for "A breakthrough
`product for rehabilitation of stroke patients at an affordable price, and offering a
`compelling story of an entrepreneurial journey with typical ups-and-downs culminating
`in a successful business"
`
`2014 Selected as one of the 50 innovators from the 50-year history of the University of
`Illinois Computer Science department who has made important contributions to the
`computing field and society at large.
`
`Daniel A. Slotnick Award for Most Original Paper, ICPP, 1990
`
`
`Resume of Robert W. Horst, Ph.D.
`Printed: 04/12/16
`
`
`
`Page 8
`
`0008
`
`

`
`Curriculum Vitae
`
`
`
`Program Committees: Int. Symposium on Fault Tolerant Computing (FTCS) 1991, 1997,
`1999. Dependable Systems and Networks (DSN 2002). Int. Symposium on Network
`Computing and Applications (NCA) 2001, 2003, IEEE Workshop on Fault-Tolerant
`Parallel, Distributed and Network-Centric Systems 2004, Workshop on System Area
`Networks 2004.
`
`Tibion Awards:
`2005 Grand Prize Winner, Boomer Business Plan Competition.
`2008 Silicon Valley Emerging Technology Award (ETA) for Medical Devices
`2010 Medical Design Excellence Award (MDEA)
`
`
`
`
`Resume of Robert W. Horst, Ph.D.
`Printed: 04/12/16
`
`
`
`Page 9
`
`0009
`
`

`
`Curriculum Vitae
`
`
`
`Robert W. Horst, Ph.D.
`
`Litigation Support Experience 1/1/2012 - 4/10/2016
`
`Served as a testifying and consulting expert witness on patent cases related to systems,
`processors, networks and storage.
`
`
`
`Gibson, Dunn & Crutcher
`2014
`Acqis v. EMC, IPR2014-01469
`Case:
`Patent case related to computer system design
`Project:
`Testimony: Declaration
`
`
`2014
`Fish & Richardson
`Memory Integrity v. Apple et al., IPR2015-00159, IPR2015-
`Case:
`00161, IPR2015-00163, IPR2015-00172
`Patent case related to computer system design
`Project:
`Testimony: Expert declaration, deposition
`
`
`2014
`Kirkland & Ellis
`Safe Storage v. VMware, IBM, Oracle, IPR 2014-00949
`Case:
`Computer storage patent Inter Partes Review
`Project:
`Testimony: Expert declaration, deposition
`
`Fish & Richardson
`2014
`Safe Storage v. VMware, IBM, Oracle IPR2014-00901
`Case:
`Computer storage patent Inter Partes Review
`Project:
`Testimony: Expert declaration
`
`Baker Botts
`2012
`Acceleron v. Dell, IPR2013-00440
`Case:
`Computer system patent Inter Partes Review
`Project:
`Testimony: Expert report, deposition
`
`
`2012
`Fish & Richardson
`MicroUnity Systems Engineering v. Apple, et al.
`Case:
`Project:
`Expert on CPU and system patents
`Testimony: Expert report
`
`DLA Piper
`2012
`Arteris v. Sonics
`Case:
`Computer system patent Inter Partes Reexam
`Project:
`Testimony: Expert declarations
`
`
`
`Date:
`
`
`
`
`Date:
`
`
`
`
`
`Date:
`
`
`
`
`Date:
`
`
`
`
`Date:
`
`
`
`
`Date:
`
`
`
`
`Date:
`
`
`
`
`
`Robert W. Horst, Ph.D.
`Printed: 04/12/16
`
`
`
`Page 10
`
`0010