United States Patent 11
`4,390,898
`[11]
`
` Bondet al. [45] Jun, 28, 1983
`
`
`54)
`
`SCRAMBLING AND UNSCRAMBLING
`
`ba VIDEO SIGNALS IN A PAY TV SYSTEM
`[75]
`Inventors:
`John A. Bond; Yuan-Lu Li, both of
`Ottawa; Leslie J. Crane, Nepean,all
`of Canada
`[73] Assignee: Northern Telecom Limited, Montreal,
`[21] Appl. No.: 246,878
`:
`Mar. 23, 1981
`[22] Filed:
`[SU] mt, CES eeeceectssceeresesnenneecenesnenessees HO4N 7/16
`[52] US. Che ceseessscesnecsnseressecsne 358/119; 358/120;
`358/123
`[58] Field of Search ...........0 358/119, 120, 122, 123
`[56]
`References Cited
`U.S. PATENT DOCUMENTS
`
`2/1961 Ridenouret al. .......--.- 358/123
`2,972,008
`
`5/1965 Courtet al.
`«. 178/5.1
`3,184,537
`3,313,880 4/1967 Bass........
`w. 1785.1
`
`3,813,482
`5/1974 Blonder ............ccseetesseenseree 178/5.1
`4,081,832
`3/1978 Sherman ......scersessssereeeers 358/124
`
`4,163,254
`7/1979 Blocketal.
`.. 358/122
`
`4,266,243
`5/1981 Shutterly ....
`... 358/120
`4,333,107
`6/1982 McGuire....
`we 358/122
`4,338,628
`7/1982 Payneet al... 358/122
`
`OTHER PUBLICATIONS
`NASATech Brief, vol. 3, No. 1, MSC-16843, Spring
`1978.
`.
`Primary Examiner—S. C. Buczinski
`Attorney, Agent, or Firm—R. Haley Haley
`157]
`ABSTRACT
`A scrambler scrambles a video signal by replacing its
`vertical intervals with dummy video signal lines, and
`separately providing information relating to the timing
`of the replaced vertical intervals. This information is
`encoded using an encryption key andis distributed with
`the scrambled video signal by modulation of the hori-
`zontal sync. pulses of the scrambled video signal. An
`unscrambler derives the information from the horizon-
`tal syne. pulses, which it regenerates, and decodes the
`information and usesit to generate a vertical interval of
`correct timing to replace the dummylines of the scram-
`bled video signal, thereby producing an unscrambled
`video signal reproducible on a conventional TV re-
`ceiver. The scrambling is further enhanced by varying
`the number of dummy lines which are used to replace
`different vertical intervals, thereby producing a video
`signal of variable field length, which is not susceptible
`of recording.
`
`16 Claims, 9 Drawing Figures
`
`nouns fe———— FIELD» ———»+»————FIELD ns} ———»}o————— FIELD ns ———>}
`
`AME bot
`
`anes pete FIELD) FIELD n¢| ———>}e——_FIELD 42 —————>]
`ty
`“A may Be
`el gay he
`md avg) HE
`Je|v[eye]nose[rivfe[c]noise[rjvjefe]soerive)
`(n4}
`(ne5 )
`
`pata
`
`/ ~ ——_
`
`VERTICAL
`NOISE
`CHECK
`PROGRAM
`TIMING
`REFERENCE
`WoRD(R)|patacy)|DATA(P)|BITSIC)
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 1
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 1
`
`

`

`
`
`
`
`USS. Patent |_—Sheet 1 of 6Jun. 28,1983 4,390,898
`
`
`
`
`PROGRAM
`SOURCE
`
`
`
`
`
`CHANNEL
` TRANSMITTER
`
`CONVERTER
`
`
`
` SCRAMBLER
`SCRAMBLED
`
`VIDEO
`
`
`UNSCRAMBLER
`
`
`ENCRYPTION
`
`& PROGRAM
`DATA
`INTERFACE
`
`
`
`
`
`2/
`
`CONTROL ,DATA
`COLLECTION,
`& BILLING
`
`CENTRE
`
`
`22
`
`INTERFACE
`
`TELEPHONE
`CENTRAL
`OFFICE
`
`/8
`
`FIG.
`
`|
`
`90
`
`
`
`PROGRAM
`SOURCE
`
`TO TRANSMITTER
`
`
`
`
`
`SCRAMBLED
`CONTROL
`
`SELECTOR
`& SYNC.
`
`
`
`
`GENERATOR
`
`VIDEO
`
`BLANKING
`
` 9
`LEVEL
`
`
`
` DATA
`PROCESSOR
`
`
`
`
`FIG. 9
`
`DATA FROM
`INTERFACE
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 2
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 2
`
`

`

`U.S. Patent
`
`Jun. 28, 1983
`
`Sheet 2 of 6
`
`4,390,898
`
`VIDEO
`INPUT
`
`SCRAMBLED
`VIDEO
`
`
`
`
`FILTER &
` FILTER
`
`EQUALIZER
`
`
`
`OUTPUT
`
`
`LATCH & |
`D-A
`& LATCH 5
`5
`|eves
`
`
`2 OZ
`
`WON
`
`SELECTOR
`
`202
`
`A-D
`
`CONVERTER
`
`
`
`
`
`
`
`
`
`DATA
`
`
`
`CONTROL
`TIMING
`
`PROCESSOR
`CIRCUIT
`EXTRACTOR
`
`
`
`
`205
`DATA FROM
`INTERFACE
`
`FIG. 2
`
`VIDEO
`IN
`
`ff
`
`=
`o/E
`
`
`
`SYNC
`
`
`LINE
`
`FIELD
`
`f=lOfb
`
`f5=4fb
`fl=fs/I3
`
`fh
`
`NG
`
`30!
`
`SEPARATOR
`COUNTER a COUNTER
`
`
`
`
`BURST
`EXTRACTOR
`PLL.&
`
`
`
` 300
`FREQUENCY
`DIVIDERS
`
`
`
`302
`
`FIG: 3
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 3
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 3
`
`

`

`U.S. Patent
`
`Jun. 28, 1983
`
`Sheet 3 of 6
`
`4,390,898
`
`(A)viva
`
`ONIWOONI
`
`10¢
`
`WLI9IG
`
`OAGIA
`
`OQFITSWNVYOS
`
`O3AGIA
`
`JSION3su3| |(emu)wey(2A)St—|Yb
`
`yaLsioaYySU3LUSANODO3QIASWvY8i|TaINSaa1awvyos
`
`
`je2+007314————»}-<ex—_____+09313—————>=~4aal4———
`
`LNd.Lnoyaisiogy
`
`
`WLISIGLJIHSWLL/194
`
`
` 0||}z+81314————=+01314——_——_—}<——-90.71315———>}|
`ObOOFCOV
`
`JOYLNOD8SSSYydQV
`
`LINDYIDYLNOD
`
`WOYSSTWNSIS
`3su3|Siig
`WvH90ud
`(d)vVLVa
`avoligaa|ZONauasaY
`ONIWIL
`bvSls
`
`viva
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 4
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 4
`
`
`
`
`
`
`
`

`

`HiLIHS7"Nud
`G26fon}228
`SaraOe
`
`ua1S19ay304NOS
`yOSssz00udOYDIN
`osIiaot394°||008
`—so;LINAAYOWSWOLSIVNOIS
`Y3.LNNOS7pSHOLWT
`
`LC)82G
`
`902
`
`YYOL9313S
`
`OL
`
`d014
`
`a929
`
`us
`
`HIG
`
`o
`
`LdNdy3iNi
`
`JOULNOS8SS3YdaV
`
`¥0L9313S
`
`ssayqayv
`
`U.S. Patent
`
`Jun. 28, 1983
`
`Sheet 4 of 6
`
`4,390,898
`
`
`GYOM3ON3Y¥a43uUE°
`
`
`ureneat8Svswoex9
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 5
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 5
`
`
`

`

`
`
`U.S. Patent—sun.28, 1983 Sheet 5 of 6 4,390,898
`
`
`
`INTERRUPT
`
`
`
`
`4 READ 1
`SELECT
`
`
`606
`
`
`FIELD n
`
`OUTPUT DATA
`FOR FIELD ne2
`TO LATCH 523
`
`READ O/E,R.N.
`SOURCE, & ENC.
`KEY,P. DATA,
`& REF. WORD
`FROM LATCHES
`524
`
`CALCULATE,
`FORFIELOnes,
`.
`DATA & OFFSETS
`& ADDRESSES
`FOR LATCHES
`
`ENCODE AND
`FORMAT DATA
`ORM
`
`CLEAR FLAG
`
`RETURN
`
`SET N/V=I
`
`SET N/V=0
`
`
`
`OUTPUT N/V,
`OUTPUT N/V,
`
`OFFSET TO
`OFFSET TO
`
`
`LATCH 5II
`LATCH 510
`
`& ADDRESS
`& ADDRESS’
`
`TO LATCH
`TO LATCH
` 515 515
`
`
`
`
`
`READ START
`ADDRESS FROM
`LATCH 520.
`SET FLAG
`
`
`
`
`FIG. 6
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 6
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 6
`
`

`

`U.S. Patent
`
`Jun. 28, 1983
`
`Sheet 6 of 6
`
`4,390,898
`
`R.F.
`
`INPUT
`
`MODULATOR
`& VSB
`FILTER
`
`800°
`
`R.F. OUTPUT
`
`807—-|
`
`SELECTOR
`
`808
`
`829
`
`
`H. SYNC.
`
` SEPARATOR
`TIMING
`
`CIRCUIT
`
`SHIFT |
`
`se
`
`LATCH
`
`
`
`
`
`MICROPROCESSOR 4|.
`
`
`
`
`
`
`803
`
`
`BID
`
`REF.
`WORD
`
`DEVICE
`CODE
`
`COUNTER
`CK
`
`LATCH
`
`PROGRAM MONTHLY
`DATA
`CODE
`
`Ig
`
`824
`
`FIG. 8
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 7
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 7
`
`

`

`1
`
`4,390,898
`
`SCRAMBLING AND UNSCRAMBLING VIDEO
`SIGNALS IN A PAY TV SYSTEM
`
`This invention relates to subscription television (pay
`TV) systems, and is particularly concerned with a
`method of and apparatus for scrambling and unscram-
`bling video signals for use in such systems.
`It is knownin the art of pay TV systems to scramble
`a video signal before broadcasting it, with the intent
`that only authorized persons, equipped with an appro-
`priate unscrambler, should be able to unscramble the
`video signal for viewing on a conventional television
`receiver,
`in return for payment of a fee. The video
`signal may be scrambled in a variety of ways, with or
`without simultaneous scrambling of the accompanying
`. audio signal. For-example, Court et al. U.S. Pat. No.
`3,184,537, issued May 18, 1965 discloses a pay TV sys-
`tem in which video signal scrambling is effected by
`suppressing to a constant grey level horizontal and
`vertical synchronizing (sync) signals and blankinginter-
`vals, unscrambling being enabled by composite sync
`pulses which are modulated upon the normal audio
`carrier. Bass U.S. Pat. No. 3,313,880 discloses a pay TV
`system in which the nature of the ordinary sync signals
`is changed, and additional signals having the nature of
`the ordinary sync signals but having a different timing
`are transmitted as part of the video signal to produce
`unsynchronized operation of television receivers not
`equipped with unscramblers. Blonder U.S. Pat. No.
`3,813,482 issued May 28, 1974 discloses a pay TV sys-
`tem in which scrambling of the video signalis effected
`by alternately depressing and not depressing to blanking
`level, at a rate of about 10 Hz, the vertical sync signals
`to producea shifting, rolling picture on an unauthorized
`television receiver, a keying signal for unscrambling the
`video signal at an authorized receiver being modulated
`on the audio carrier.
`Such known pay TV systems have the disadvantage
`that the security of the system exists entirely in the
`scrambling scheme. In other words, anyone acquiring
`or making an appropriate unscrambler can unscramble
`the scrambled signal(s) without payment of any fee. In
`order to provide a more secure pay TV system, which
`makes it more difficult to unscramble the scrambled
`signal(s) without paymentoffees, it is known to supply
`a code periodically and separately from the broadcast
`video signal to authorized subscribers of the pay TV
`system, which code must be compared with a code
`broadcast with the scrambled video signal in order to
`enable unscrambling. For example the separately sup-
`plied code can be supplied monthly to each authorized
`subscriber by mail in a system as described in Sherman
`U.S. Pat. No. 4,081,832 issued Mar. 28, 1978 or via a
`non-dedicated telephoneline in a system as described in
`Blocket al. U.S. Pat. No. 4,163,254 issued July 31, 1979.
`The security of such systems exists partly in the coding
`schemeand partly in the scrambling scheme.
`As disclosed in a co-pending application Ser. No.
`251,085 by Y. J. Aminetzah filed on Apr. 6, 1981 and
`entitled “Method of Controlling Scrambling and Un-
`scrambling in a Pay TV System”, the entire disclosure
`of which is hereby incorporated herein by reference,
`the coding scheme used in a pay TV system can be
`made highly secure, so thatit is difficult or impossible
`for unauthorized persons to gain access within a reason-
`able time to a proper codeto effect unscrambling of the
`scrambled signal(s) in the normal manner. However, the
`
`_ 0
`
`20
`
`25
`
`30
`
`40
`
`45
`
`60
`
`2
`use of such a highly secure coding scheme does not
`alone assure the security of the pay TV system. On the
`contrary, the highly structured nature and information
`redundancy in the scrambled signal(s) of the known
`scrambling schemes discussed above makesit possible
`for unauthorized persons to effect unscrambling di-
`rectly from the scrambled signal(s), by-passing any
`coding scheme which maybeused. In this respect,it is
`observed that in the known scrambling schemesthere is
`a high correlation from line to line and from field to
`field in the scrambled video signal, which correlation
`maybe utilized to facilitate unscrambling by unautho-
`rized persons.
`Accordingly, a need exists to provide a more secure
`video signal scrambling scheme, which is less suscepti-
`ble to direct unscrambling and which can be used in
`conjunction with a secure.coding scheme. to facilitate
`provision of a secure pay TV system. An object of this
`invention is to provide a method of and apparatus for
`scrambling a video signal in a pay TV system by means
`of which this need may befulfilled. Further objects are
`to provide a method of and apparatus for unscrambling
`the scrambled video signal, and to provide a pay TV
`system embodying such scrambling and unscrambling
`apparatus.
`According to one aspect this invention provides a
`method of scrambling a video signal, comprising video
`signal lines and vertical intervals, to produce a scram-
`bled video signal, said method comprising replacing
`each vertical interval by dummyvideosignal lines and
`separately providing information relating to the timing
`of the replaced vertical intervals of the scrambled video
`signal, wherein different numbers of dummy videosig-
`nal lines are used to replace different vertical intervals,
`wherebythe field length of the scrambled video signal
`is varied.
`Thus the conventional vertical synchronizing infor-
`mation of the video signal is completely replaced, in the
`scrambled video signal, by dummy video signal lines
`whichare indistinguishable by a conventional television
`receiver from the normal video signal lines of the video
`signal. In consequence, without unscrambling,a televi-
`sion receiver supplied with the scrambled videosignal
`would produce a vertically unsynchronized and un-
`watchable picture.
`The separately provided information conveniently
`indicates the start of each replaced vertical interval, and
`is conveniently provided as part of the scrambled video
`signal. Preferably the information is modulated onto
`horizontal
`line synchronizing information forming a
`part of each video signal line. In this case the scrambled
`video signal reproduced on a conventional television
`receiver without unscrambling is not only vertically
`unsynchronized but also largely horizontally unsyn-
`chronized, making it even more unwatchable.
`In order to provide further security to a pay TV
`system using this method of scrambling, the information
`is preferably encoded in accordance with an encryption
`key, which can be recurrently changed and provided
`only to authorized subscribers of the pay TV system to
`enable proper unscrambling of the scrambled video
`signal.
`The use of different numbers of dummy videosignal
`lines to replace different vertical intervals inhibits unau-
`thorized unscrambling of the scrambled video signal by
`persons using a known form of vertical interval genera-
`tor to synchronize a conventional television receiver to
`receive the scrambled video signal. The scrambled
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 8
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 8
`
`

`

`3
`video signal consequently has a non-standard and vari-
`able field length, rendering unauthorized unscrambling
`in this manner ineffective in vertically synchronizing
`the resultant picture. A further advantage provided in
`this respect is that the video signal, even after proper,
`authorized, unscrambling, has a variable field length
`which inhibits proper operation of a video signal re-
`corder which may be used to try to record the video
`signal for subsequent use or duplication.
`According to another aspect, the invention provides
`a method of scrambling a video signal, comprising
`video signal lines and vertical intervals, to producé a
`scrambled video signal which comprises said video
`signal lines and dummy video signal lines-in place of
`said vertical intervals, said method comprising the steps
`of: storing the video signallines of the videosignal to be
`scrambled sequentially in a memory and reading them
`sequentially from the memory to constitute the video
`signal lines of the scrambled video signal; re-reading
`video signal lines from the memory -to produce said
`dummyvideo signallines of the scrambled videosignal,
`different numbers of video signal lines being re-read
`from the memory to produce dummyvideosignal lines
`to replace different vertical intervals, whereby thefield
`length of the scrambled video signalis varied; and sepa-
`rately providing information relating to the timing of
`the replaced vertical intervals.
`In accordance with another aspect of the invention,
`there is provided apparatus for scrambling a videosig-
`nal, comprising video signal lines and vertical intervals,
`to produce a scrambled video signal, said apparatus
`comprising: a memoryunit; means for storing the video
`signal lines sequentially in the memory unit; means for
`providing an indication of the timing of each vertical
`interval relative to the video signal lines stored in the
`memory unit; means for reading the video signal lines
`sequentially from the memory unit, the reading means
`being responsive to said indication to re-read video
`signal lines from the memory unit to produce dummy
`video signallines in place of each vertical interval, the
`reading means re-reading different numbers of video
`signal lines to replace different vertical intervals, said
`video signal lines sequentially read from the memory
`unit and said dummyvideosignallines constituting the
`scrambled video signal; and means for providing infor-
`mation relating to the timing of each replaced vertical
`interval of the scrambied video signal.
`The apparatus preferably includes means for selec-
`tively removing horizontal line synchronizing pulses
`from the video signallines of the scrambled video signal
`in dependence uponsaid information.
`According to yet another aspect, the invention pro-
`vides a subscription television system comprising: a
`scrambling apparatus comprising means for replacing
`each vertical
`interval of a video signal, comprising
`video signal lines and vertical intervals, by a plurality of
`dummyvideo signallines to produce a scrambled video
`signal, different vertical intervals being replaced by
`different numbers of dummyvideosignal lines whereby
`the scrambled video signal has a variablefield length,
`and means for providing information relating to the
`timing of each replaced vertical interval of the scram-
`bled videosignal; meansfor distributing said scrambled
`video signal and said information to at least one un-
`scrambling apparatus; and at least one said unscram-
`bling apparatus comprising means responsive to said
`information for generating vertical intervals each hav-
`ing a timing coincident with the timing ofsaid dummy
`
`—_ 5
`
`20
`
`25
`
`30
`
`35
`
`40
`
`45
`
`50
`
`35
`
`60
`
`65
`
`4,390,898
`
`4
`video signal lines of the scrambled video signal, and
`means for replacing said dummy video signal lines of
`the scrambled video signal by said vertical intervals to
`produce an unscrambled video signal.
`Preferably,
`said scrambling apparatus comprises
`means for modulating horizontal
`line synchronizing
`pulses of the video signal lines of the scrambled video
`signal with said information, whereby the distributing
`means distributes said information as part of the scram-
`bled video signal with which it is supplied, and said
`unscrambling apparatus comprises means for deriving
`said information from the horizontal line synchronizing
`pulses of the video signal lines of the scrambled video
`signal and for regenerating said horizontal line synchro-
`nizing pulses.
`The invention will be further understood from the
`following description with reference to the accompany-
`ing drawings, in which:
`FIG.1 illustrates a pay TV system including a scram-
`bler and an-unscrambler which operate in accordance
`with this invention;
`FIG. 2 showsa block diagram of the scrambler which
`includes a timing extractor, a memory unit, a control
`circuit, and a data processor;
`FIG,3 shows a block diagram ofthe timing extractor;
`FIG. 4 showsa block diagram of the memory unit;
`FIG. 5 showsa block diagram of the control circuit
`and the data processor;
`FIG,6 is a flow chartillustrating the operation of the
`data processor;
`FIG. 7, which is on the same sheet as FIG. 4, is a
`timing diagram illustrating the format of data which is
`transmitted with the scrambled video signal;
`FIG. 8 shows a block diagram of the unscrambler;
`and
`FIG. 9, which is on the same sheet as FIG. 1, shows
`a block diagram of a simplified form of scrambler spe-
`cifically for use where the TV program sourceis at the
`same location as the scrambler.
`Referring to FIG.1, there is showntherein partsofa
`pay TV system in which video signals from a program
`source 10 are scrambled in a scrambler 11, the resultant
`scrambled video signals and audio signals from the pro-
`gram source being supplied to a transmitter 12 for
`broadcasting to subscribers of the pay TV system. As
`shown, the audio signals are not scrambled, but they
`could also be scrambled in known mannerif desired.
`The audio signal path from the program source 10 to
`the transmitter 12 may also include a delay unit, (not
`shown), for example providing a signal delay of 30 ms,
`(the duration ofonetelevision field), to keep the timing
`of the transmitted audio signals matched to the average
`timing of the scrambled video signals. The broadcast
`signals are illustratively supplied to a subscriber’s home
`via a cable 13, but they couldalternatively be supplied
`by electromagnetic radiation, directly or via a satellite
`link.
`The subscriber’s home includes a conventional chan-
`nel converter 14, television receiver 15, and telephone
`16, the latter being connected via a conventional tele-
`phoneline 17 to a telephone central office 18. An un-
`scrambler 19 is coupled between the outputof the chan-
`nel converter 14 and the input ofthe television receiver
`15, and is also coupled via an interface circuit 20 to the
`telephoneline 17. The interface circuit 20 is preferably
`of the type described in a co-pending patent application
`Ser. No. 247,229, filed on Mar. 25, 1981 by T. H. Murto
`and S. D. Alvey, entitled ‘Interface Circuits for Con-
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 9
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 9
`
`

`

`4,390,898
`
`15
`
`25
`
`30
`
`35
`
`40
`
`20
`
`5
`6
`nection to Non-Dedicated Telephone Lines”, the entire
`lator having a frequency 40 fb, whose output is fre-
`disclosure of which is hereby incorporated herein by
`quency divided to produce the various frequencysig-
`reference.
`nals indicated in FIG. 3 and described below. This
`The pay TV system also includes a control, data
`further PLL and the frequency dividers are shown as a
`collection,andbilling centre 21, which can be located at
`single block 302. The incoming video signal
`is also
`the program source 10, scrambler 11, and transmitter
`supplied to a sync separator 303, which derives the
`12, or at the telephone central office 18, or separately
`composite sync signals from the video signal and trig-
`from both. In any event the centre 21 is coupled via an
`gers a line counter 304 to count the horizontallines of
`appropriate interface 22 to the telephone central office
`each field. The output signal ff of the line counter 304,
`10
`18 for communicating recurrently with each unscram-
`which is a logic 0 during each vertical interval, is fre-
`bler 19 via the relevant telephone line 17, and is cou-
`quency-divided by twoinafield counter 305 to produce
`pled, either permanently or when required via a tele-
`a signal 0/E which changesstate each field, and whose
`phoneor data transmission line, to the scrambler 11 for
`state thus correspondsto the phase of the color burstof
`supplying encryption and program data thereto. As an
`the incoming video signal. The counters 304 and 305 are
`alternative, the program data may instead originate in
`synchronized by a signal f produced in the block 302
`the program source 10, and be supplied from there to
`and having ten times the color subcarrier frequency fb.
`both the scrambler 11 and the centre 21.
`The block 302 also produces the signal fs=4 fb already .
`The centre 21 recurrently, for example monthly,
`described, a signal fl having a frequency which is one-
`supplies encryption and program data to the scrambler
`thirteenth the frequencyfs, a signal fh having the hori-
`11, which scrambles the video signals supplied to it in
`zontal line frequency, and a signal NG also having the
`the manner described below and in dependence upon
`horizontal line frequency and whichis a logic 0 during
`the encryption data, and also inserts the program data
`each horizontal line sync pulse of the video signal. Thus
`into the scrambled video signals. In order to enable each
`the various timing signals have the following frequen-
`cies:
`authorized unscrambler 19 to unscramble the scrambled
`f=35.79544 MHz
`signals when desired, the centre 21 periodically supplies
`fs= 14.31818 MHz
`thereto, via the interfaces 22 and 20 and via the tele-
`fl= 1.1014 MHz
`phonecentral office 18, a code (monthly code) which in
`fh=NG=15.734 kHz
`conjunction with a device code individual to the sub-
`ff= 59.94 Hz
`scriber enables proper operation of the unscrambler.
`This coding schemeis described fully in the co-pending
`0/E=29.97 Hz
`application by Y. T. Aminetzah already referred to, to
`FIG. 4 illustrates the memory unit 203 in greater
`whichreferenceis directed in this respect.
`detail. This unit comprises 104 TTL 64 kbit RAMs
`FIG. 2 showsa block diagram of the scrambler 11.
`(random access memories),
`together with associated
`The video input signal from the program source 10 is
`ECL to TTL and TTL to ECL converters, shown as a
`conducted via a 4.2 MHz low-pass anti-aliasing filter
`single block 400. The RAMSare cyclically controlled
`200 to a timing extractor 201 and to the input of an
`and addressed, by address and control signals supplied
`analog-digital (A-D) converter and latch 202. The A-D
`by the control unit 204, for write-in and read-outof the
`converter samples the analog video signal at a fre-
`digital video signal. In view ofthe relatively slow speed
`quency fs, supplied by the timing extractor 201, and
`of each memoryaccess cycle, the digital video signal is
`written into and read from the RAMs13 8-bit words at
`equal to four times the video signal color subcarrier
`frequency fb, and linearly converts each sample into an
`a time,
`1 bit of each word being written into or read
`8-bit digital value which is stored in the latch. This
`from a respective one of the 104 RAMS. Accordingly,
`gives 910 digital samples per horizontal line, for an
`the 8-bit video signal words from the A-D converter
`NTSCvideo signal for which the color subcarrier fre-
`and latch 202 are shifted into a shift register 401 under
`quency fb is 3.579545 MHz. These digital samples are
`the control of the signal fs, and the words are trans-
`ferred 13 at a time to a latch 402 underthe control of the
`written into, and subsequently read from, a memory
`unit 203 under the control of a control circuit 204 and a
`signal fl, to be written into the RAMs. Conversely, the
`8-bit words are read out from the RAMsandstored in
`data processor 205. A selector 206 is controlled by the
`processor 205 to supply either the digital samples read
`an outputlatch 403 13 at a time underthe control of the
`from the memory unit 203 or a digital video blanking
`control circuit 204, and are loaded in parallel from the
`level to a latch and digital-analog converter 207, which
`latch 403 into a shift register 404 under the control of
`operates at the frequency fs to latch the digital values
`the signal fs to constitute the digital scrambled video
`supplied thereto and to convert them into an analog
`output of the memory unit 203. The numberof 13 words
`written into and read from the RAMsis selected in view
`video signal. This analog video signal is filtered and
`equalized in a 4.2 MHz low-passfilter and a (sin x)/x
`of the speed of the RAMsand the numberof 910 sam-
`equalizer, shown as a single block 208, whose output
`ples per horizontal line of the video signal, to provide a
`constitutes the scrambled video output signal. The tim-
`convenient number of 70 memory access cycles each
`horizontal line.
`ing extractor 201 supplies various timing signals to the
`units 203, 204, and 205, as well as the signal fs to the
`The control circuit 204 is shown to the left, and the
`units 202 and 207. The data processor 205 is supplied
`data processor 205 is shownto the right, of a broken line
`500 in FIG. 5. The control circuit 204 includes a modu-
`with the encryption and program data from an interface
`(not shown) whichis coupled to the centre 21.
`lo-65 counter 501, a PROM 502, and a latch 503 for
`Thetiming extractor 201 is shownin greater detail in
`producing control signals and selecting address signals,
`FIG.3. A color burst extractor 300 extracts the color
`by meansof an address selector 504, for each memory
`burst from each horizontal line of the incoming video
`access cycle. The counter 501 is clocked by thesignal f
`signal and supplies it to a color burst phase locked loop
`to incrementits count, and for each count the PROM
`(PLL) 301, which regenerates the color burst frequency
`502 is addressed to produce a set of control signals
`whichare latched in the latch 503 under the control of
`fo. This is supplied to a further PLL including anoscil-
`
`45
`
`50
`
`55
`
`65
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 10
`
`PMC Exhibit 2021
`Apple v. PMC
`IPR2016-00754
`Page 10
`
`

`

`7
`the signal f. The control signals in the latch 503 control
`the cyclical operation of the RAMs (block 400) and
`latch 403 of the memoryunit and theselection of a write
`address from a bus 505 or a read address from a bus 506
`for supply to the RAMs.
`The write address on the bus 505 is produced by a
`16-bit synchronous counter 507 which is clocked by the
`signal fl, so that the incoming video signal words are
`written cyclically into successive memory locations.
`The read address on the bus 506 is produced by adding
`to the current write address, in a modulo 216 adder 508,
`an offset which is selected by a selector 509 from a latch
`510 or a latch 511, and latching the sum in a latch 512
`under the control of the signal fl. The selector 509 is
`controlled by a signal ‘SELECT’ produced at the Q
`output of a D-type flip-flop 513, which signal is also
`supplied to a microprocessor 514 in the data processor
`205. The microprocessor 514 supplies the offsets to the
`latches 510 and 511, and supplies a read address to a
`latch 515, via a common bus 516 under the control of
`respective latch loading signals onlines 517. The micro-
`processoralso supplies a signal N/V to the data input D
`of the flip-flop 513. A comparator 518 compares the
`read address on the bus 506 with the read address stored
`in the latch 515 and, when the compared addresses are
`the same, produces an output signal which is gated with
`the signalfl in an AND gate 519 to producea signal EQ
`whichis supplied to the clock input CK oftheflip-flop
`513 and as an interrupt signal to the microprocessor 514.
`The microprocessor 514 is also supplied with a vertical
`interval start address from a latch 520; this is the write
`address on the bus 505 which exists at the start of a
`vertical interval of the video signal and whichis latched
`in the latch 520 under the control of the signalff.
`The components 507 to 520 of the control circuit 204
`and the data processor 205 operate as follows. As al-
`ready explained, the incoming video signal words are
`written cyclically into the memory, and the start ad-
`dress of each vertical interval is stored in the latch 520,
`Reading from the memoryofthe video signal words of
`picture lines (i.e. lines not in the vertical interval) takes
`place sequentially after a delay, or offset, which is deter-
`mined by the contents of the latch 510. Accordingly,
`during such reading, with the signals EQ=0, N/V =0,
`and SELECT =1, the selector 509 is controlled to sup-
`ply the offset from the latch 510 to the adder 508, where
`this offset is added to the write address to produce the
`read address. Theoffset is stored in the latch 510 by the
`microprocessor 514 as described below, and is an inte-
`gral multiple of 70 so that video signal lines are read
`from the memory a whole numberofline periodsafter
`being written into the memory.
`The microprocessor 514 also stores a different offset,
`again an integral multiple of 70, in the latch 511, and
`stores the vertical interval start address, obtained from
`the latch 520, in the latch 515. Accordingly, with con-
`tinued reading from the memory, the comparator 518
`eventually detects equality of the read address and the
`addressin the latch 515, in response to whichthe signal
`EQ becomes 1 and then again becomes 0 with the next
`falling edgeofthe signalfl supplied to the gate 519. This
`1-to-0 transition of the signal EQ triggers the flip-flop
`513 via its clock input CK,to transfer the logic level of
`the signal N/V atits D inputto its Q output, so that the
`singal SELECT becomes 0, and also constitutes an
`interrupt to the microprocessor 514. In response to the
`interrupt, the microprocessor 514 reads the state of the
`signal SELECT, supplies a new address to the latch
`
`15
`
`20
`
`25
`
`30
`
`35
`
`40
`
`45
`
`30
`
`55
`
`65
`
`4,390,898
`
`8
`515, and sets the signal N/V to 1 (opposite to the new
`state of the signal SELECT). The new address whichis
`latched in the latch 515 is different from the current
`read address, which is now offset from the write address
`by the offset contained in the latch 511 which with the
`signal SELECT =0 is selected by the selector 509. The
`comparator 518 no longer detects equality and the sig-
`nal EQ remains 0.
`The offset stored in the latch 511 is selected so that
`now picture signal lines from another part of the mem-
`ory are read out instead ofthe vertical interval signals.
`The address whichis stored in the latch 515is selected
`in relation to this offset so that this reading of picture
`signal lines instead ofvertical interval signals continues
`for a total of approximately 21 lines, i.e. for approxi-
`mately the duration of the vertical interval. At the end
`of this period the comparator 518 again detects equality
`of addresses as described below. For example,in a par-
`ticularly simple situation the offset stored in the latch
`511 may be equivalent to 21 picture lines less than the
`offset stored in the latch 510. In this situation the ad-
`dress stored in the latch 515 can remain unchanged in
`response to the interrupt to the microprocessor 514. On
`the read address reaching the vertical interval start
`addressafter readingofa field of picture lines, the selec-
`tor 509 is controlled to causethelast 21 lines of the field
`to be re-read instead of the following vertical interval
`signals. When the vertical interval start address is again
`reached,the selector 509 is controlled to cause the pic-
`ture line