`
`UNITED STATES PATENT AND TRADEMARK OFFICE
`
`________________________
`
`BEFORE THE PATENT TRIAL AND APPEAL BOARD
`
`________________________
`
`Linear Technology Corporation
`
`Petitioner
`
`v.
`
`In-Depth Test LLC
`
`Patent Owner
`
`Case No. IPR__________
`Patent No. 6,792,373
`
`________________________
`
`
`PETITION FOR INTER PARTES REVIEW OF
`U.S. PATENT NO. 6,792,373
`UNDER 35 U.S.C. §§ 311-319 AND 37 C.F.R. §§ 42.1-42.80, 42.100-42.123
`________________________
`
`
`__________________________________________________________________
`
`
`Mail Stop PATENT BOARD
`Patent Trial and Appeal Board
`U.S. Patent and Trademark Office
`P.O. Box 1450
`Alexandria, VA 22313-1450
`
`
`
`
`TABLE OF CONTENTS
`
`U.S. Patent No. 6,792,373
`
`
`INTRODUCTORY STATEMENT .......................................................................... 1
`
`I.
`
`COMPLIANCE WITH REQUIREMENTS FOR A PETITION FOR
`
`INTER PARTES REVIEW .............................................................................. 1
`
`A. Grounds for Standing (37 C.F.R. § 42.104(a)) .................................... 1
`
`B.
`
`Payment of Fees (37 C.F.R. § 42.103) ................................................. 2
`
`C. Mandatory Notices (37 C.F.R. § 42.8(a)(1)) ........................................ 2
`
`(a) Real Party-In-Interest (37 C.F.R. § 42.8(b)(1)) ......................... 2
`
`(b) Related Matters (37 C.F.R. § 42.8(b)(2)) .................................. 2
`
`(c)
`
`(d)
`
`Lead and Back-Up Counsel (37 C.F.R. § 42.8(b)(3)) ............... 2
`
`Service Information (37 C.F.R. § 42.8(b)(4)) ............................ 3
`
`II.
`
`STATEMENT OF THE PRECISE RELIEF REQUESTED ......................... 3
`
`III.
`
`SUMMARY OF PRIOR ART PRESENTED BY PETITIONER ................. 5
`
`A. U.S. Patent No. 6,366,108 to O’Neill et al. .......................................... 6
`
`B.
`
`C.
`
`U.S. Patent No. 5,206,582 to Ekstedt et al. .......................................... 6
`
`Z. Ghaemi, Application of data screening to the
`
`characterization of integrated circuits ................................................. 6
`
`D. U.S. Patent No. 5,442,282 to Rostoker et al. ....................................... 6
`
`E.
`
`F.
`
`
`
`
`
`U.S. Patent No. 5,761,064 to La et al. .................................................. 7
`
`Daasch, Variance Reduction Using Wafer Patterns in IddQ Data ........ 7
`
`i
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`
`IV. THE ‘373 PATENT ........................................................................................ 8
`
`A.
`
`B.
`
`C.
`
`Prosecution History and Priority Dates of the ‘373 Patent .................. 8
`
`The ‘373 Patent’s Claims ................................................................... 10
`
`Brief Overview of the ‘373 Patent ..................................................... 10
`
`V.
`
`PERSON OF ORDINARY SKILL IN THE ART ....................................... 14
`
`VI. CLAIM CONSTRUCTION (37 C.F.R. §§ 42.104(B)(3)) ........................... 14
`
`A.
`
`B.
`
`C.
`
`D.
`
`E.
`
`F.
`
`“outlier” .............................................................................................. 14
`
`“output report” .................................................................................... 15
`
`“section group of components on a wafer” ........................................ 15
`
`“recipe file” ........................................................................................ 16
`
`“Correlate the test data” ..................................................................... 16
`
`“identify the outlier at run time” ........................................................ 17
`
`VII.
`
`IDENTIFICATION OF THE CHALLENGE (37 C.F.R. § 42.104(B)) ...... 17
`
`A.
`
`All Independent Claims are Unpatentable Based on O’Neill ............ 17
`
`(a) O’Neill - U.S. Patent No. 6,366,108 ........................................ 17
`
`(b)
`
`Independent claims 1, 8, and 15 based on O’Neill .................. 21
`
`B.
`
`All Independent Claims are Unpatentable Based on Ekstedt ............ 29
`
`(a)
`
`Ekstedt - U.S. Patent No. 5,206,582 ........................................ 29
`
`(b) Ghaemi – Non-patent Publication from 1989 .......................... 32
`
`
`
`
`
`ii
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`
`(c)
`
`Independent claims 1, 8, and 15 based on Ekstedt or
`
`Ekstedt and Ghaemi ................................................................. 33
`
`C.
`
`All Dependent Claims are Unpatentable ........................................... 42
`
`(a) Dependent claims 2, 9, 16 – O’Neill, Ekstedt .......................... 42
`
`(b) Dependent claims 3, 10, and 17 –O’Neill, Ekstedt,
`
`Rostoker ................................................................................... 44
`
`(c) Dependent claims 4, 11, and 18 - O’Neill, Ekstedt,
`
`Ghaemi ..................................................................................... 47
`
`(d) Dependent claims 5, 12, and 20 - O’Neill, Ekstedt,
`
`Ghaemi, La ............................................................................... 50
`
`(e) Dependent claims 6 and 13 - O’Neill or Ekstedt ..................... 54
`
`(f) Dependent claims 7, 14, and 19 – O’Neill, Ekstedt,
`
`Daasch ..................................................................................... 56
`
`VIII. CONCLUSION ............................................................................................. 60
`
`IX. PRAYER FOR RELIEF ............................................................................... 60
`
`CERTIFICATE OF SERVICE ............................................................................... 61
`
`
`
`iii
`
`
`
`
`
`
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`
`INTRODUCTORY STATEMENT
`
`Linear Technology Corporation (“Petitioner”) in accordance with 35 U.S.C.
`
`§§ 311 – 319 and 37 C.F.R. §§ 42.1-.80, 42.100-42.123, respectfully requests inter
`
`partes review (“IPR”) for Claims 1-20 of U.S. Patent No. 6,792,373 (“the ‘373
`
`Patent”). (Ex. 1001) Accordingly, this petition seeks review and cancellation of all
`
`20 claims of the ‘373 Patent.
`
`In short, claims 1, 2, 4, 5, 6, 7, 8, 9, 11, 12, 13, 14, 15, 16, 18, 19, and 20 of
`
`the ‘373 Patent are anticipated under 35 U.S.C. § 102 by U.S. Patent No. 6,366,108
`
`(“O’Neill”) (Ex. 1019). Alternatively, claims 1, 2, 5, 6, 8, 9, 12, 13, 15, 16, 19, and
`
`20 are anticipated under 35 U.S.C. § 102 by U.S. Patent 5,206,582 (“Ekstedt”) (Ex.
`
`1021), or at minimum unpatentable as obvious under 35 U.S.C. § 103 in view of
`
`Ekstedt and Application of Data Screening to the Characterization of Integrated
`
`Circuits, CAN. J. PHYS. , Vol. 67, No. 4, 221 (Apr. 1989) (“Ghaemi”) (Ex. 1018).
`
`The remaining dependent claims are unpatentable under § 103 in view of the
`
`foregoing and one or more references as discussed herein.
`
`I.
`
`Compliance With Requirements for A Petition For Inter Partes Review
`A. Grounds for Standing (37 C.F.R. § 42.104(a))
`Petitioner certifies that (1) the ’373 Patent is available for inter partes
`
`review, and that (2) Petitioner is not barred or estopped from requesting inter
`
`partes review challenging the identified claims. Petitioner has submitted this
`
`Petition within one year of having been served with an infringement complaint by
`
`1
`
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`the patent owner. 37 U.S.C. § 315(b). A true copy of the Proof of Service of
`
`Summons and Complaint, showing the date of service of September 29, 2014 is
`
`submitted herewith. (Exhibit 1029) The ’373 Patent has not been the subject of a
`
`prior inter partes review. Petitioner has not filed a civil action challenging the
`
`validity of a claim of the ‘373 Patent. 37 U.S.C. § 315(a).
`
`Payment of Fees (37 C.F.R. § 42.103)
`
`B.
`The required fees are submitted with this petition. The Director may charge
`
`any fee deficiency or credit any overpayment to Deposit Account No. 504914.
`
`C. Mandatory Notices (37 C.F.R. § 42.8(a)(1))
`(a) Real Party-In-Interest (37 C.F.R. § 42.8(b)(1))
`Linear Technology Corporation (“Linear”) is the real party in interest.
`
`(b) Related Matters (37 C.F.R. § 42.8(b)(2))
`The ‘373 Patent is owned by a Patent Assertion Entity, which has asserted it
`
`in five co-pending litigations filed in 2014 in Delaware: In-Depth Test LLC v.
`
`Intersil Corp., Case No. 1-14-cv-00886 (D. Del. Jul. 8, 2014); In-Depth Test LLC
`
`v. Maxim Integrated Prods., Inc., Case No. 1-14-cv-00887 (D. Del. Jul. 8, 2014);
`
`In-Depth Test LLC v. Vishay Intertechnology, Inc., Case No. 1-14-cv-00888 (D.
`
`Del. Jul. 8, 2014); In-Depth Test LLC v. Fairchild Semiconductor Corp., Case No.
`
`1-14-cv-01090 (D. Del. Aug. 22, 2014); In-Depth Test LLC v. Linear Tech. Corp.,
`
`Case No. 1-14-cv-01091 (D. Del. Aug. 22, 2014).
`
`(c) Lead and Back-Up Counsel (37 C.F.R. § 42.8(b)(3))
`2
`
`
`
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`Service may be had to Lead Counsel and Backup Counsel for Petitioner at
`
`the following, by mail, email or fax.
`
`Lead Counsel:
`Backup Counsel:
`Kenneth Cheney
`Bernard Knight
`Reg. No. 61,841
`Reg. No. L0911
`kcheney@mwe.com
`bknight@mwe.com
`Tel: (949) 757-7111
`Tel: (202) 756-8421
`Fax: (949) 851-9348
`Fax: (202) 591-2699
`McDermott Will & Emery
`McDermott Will & Emery
`4 Park Plaza
`500 North Capitol Street, N.W.
`Irvine, CA 92614
`Washington, DC 20001
`(d) Service Information (37 C.F.R. § 42.8(b)(4))
`Papers concerning this matter should be addressed to counsel at the
`
`addresses provided above. Petitioner consents to electronic service by email at:
`
`IPdocketMWE@mwe.com, bknight@mwe.com, and kcheney@mwe.com.
`
`II.
`
`STATEMENT OF THE PRECISE RELIEF REQUESTED
`
`Petitioner requests inter partes review and cancellation of Claims 1-20 of the
`
`ʼ373 Patent (Ex. 1001) based on the grounds set forth under 35 U.S.C. §§ 102
`
`and/or 103. This petition presents evidence of unpatentability and establishes a
`
`reasonable likelihood that the Petitioner will prevail in establishing that all of the
`
`claims are unpatentable. The chart below summarizes how the claims may be
`
`grouped for the instant challenge, and the grounds for invalidity as to each claim.
`
`Where more than one ground exists for a claim, the ground(s) relying on additional
`
`references should be treated as alternative(s).
`
`
`
`
`
`3
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`
`All Claims are Unpatentable Based on O’Neill
`35 U.S.C.
`References
`
`§ 102(a)/(e)
`
`O’Neill
`
`Claims
`1, 2, 4, 5, 6, 7, 8, 9,
`11, 12, 13, 14, 15,
`16, 18, 19, and 20
`
`3, 10, 17
`
`Claims
`1, 2, 3, 5, 6, 8, 9,
`10, 12, 13, 15, 16,
`17, 19, and 20
`
`O’Neill in view of Rostoker
`§ 103(a)
`All Claims are Unpatentable Based on Ekstedt
`35 U.S.C.
`References
`
`§ 102(b)
`
`Ekstedt
`
`4, 11, 18
`
`§ 103(a)
`
`Ekstedt in view of Ghaemi
`
`7, 14
`
`O’Neill anticipates all claims except dependent claims 3, 10, and 17, which
`
`Ekstedt in view of Daasch
`
`§ 103(a)
`
`are directed to a “section group of components on a wafer.” As explained below, a
`
`person of ordinary skill in the art would have considered the combination of
`
`O’Neill and Rostoker to show the limitations of dependent claims 3, 10, and 17.
`
`Ekstedt anticipates all claims except dependent claims 4, 11, and 18, which
`
`are directed to calibrating a sensitivity for identifying outliers, and dependent
`
`claims 7 and 14, which are directed to identifying outliers in smoothed test data.
`
`As explained below, a person of ordinary skill in the art would have considered the
`
`combination of Ekstedt and Ghaemi to show the limitations of dependent claims 4,
`
`11, and 18, and would have considered the combination of Ekstedt and Daasch to
`
`
`
`
`
`4
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`
`show the limitation of dependent claims 7 and 14.
`
`Petitioner also raises the following alternative grounds in the event the
`
`Board disagrees with Petitioner’s analysis of one or more of the above claims.
`
`Claims
`2, 9, 16
`
`5, 12, 20
`
`7, 14, 19
`
`1, 8, and 15
`
`3, 10, 17
`
`5, 12, 20
`
`19
`
`Alternative Grounds
`35 U.S.C.
`References
`O’Neill in view of Ekstedt
`§ 103(a)
`
`§ 103(a)
`
`§ 103(a)
`
`§ 103(a)
`
`§ 103(a)
`
`§ 103(a)
`
`§ 103(a)
`
`O’Neill in view of La
`
`O’Neill in view of Daasch
`
`Ekstedt in view of Ghaemi
`
`Ekstedt in view of Rostoker
`
`Ekstedt in view of La
`
`Ekstedt in view of Daasch
`
`
`The Petitioner appreciates that the Board is charged with securing the just,
`
`speedy and inexpensive resolution of every proceeding. 37 C.F.R. § 42.1(b).
`
`Should the Board wish to have guidance as to Petitioner’s preferred grounds for
`
`institution, Petitioner respectfully submits that O’Neill anticipates every claim of
`
`the ‘373 Patent under 35 U.S.C. § 102 except dependent claims 3, 10, and 17, and
`
`claims 3, 10, and 17 are unpatentable as obvious by O’Neill in view of Rostoker.
`
`All of the grounds presented, however, are deserving of institution.
`
`III. SUMMARY OF PRIOR ART PRESENTED BY PETITIONER
`Petitioner relies upon the following patents and printed publications.
`
`
`
`
`
`5
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`
`A. U.S. Patent No. 6,366,108 to O’Neill et al.
`U.S. Patent No. 6,366,108 to O’Neill et al. (“O’Neill”) (Ex. 1019) was filed
`
`on December 1, 1998, and issued on April 2, 2002. O’Neill is directed to testing
`
`quiescent current (IddQ) in semiconductor devices. (Ex. 1019, Abstract; Ex. 1028 ¶
`
`45.) O’Neill is prior art to the ‘373 Patent under 35 U.S.C. § 102(a) or 102(e).
`
`B. U.S. Patent No. 5,206,582 to Ekstedt et al.
`U.S. Patent No. 5,206,582 to Ekstedt et al. (“Ekstedt”) (Ex. 1021) was filed
`
`August 21, 1990, and issued April 27, 1993. Ekstedt discloses defining and
`
`executing parametric test sequences using automated test equipment (ATE). (Ex.
`
`1028 ¶ 52.) Ekstedt is prior art to the ‘373 Patent under 35 U.S.C. § 102(b).
`
`C. Z. Ghaemi, Application of data screening to the characterization of
`integrated circuits
`Zarrin Ghaemi, Application of data screening to the characterization of
`
`integrated circuits (“Ghaemi”) (Ex. 1018) is a non-patent publication that was
`
`published in the Canadian Journal of Physics in April 1989, as part of the
`
`Proceedings of the Fourth Canadian Semiconductor Technology Conference.
`
`Ghaemi discloses a data-screening method
`
`that automatically “detects
`
`abnormalities (clusters and outliers) in data.” (Ex. 1018 at 221, Abstract; Ex. 1028
`
`¶ 139.) Ghaemi is prior art to the ‘373 Patent under 35 U.S.C. § 102(b).
`
`D. U.S. Patent No. 5,442,282 to Rostoker et al.
`U.S. Patent 5,442,282 (“Rostoker”) et al. (Ex. 1024) was filed July 2, 1992,
`
`
`
`
`
`6
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`and issued August 15, 1995. Rostoker discloses selectively testing a plurality of
`
`unsingulated dies on a semiconductor wafer (using a selection mechanism resident
`
`on the wafer). (Ex. 1024, Abstract, 4:39-43; Ex. 1028 ¶ 53.) Using a selection
`
`mechanism, test signals may be selectively applied to any portion of the wafer.
`
`(Ex. 1024 at 4:39-43, 32:12-16; Ex. 1028 ¶ 53.) Rostoker is prior art to the ‘373
`
`Patent under 35 U.S.C. § 102(b).
`
`E. U.S. Patent No. 5,761,064 to La et al.
`U.S. Patent 5,761,064 to La et al. (“La”) (Ex. 1025) was filed October 6,
`
`1995, and issued June 2, 1998. La discloses “an automated semiconductor wafer
`
`defect management system.” (Ex. 1025 at 1:7-10; Ex. 1028 ¶ 54.) La is prior art to
`
`the ‘373 Patent under 35 U.S.C. § 102(b).
`
`F. Daasch, Variance Reduction Using Wafer Patterns in IddQ Data
`W. Robert Daasch, Variance Reduction Using Wafer Patterns in IddQ Data,
`
`in INT’L TEST CONF. 2000 Proc. 189-198 (Oct. 3, 2000) (“Daasch”) (Ex. 1020) is a
`
`non-patent publication directed to the systematic use of die location and patterns to
`
`reduce variance in semiconductor test data. (Ex. 1020, Abstract.) Daasch was
`
`presented during the Reexamination of the ‘373 Patent. However, the application
`
`of Daasch to the dependent claims (7, 14, and 19) was not relevant to the final
`
`decision in the Reexamination. (See Ex. 1013 at 6 (stating that Daasch does not
`
`suggest the features of the independent claims); Ex. 1028 ¶ 55.) Daasch is prior art
`
`
`
`
`
`7
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`
`to the ‘373 Patent under 35 U.S.C. § 102(b).
`
`IV. The ‘373 Patent
`The ‘373 Patent generally describes a system for testing semiconductors.
`
`Prosecution History and Priority Dates of the ‘373 Patent
`
`A.
`The ‘373 Patent (U.S. App. No. 10/154,627) was filed on May 24, 2002, and
`
`issued on September 14, 2004. (Ex. 1001.) The ‘373 Patent claims the benefit of
`
`several provisional applications and a continuation-in-part application, the earliest
`
`filed on May 24, 2001. Petitioner has reviewed these applications and does not
`
`agree that they fully support all of the claims of the ‘373 Patent. (Ex. 1028 ¶ 22.)
`
`During prosecution, the application for the ‘373 Patent was rejected as being
`
`anticipated by U.S. Pat. 5,835,891 (“Stoneking”) or a non-patent literature
`
`publication (“Becker”). (Ex. 1002.) The applicant of the ‘373 Patent conceded that
`
`the applied references disclosed detecting outliers. (Ex. 1003 at 7-8.) The
`
`applicant argued, however, that Becker did not disclose “a tester,” did not disclose
`
`“identif[ing] outliers in the semiconductor test data,” and did not disclose
`
`“generating test data for multiple components.” (Id. at 6.) The applicant argued
`
`that Stoneking did not generate an “output report” or testing “at run time.” (Id. at
`
`7-8.) The next action was a Notice of Allowance. (Ex. 1004.)
`
`The ‘373 Patent was later the subject of Reexamination No. 90/008,313,
`
`filed October 30, 2006 by the inventor of the ‘373 Patent. The inventor presented
`
`
`
`
`
`8
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`Stoneking in combination with various secondary references to show, among other
`
`things, the “output report.” In a first Office Action, the Examiner instead rejected
`
`the claims based on U.S. Pat. 6,574,760 (“Mydill”). (Id.) Mydill detects Vdd and
`
`IddQ for outliers using, for example, an “Iddq limit . . . or other outlier limit.” (Ex.
`
`1027 at 7:39-43.)
`
`In response the rejection, the patent owner conceded that Mydill included
`
`detection of outliers, but argued that “the outliers are not identified in a report” and
`
`that Mydill “fails to disclose identifying outliers in the test data at run time.” (Ex.
`
`1010 at 3, 4-5.) The Examiner maintained the rejection (Ex. 1011), and the patent
`
`owner appealed (Ex. 1012). The Examiner withdrew the rejection in response to
`
`the appeal, and issued a Reexamination Certificate (Ex. 1013).
`
`During the Reexamination, the inventor of the ‘373 Patent submitted a non-
`
`patent publication by Thomas Gneiting (“Gneiting”), published October 11, 2000,
`
`as evidence that at least the independent claims were invalid. (See Ex. 1005.)
`
`Clearly the inventor believed that there was no opportunity to prove a priority date
`
`before the publication date of Gneiting. (Ex. 1028 ¶ 23.) The priority status of
`
`Gneiting was also not challenged by the patent owner. (See Ex. 1007.)
`
`Accordingly, should the patent owner attempt to evidence a claim’s priority date
`
`before the ‘373 Patent’s filing date, the earliest possible priority date would be
`
`October 12, 2000, the day after the publication date of Gneiting. (Ex. 1028 ¶ 23.)
`
`
`
`
`
`9
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`
`The ‘373 Patent’s Claims
`
`B.
`The ‘373 Patent lists 20 claims, with claims 1, 8, and 15 being the
`
`independent claims. Independent claim 1 is directed to a “test system,” claim 8 is
`
`directed to a “data analysis system for semiconductor test data,” and claim 15 is
`
`directed to a “method for testing semiconductors.” Claims 2-7 are dependent on
`
`claim 1 (“first dependent claim set”), and claims 9-14 are dependent on claim 8
`
`(“second dependent claim set”), and claims 16-20 are dependent on claim 15
`
`(“third dependent claim set”). Many of the claims of the second and third
`
`dependent claim sets are similar to if not the same as many of the claims of the first
`
`dependent claim set. For efficiency, Petitioner discusses matching dependent
`
`claims together in groups.
`
`C. Brief Overview of the ‘373 Patent
`The ‘373 Patent describes testing semiconductors with test equipment
`
`connected to a computer to detect whether a device under test is an outlier device
`
`(i.e., defective or possibly defective). (Ex. 1028 ¶ 37.) Figure 1, reproduced
`
`below, depicts a tester 102 that tests components 106 such as semiconductors on a
`
`wafer. (Ex. 1001 at Fig. 1.)
`
`(Ex. 1001, Fig. 1)
`
`
`
`
`
`10
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`
`
`The tester 102 used by the ‘373 Patent is described as “automatic test
`
`equipment (ATE)” or “any test equipment that tests components 106 and generates
`
`output data.” (Id. at 3:24-37.) A “Teradyne tester” is given as an example. (Id. at
`
`3:37.) The tester 102 is described as operating in connection with a “computer
`
`system 108 that receives tester data from the tester.” (Id. at 3:42-49.)
`
`The computer implements a statistical engine (software) running on the
`
`computer to analyze data received from the tester. (Id. at 3:45-51.) The software
`
`includes a configuration element that configures the test system for testing
`
`semiconductor devices. (Id. at 5:23-38.) Configuration data may be stored, for
`
`example, in a “configuration file,” or “recipe file.” (Id. 5:64-6:18; Ex. 1028 ¶ 39.)
`
`The ‘373 Patent states that, “[a]s the tester 102 generates the test results, the
`
`output test data for each component . . . is analyzed by the tester 102 to classify the
`
`performance of the component 106, for example by comparison to the upper and
`
`lower test limits.” (Id. at 6:52-57.) “Each test generates at least one result for at
`
`
`
`
`
`11
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`least one of the components,” and the “output test data for each component . . . is
`
`stored by the tester 102 in a data file.” (Id. at 6:32-33, 52-54.) The data file is
`
`transferred to the computer for analysis (by supplementary data analysis element
`
`206). (Id. at 6:52-66.) The system, in some implementations, is configured such
`
`that the transfer and analysis of the data may be performed within “seconds or
`
`minutes following generation of the test data.” (Id. at 7:15-18; Ex. 1028 ¶ 40.)
`
`The computer described by the ‘373 Patent is configured to identify outliers
`
`in the test data received from the tester. (Ex. 1028 ¶ 41.) For example, the “output
`
`test data may then be compared to the outlier threshold limits to identify and
`
`classify the output test data as outliers.” (Ex. 1001 at 13:63-65; Ex. 1028 ¶ 41.)
`
`The ‘373 Patent explains that these threshold limits may be defined by the
`
`comparison of statistical relationships to a “reference point, such as the data mode,
`
`mean, or median.” (Ex. 1001 at 13:55-60; Ex. 1028 ¶ 41.)
`
`Figure 9 of the ‘373 Patent, reproduced below, is illustrative of how outlier
`
`detection may be performed in the ‘373 Patent.
`
`(Ex. 1001, Fig. 9)
`
`
`
`
`
`12
`
`
`
`
`
`Outliers
`
`U.S. Patent No. 6,792,373
`
`
`Parts
`identified
`as outliers
`
`
`Each data point (e.g., along the x-axis) depicted in Figure 9 corresponds to a
`
`“part” (i.e., component). (Ex. 1028 ¶ 43.) An outlier is shown as any part that
`
`produces a test result beyond the set threshold, including parts identified as “Bin 1
`
`Outlier” and failing parts identified as “Test Limit Failures / Outlier.” (Id.; Ex.
`
`1001 Fig. 9.)
`
`The ‘373 Patent further explains that the computer connected to the tester
`
`may generate an output report. (Ex. 1028 ¶ 44.) The output is broadly defined by
`
`the ‘373 Patent, which states that “[a]ny form, such as graphical, numerical,
`
`textual, printed, or electronic form, may be used to present the output report for use
`
`or subsequent analysis.” (Ex. 1001 at 18:2-4.) The ‘373 Patent also states that the
`
`“output report may be provided in any suitable manner, for example output to a
`
`local workstation, sent to a server, activation of an alarm, or any other appropriate
`
`manner (step 712). In one embodiment, the output report may be provided off-line
`
`13
`
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`such that the output does not affect the operation of the system.” (Id. at 18:57-62.)
`
`V.
`
`PERSON OF ORDINARY SKILL IN THE ART
`
`A person of ordinary skill in the art in the field of developing the technology
`
`of the ‘373 Patent would have a bachelor of science degree in combination with 1-
`
`2 years training in semiconductor testing. (Ex. 1028 ¶ 25.) This description is
`
`approximate, and a higher level of training or skill might make up for less
`
`education, and vice-versa.
`
`VI. CLAIM CONSTRUCTION (37 C.F.R. §§ 42.104(b)(3))
`For inter partes review, the challenged claims must be given their broadest
`
`reasonable construction in light of the specification of the ʼ373 Patent. 37 C.F.R. §
`
`42.100(b). Petitioner addresses the meaning of certain claim terms in the course of
`
`comparing the claims to the prior art. Petitioner submits this manner of addressing
`
`the scope of the claims is appropriate for this proceeding, as it identifies the basis
`
`of Petitioner’s contentions why
`
`the claims,
`
`in
`
`their broadest reasonable
`
`construction in view of the specification, are anticipated by or would have been
`
`obvious in view of the prior art being discussed.
`
`Without further limiting the claims to other than their broadest reasonable
`
`construction, Petitioner submits the following constructions are relevant to the
`
`instant petition.
`
`“outlier”
`
`A.
`The term “outlier” should be construed as “any semiconductor device or part
`14
`
`
`
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`or data point associated with the device or part that on some measure falls above or
`
`below a threshold value.” (Ex. 1028 ¶¶ 66-67.) This is consistent with the ‘373
`
`Patent, which states that “output test data may then be compared to the outlier
`
`threshold limits to identify and classify the output test data as outliers.” (Id.; Ex.
`
`1001 at 13:63-65.) Figure 9 of the ‘373 Patent also depicts identifying parts as
`
`outliers when data associated with the part is above a threshold limit, including
`
`parts identified as “Bin 1 Outlier” and failing parts identified as “Test Limit
`
`Failures / Outlier.” (Ex. 1001 Fig. 9; Ex. 1028 ¶ 43.)
`
`“output report”
`
`B.
`The term “output report” should be construed as “any result of a test
`
`communicated or stored in any form.” (Ex. 1028 ¶ 44.) This is consistent with the
`
`‘373 Patent, which states that “[a]ny form, such as graphical, numerical, textual,
`
`printed, or electronic form, may be used to present the output report for use or
`
`subsequent analysis.” (Id.; Ex. 1001 at 18:2-4.) The ‘373 Patent also states the
`
`“output report may be provided in any suitable manner,” including by “an
`
`activation of an alarm.” (Ex. 1001 at 18:57-62; Ex. 1028 ¶ 44.)
`
`“section group of components on a wafer”
`
`C.
`The term “section group of components on a wafer” should be construed as
`
`“a group of components (e.g., semiconductor circuits) in any section of a wafer.”
`
`(Ex. 1028 ¶ 99.) This is consistent with the ‘373 Patent, which states that “[e]ach
`
`
`
`
`
`15
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`section group includes one or more section arrays, and each section array includes
`
`one or more sections of the same section types,” and that “[s]ection types comprise
`
`various sorts of component 106 groups positioned in predetermined areas of the
`
`wafer.” (Id.; Ex. 1001 at 8:2-7.) Also, in the Appeal Brief filed in the
`
`Reexamination, the patent owner argued that the “test data in the present patent
`
`relates to sectioning components on a wafer, rather than sectioning the wafers from
`
`other wafers.” (Ex. 1012 at 19.)
`
`“recipe file”
`
`D.
`The term “recipe file” should be construed as a “configuration data of any
`
`kind that would assist in the testing of the device under test or in the analysis of the
`
`test results.” (Ex. 1028 ¶ 85.) This is consistent with the ‘373 Patent, which states
`
`that “configuration algorithms, parameters, and any other criteria may be stored in
`
`a recipe file for easy access, correlation to specific products and/or tests, and for
`
`traceability.” (Ex. 1001 at 6:15-18 (emphasis added).) Moreover, computer files
`
`may exist as memory-resident files (e.g., library files) or on tangible storage
`
`mediums (e.g., on a disk drive). (Ex. 1028 ¶86.)
`
`“correlate the test data”
`
`E.
`The phrase “correlate the test data” should be construed as “any means by
`
`which test data may be associated, including being associated with a data point or
`
`something else.” (Ex. 1028 ¶ 110.) This is consistent with the ‘373 Patent, which
`
`
`
`
`
`16
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`
`recognizes correlating test data, for example to find similarities was not new when
`
`the application was filed. (Id. ¶109.) For example, the ‘373 Patent states the test
`
`system “applies conventional correlation techniques to the data, for example to
`
`identify potentially redundant or related tests.” (Id.; Ex. 1001 at 13:37-39.)
`
`“identify the outlier at run time”
`
`F.
`The phrase “identify the outlier at run time” should be construed as
`
`“identifying a part or data point falling above or below a given threshold value
`
`within minutes of the test equipment measuring the component and producing the
`
`data point based on the test, for example within minutes of the test equipment
`
`performing the test and storing the results.” (Ex. 1028 ¶ 119.) This is consistent
`
`with the ‘373 Patent, which states that the computer “performs the analysis at run
`
`time, i.e., within a matter of . . . minutes following generation of the test data.”
`
`(Ex. 1001 at 7:15-18.)
`
`VII. IDENTIFICATION OF THE CHALLENGE (37 C.F.R. § 42.104(B))
`A. All Independent Claims are Unpatentable Based on O’Neill
`(a) O’Neill - U.S. Patent No. 6,366,108
`U.S. Patent 6,366,108 (“O’Neill”) (Ex. 1019) is directed to detecting defects
`
`within an electrical circuit, such as a semiconductor device, by analyzing quiescent
`
`current ( “IDDQ”) drawn by the device. (Ex. 1019, Title, 1:9-23 Ex. 1028 ¶ 45.)
`
`O’Neill discloses using test system 10, including a computer (computer system 31
`
`implementing software analyzer 22) configured to analyze data received from
`
`17
`
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`semiconductor test equipment (i.e., state generator 15, power supply unit 17, and
`
`current meter 18), to detect whether a device under test (circuit 14) is defective.
`
`(Ex. 1028 ¶ 45.) Figure 1 of O’Neill is representative of the test system 10:
`
`(Ex. 1019 FIG. 1)
`
`
`The test system 10 tests complementary metal oxide silicon (CMOS)
`
`integrated circuits 14 (i.e., a semiconductor device or component). (Ex. 1019 at
`
`4:15-17; Ex. 1028 ¶ 46.) Using the state generator 15, input signals are transmitted
`
`to the circuit and “can be adjusted to transition the circuit 14 into different states”
`
`during a test. (Ex. 1019 at 4:15-22.) While in various test states, power supply
`
`current is passed to the circuit 14 by the current meter 18, which also monitors the
`
`current and provides a test signal to analyzer 22. (Id. at 4:28-39.) O’Neill explains
`
`that the test signal may be a voltage signal or a “digital signal having a digital
`
`value corresponding with the current value of IDDQ.” (Id. at 4:34-44.)
`
`Analyzer 22 is described by O’Neill as “implemented in software” operating
`18
`
`
`
`
`
`
`
`
`U.S. Patent No. 6,792,373
`
`on computer system 31 (see, e.g., id. at 4:49-51, Fig. 2; Ex. 1028 ¶ 47). “The
`
`analyzer 22 is designed to receive the test signal and to detect defects in the circuit
`
`14 based on the test signal.” (Ex. 1019 at 4:45-46.) The analyzer 22 detects defects
`
`by comparing the value of the test signal to statistical reference or threshold values.
`
`For instance, O’Neill states that the “analyzer 22 . . . is configured to calculate or
`
`otherwise determine upper and lower threshold values for the test signal.” (Id. at
`
`5:35-37.) Using the calculated threshold values, the analyzer 22 identifies outliers
`
`in test data received from the test system 10. (Ex. 1028 ¶ 47.)
`
`O’Neill calculates an upper threshold value by adding an “outlier margin
`
`value” to a measured current signature for the circuit in a defect free state, and
`
`calculates a lower threshold value by subtracting the outlier margin value. (Ex.
`
`1019 at 5:46-6:7; Ex. 1028 ¶ 48.) In this regard, O’Neill calculates a standard
`
`deviation of sample IDDQ data by performing an iterative linear regression
`
`(removing outliers at each iteration) on a sample population of test data. (Ex. 1019
`
`at 6:47-57; Ex. 1028 ¶ 48.) The result of the linear regression is a “fitted line” or
`
`“curve” that represents a circuit’s “defect free behavio