United States Patent [19]
`van Phuoc et al.
`
`[54]
`
`[75]
`
`[73]
`
`[21]
`[22]
`
`[62]
`[5 l]
`[52]
`[5 3]
`
`[5 6]
`
`BATTERY PACK HAVING A PROCESSOR
`CONTROLLED BATTERY OPERATING
`SYSTEM
`
`Inventors: Duong van Phuoc. Eching; Rudi
`Wieczorek. Munich; Elmar Zeising.
`Haindl?ng. all of Germany; Louis W.
`Hruska. Northboro. Mass.; Alwyn H.
`Taylor. Wellesley Hills. Mass; Daniel
`D. Friel. Woburn. Mass; Matthew P.
`Hull. Jamestown. Rl
`
`Assignee: Duracell, Inc.. Needham. Mass.
`
`Appl. No.:
`473,340
`Jun. 7, 1995
`
`Filed:
`
`Related US. Application Data
`
`Division of Ser. No. 336,945, Nov. 10, 1994.
`
`Int. Cl.6 ............................ .. H01M 10/44; H02] 7/00
`US. Cl. ............................ .. 320/30; 320/48
`Field of Search ...................... .. 320/5, 19. 20.
`320/22. 30. 35. 48, 324/426; 361/96. 106;
`364/483. 350. 550
`
`References Cited
`
`U.S. PATENT DOCUlVIENI'S
`
`3,971,980
`4,238,839
`4,289,836
`4,377,787
`4,390,841
`4,583,034
`4,595,880
`4,677,363
`4,709,202
`4,716,354
`4,724,528
`4,725,784
`4,737,702
`4,743,831
`4,803,416
`4,885,523
`4,947,123
`
`7/1976
`12/1980
`9/1981
`3/1983
`6/1983
`4/1986
`6/1986
`6/1987
`11/1987
`12/1987
`2/1988
`2/1988
`4/1988
`5/1988
`2/1989
`12/1989
`8/1990
`
`Jungfer et a1. .
`Redfern et al. ......................... .. 365/96
`
`Lemelson .
`Kikuoka et a1. .
`Martin et a1. .
`
`Mam'n .
`
`Patil .
`
`Kopmann .
`Koenck et al. ......................... .. 320/43
`
`Hacker .
`
`Eaton .
`Peled et a1. .
`
`Koenck .
`
`Young .
`Abiven et a1. .......................... .. 320/44
`
`Koenck .
`
`Minezawa .
`
`US005652502A
`Patent Number:
`Date of Patent:
`
`[11]
`
`[45]
`
`5,652,502
`Jul. 29, 1997
`
`4,949,046
`
`8/1990 Seyfang .
`
`(List continued on next page.)
`
`OTHER PUBLICATIONS
`Markus Bullinger. “Quick Cahrging with Intelligence-An
`IC Controls NiCad and NiMH Battery Chargers.” Elec
`tron/‘k, 42. No. 6. Mar. 23. 1993. pp. 74-77.
`Patrick Guelle. “Integrated Circuits for Rapid Chargers”.
`Electronique Radio Plans, Feb. 1993. N0. 543. pp. 57-64.
`Jacques Robert. et al.. “A 16-bit Low-Voltage CMOS A/D
`Converter.” IEEE Journal of Solid State Circuits, vol.
`SC-22. No. 2. Apr. 1987, pp. 157-159.
`
`Primary Examiner—-Peter S. Wong
`Assistant Examiner-——Gregory J. Toatley. Jr.
`Attorney, Agent, or Firm-Scully. Scott. Murphy & Presser
`
`[57]
`
`ABSTRACT
`
`A smart battery device which provides electrical power and
`which reports prede?ned battery parameters to an external
`device having a power management system, includes: at
`least one rechargeable cell connected to a pair of terminals
`to provide electrical power to an external device during a
`discharge mode and to receive electrical power during a
`charge mode, as provided or determined by the remote
`device; a data bus for reporting prede?ned battery identi?
`cation and charge parameters to the external device; analog
`devices for generating analog signals representative of bat
`tery voltage and current at said terminals. and an analog
`signal representative of battery temperature at said cell; a
`hybrid integrated circuit (IC) having a microprocessor for
`receiving the analog signals and converting them to digital
`signals representative of battery voltage. current and
`temperature. and calculating actual charge parameters over
`time from the digital signals. the calculations including one
`calculation according to the following algorithm;
`
`wherein EC is a function of battery current and temperature;
`and I: is a function of battery temperature and CAPFC.
`Superimposed on this equation is reset logic. that self
`corrects the value of CAPFC with a capacity calculation at
`each full charge (EOC) and each end of full discharge.
`
`32 Claims, 31 Drawing Sheets
`
`/.
`
`130
`
`In
`
`an
`
`AID
`
`23
`
`9
`
`’ an 01 as
`
`1
`
`mam
`ready Iraq
`-l
`
`.1 . i. 23
`Standby
`
`Apple Inc., et al.
`Exhibit 1029
`Apple Inc., et al. v. Global Touch Solutions, Inc.
`IPR2015-01174
`
`Exhibit 1029, Page 001
`
`

`

`5,652,502
`Page 2
`
`US. PATENT DOCUMENTS
`4961043 10/1990 Koenck
`4,965,733 10/1990 Bauer et a1. .......................... .. 364/483
`5,027,294
`6/1991 Fakruddin 6141..
`5,043,651
`8/1991 Tamura.
`5,047,961
`9/1991 Simnsen_
`5,130,659 7/1992 Sloan.
`5,196,779 3/1993 Alexandres et a1 7
`5,200,639 4/1993 111mm 61 a1,
`5,216,371
`6/1993 Nagai.
`
`5,254,928 10/1993 Young 6131..
`5’278’487
`1/1994 Koenck‘
`5284719 2/1994 Mud“. m1"
`5,287,286 2/1994 Nmmmya
`5,315,228
`5/1994 HESS et a1. .
`5,321,627
`6/1994 Reher.
`5325041 6/1994 Bn'ggs
`5,341,084
`8/1994 Gotoh et a]. ............................ .. 320/44
`5,349,535
`9/1994 Gupta ......... ..
`. 364/483
`5,455,499 10/1995 Uskali et
`........................... .. 320/43
`
`Exhibit 1029, Page 002
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 1 of 31
`
`5,652,502
`
`>mmt.<m
`
`Fad—2m _.o_u_
`
`Exhibit 1029, Page 003
`Exhibit 1029, Page 003
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 2 of 31
`
`5,652,502
`
`mmmm
`
`No
`
`momg
`
` .
`
`mm~
`
`NVLn
`
`___
`
`Exhibit 1029, Page 004
`Exhibit 1029, Page 004
`
`.u__mmEWE"
`
`IF326m0mm0mg
`
`H.3m
`
`_omq
`
`Nowq
`
`mom;
`
`¢qu
`
`meo
`
`kaoomo
`
`2.0mo
`
`
`
` _
` #
`
`wl
`
`562:8_Q53_
`
`9uo.*m_M22033
`
`
`
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 3 0f 31
`
`5,652,502
`
`.___
`
`”20mEssen.
`
`mantnm652:.
`
`—S
`
`
`
`_m_
`
`__
`
`NmUlrmmVB
`
`_m.
`.026owl.__
`:::L_kmmmmmmWmmzém
`His:
`_a.-co.£me'6_and”?mw_V_9.78.95_
`
`LT
`
`00>
`
`mud;
`
`Exhibit 1029, Page 005
`Exhibit 1029, Page 005
`
`

`

`U.S. Patent
`
`Jul. 29, 1997
`
`Sheet 4 of 31
`
`5,652,502
`
`Woke up
`
`/
`
`2|
`N
`
`Bus
`request
`B it
`25
`Yr
`r r ~00
`initialization
`Handle request
`\
`|
`
`t30
`f
`'Disobie bus
`requests
`Enable A/D
`
`'
`
`Standby ~23
`
`Obtain row I,
`U,und T values
`i4!
`1'
`\__36' Am
`meusufemem
`ready ?og
`=
`
`1
`
`{ I45
`Exit
`x1022“
`
`/ I44
`Enter sample
`mode
`
`146W
`Set getvniues
`:0
`
`Disable A/D
`converters
`
`FIG. 3
`
`$48
`i f
`Set
`getvolues=t
`‘49
`' /
`
`Start A_/D
`conversion
`
`v f '5‘
`Capacity
`calculation
`
`{152
`Alarm
`controt
`['54
`Charger
`controt
`[I56
`LED display
`
`‘58W
`Enable bus
`requests
`(23
`Standby
`
`Exhibit 1029, Page 006
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 5 0f 31
`
`5,652,502
`
`Fl G .4
`
`Von
`
`I’ w ‘E H m m E w — w E 7
`
`60 l
`\~I
`
`BCmdQQP
`
`Reference '
`
`#62
`I.25V
`
`Voltage
`divider and
`buffers
`
`'
`I
`
`66
`8
`
`I
`64
`
`AGND
`
`FulI
`scale
`
`DELTA SIGMA CONVERTER
`
`Current I
`or
`I
`Voltage ——I->
`or
`Temp.
`I
`
`68
`I \
`
`'
`I
`
`-
`
`t
`ADC
`
`Comm! LogIc
`
`I
`I
`I
`
`I
`I
`
`I
`
`I
`|
`
`I
`l:69
`
`I
`
`L_ _ __ __ _ _ _ w _ __ ...1
`
`FIG. 5A
`AI
`<bI-—
`
`SI\
`CI :1
`
`A4
`‘194
`
`S21 S21
`A3
`A2
`$2
`$3
`
`F\G.5B
`
`AI
`(DI "I
`SI\_
`CI__
`
`S
`4
`
`II)
`A4 4
`
`s2\ 83
`I
`q>2A2 (D3 A3
`
`Exhibit 1029, Page 007
`
`

`

`US. Patent
`U.S. Patent
`
`Jul. 29, 1997
`Jul. 29, 1997
`
`Sheet 6 of 31
`Sheet 6 0f 31
`
`5,652,502
`5,652,502
`
`0.9m
`m .91
`
`w :5 x 2.
`
`“12 2w
`mm {a
`
`22.2% a
`
`s2 2%
`
`a
`
`a
`
`N:
`
`3 3 Z
`
`a?
`
`\ so J /
`
`m
`
`:5
`
`J z. A/
`S
`
`o:
`
`N:':5:z_k:on"M.a:5
`
`a.a
`
`_m:8.5...522m{as
`2:ao:
`
`"H.
`
`28mimam;a
`
`Exhibit 1029, Page 008
`Exhibit 1029, Page 008
`
`
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 7 0f 31
`
`5,652,502
`
`ENEanRpmMnEVEfi_H.E.E.MH
`
`0hPowmmwm1:2:
`
`Aozo<
`
`
`
`mm<xmmo20:.4owl—.2./\HHAbAHkmmumé
`mmaimozfimmmmwxrrnfl2F<mmowwMIZA
`
`
`Exhibit 1029, Page 009
`Exhibit 1029, Page 009
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 8 of 31
`
`5,652,502
`
`
`
`On.mnoE«357300.
`
`
`
`m_anmT.M\/mnoE_oEl_oz
`
`09
`
`
`
`32:_oELoz?\.\
`
`<E072U
`
`00.E
`
`mm.
`
`mmo;
`
`U920
`
`m.8.69m:m.u+m.Sheen:5
`
`.QMJ
`
`6.28-553
`
`28-0300
`
`kmmcamflma1
`mmNmmZ.
`
`9:mmm22332mam
`
`W1|>||J
`Etcoo896:0
`
`Exhibit 1029, Page 010
`Exhibit 1029, Page 010
`
`
`
`
`
`
`

`

`US. Patent
`US. Patent
`
`Jul. 29, 1997
`Jul. 29, 1997
`
`Sheet 9 of 31
`Sheet 9 0f 31
`
`5,652,502
`5,652,502
`
`67
`
`la
`
`./
`
`
`
`Exhibit 1029, Page 011
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 10 0f 31
`
`5,652,502
`
`N
`
`2Q @.@@@@@Q
`
`
`
`%wmml \‘vmwl mama)
`
`
`
`hum mmm mmm Em Cam
`
`mm .oE
`Pm< mOEa
`
`
`
`
`Q A. |_.. A. 4. 4. J1 URN; G G G G G g G Q Q
`
`4 A. H H UmN;
`
`0 A. U‘ Jl A. 4| 4| 4.
`
`
`
`U A. .w A. u. AUNN?
`
`W) J1 911%; 491GB;
`
`/
`
`Exhibit 1029, Page 012
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 11 0f 31
`
`5,652,502
`
`FIG. IO
`
`85
`
`W90
`I
`H,_
`.
`_____L__
`T
`low if v00 2v
`
`f Circuit
`II‘ To
`It
`
`Oscillator
`
`85
`\
`POR high If v00 2v
`
`V79
`
`65
`VBUF (
`
`_
`l
`RAM
`T C4
`=330nF v58
`I
`I
`
`VDD
`Power $1
`PR4
`I
`
`F l G. I I
`
`Z0
`
`8 J90
`
`82
`I
`
`II\
`R5
`
`89b
`
`'2 1
`83
`‘Li
`72
`
`\
`I50
`
`IVSS
`
`N7?!)
`
`)8/0
`890
`9/
`76
`
`+
`
`'
`
`ya
`k OuIpuI
`
`l3
`
`Exhibit 1029, Page 013
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 12 of 31
`
`5,652,502
`
`I1 2
`
`from F'ig 13A
`Convert raw AID
`205
`k current and
`voltage values to
`actual "I" and "U"
`
`200
`
`Enter sleep
`
`213
`HP turns off
`A/D converter /
`
`$
`uP turns off 455
`KHZ
`oscillator
`
`216
`—-/
`
`217
`‘l
`Enable wake-up
`comparator J
`circuit
`r
`218
`.
`uP sets itself
`for sleep \J
`
`215
`Convert raw ND
`temperature value /
`to actual t and
`scale T value
`i
`Check for over
`temperature
`condition
`
`222
`/
`
`224
`I
`f l
`Per orm d T d t
`_
`calculatlon to \J
`determlne d t
`t
`226
`Perform internal
`temperature check M
`l
`Perform dp/dt
`calculation to
`determine (1 p
`
`227
`r...)
`
`Wakeup J
`comparator
`(‘MW-“wigs”
`Slgna s
`221
`f
`Turn on up AID, /
`oscillator and
`ASIC circuits
`
`go to step 100
`Fig. 3
`
`I
`
`& Set E00 ?ag
`_ Set terminate
`discharge alarm
`‘
`
`264
`S
`82225931222
`discharge alarm
`-Cap reset disabled
`
`go to step 165
`Fig. 1 3A
`
`Exhibit 1029, Page 014
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 13 0f 31
`
`5,652,502
`
`Fl a. BA
`
`l5|
`From Fig.3 /
`P f;
`er orm
`‘UT
`calculation
`l
`Update average “A65
`current I Avg
`
`N200
`
`Clear self- NW2
`discharge flag
`
`I75
`5
`
`—State=Ci_3
`~Set selfdischarge
`flag
`‘
`
`impunity
`increasing
`I80
`Y ,/
`Set state
`as CI
`
`4
`
`I82
`I
`Set state
`as CD
`
`I84
`N
`
`To step l92
`Figl3B
`
`Capacity
`reset flag enabl -
`
`To step I92,Fig.l3B
`
`—Set remaining capacity
`as function of WT
`residual capacity value
`-Reset error re ister
`—Disable capaci y reset
`L———-————-———>To step l92,Fig.|3B
`
`Exhibit 1029, Page 015
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 14 0f 31
`
`5,652,502
`
`from step 190 w from step 189
`Determine if state
`change occurred
`
`.1
`
`Check self - discharge
`300
`k-~
`timer
`i
`
`Get self - discharge
`rate as a function of
`S00 and T from look - \J
`up table
`
`305
`
`Capacity
`decreasing .7
`
`315
`
`/
`
`calculate decrease in
`capacity since last
`state change
`320
`&
`(
`increment charge to
`self ~ discharge for
`error calculation
`
`325
`
`l
`
`Increment capacity
`integral by self ~
`discharge rate
`
`400
`
`/
`
`l‘—"_ _ _ _ _ __
`
`Perform current
`integration
`
`198
`
`Capacity
`increasing ?
`
`500
`\__. Perform end
`conditions C l
`L
`
`600
`
`Perform and
`conditions C D
`l
`l_> go to step 152 FIG 3
`
`Exhibit 1029, Page 016
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 15 of 31
`
`5,652,502
`
`400
`/
`f 4l2
`Clamp State of
`Charge = o
`
`Y
`
`4l0
`L Calculate
`stateof charge
`relative to_
`full capacity
`
`4l5
`‘
`\-\ Calculate
`0 rate
`
`4i8
`
`Capacity
`decreasing
`?
`
`- K422
`Integrate charge
`for current
`discharge cycle
`
`45!
`(
`i
`Get residual capacity
`as a function of C
`rate and T from LUT
`
`Self discharge
`lag not set
`
`42° 7
`Get charge
`efficiency factor
`as a function of
`state of charge,
`C rate and T
`from LUT
`
`435
`
`/
`Calculate charge
`to increment the
`integration
`
`High discharge
`rate and E00
`flag set '?
`
`Disable resets
`(reset flag= li
`
`440 7
`
`Calculate charg
`to increment the
`inte ration L _l
`'t
`445k 1. integrate charge for
`error calculation
`2. Calculate error
`3.lntegrate charge for
`capacity calc.
`
`FlG.l3C
`
`End integration
`
`Exhibit 1029, Page 017
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 16 of 31
`
`5,652,502
`
`From step 50l
`
`F I G. l 4 A
`500
`/
`
`State of
`charge) 20% of full
`chage value .
`
`Clear full dlschar ed
`smtus ?gq
`9
`
`5l0
`
`Dt/dl
`trigger enable
`condition met and
`dT) threshold
`limil
`
`go to step
`540,
`Fig.l4A
`
`from
`
`step 555
`520
`(J
`Q
`Set capacity = full
`capacity
`Set error registers
`to zero
`
`Clear error overflow
`flag
`
`53o
`
`Charger
`still on?
`
`532
`
`t
`t
`$238 5 ep
`Fig ‘4B
`
`Accumulate
`overcharge in
`overcharge
`register
`
`Remalning
`capacltyz
`full capacity
`
`go to step
`575
`
`535
`\
`get
`overcharging
`alarm
`
`1
`
`G0 to slep 575
`
`Exhibit 1029, Page 018
`
`

`

`U.S. Patent
`
`Jul. 29, 1997
`
`Sheet 17 0f 31
`
`5,652,502
`
`FIG.I4B
`
`From step 5l2
`
`L
`
`Learn
`number of cells
`
`700
`
`570
`
`LSet EOC flog
`2.8et cepecity= 95%
`full cup.
`3.Cleor error registers
`4.Clec|r error overflow
`?ag
`5. Set fully charged
`status flog
`
`G010 step 575
`
`Exhibit 1029, Page 019
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 18 0f 31
`
`5,652,502
`
`From step 510
`
`FIG.|4C
`
`Char e
`current clue
`and d\/ trigger
`reached
`
`charge) I50% and
`C/S (Crate( 6/50
`
`Y
`
`730
`
`Learn
`number of cells
`525i )
`Set EOC ?ag
`
`From
`step
`535
`
`From
`step
`514
`
`From
`step
`570
`
`55f
`
`Set futly
`charged status
`?ag
`
`‘
`
`i
`
`I
`
`575A Set terminate
`charge alarm
`
`Go to step 520
`
`End
`
`Exhibit 1029, Page 020
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 19 of 31
`
`5,652,502
`
`705
`
`FlG.l4D
`
`Col ibroted
`?
`
`/700
`
`
`
`
`
`Voltage >25
`
`Set number
`
`
`
`
`
`
`of cells= 9
`Set number
`Set number
`
`of cells = 4
`of cells= 6
`
`
`
`
`
`
`
`
`
`Set EOD
`Cutoff voltage
`=number of
`cells (LOZV)
`
`Exhibit 1029, Page 021
`Exhibit 1029, Page 021
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 20 of 31
`
`5,652,502
`
`600
`
`From step 60!
`Fl G 15A
`605
`X
`625
`‘lt'o
`
`
`Voltage
`5 ep
`
`)EDV voltage
`N
`640
`
`
`
`-lus hysteresis
`
`
`
`Clear charging
`alarms
`
`6l5
`
`Capach
`
`
`( calcula ed
`
`error
`?
`
`6l8
`
`
`
`
`Set fully
`dlschar ed
`status
`ag
`
`
`
`6l9
`
`
` SOC
`( hysteresis
`
`value (SOC
`620
`39%)
`
`
`
`
`
`Clear fully
`charged status
`flog
`
`
`
`
`Cycle Count
`flag clear and
`capaclty< I57.
`
`
`nomacup
`
`
`
`
`
`
`l.lncrement number
`of cycles
`ZCycle count flag
`set
`
`Exhibit 1029, Page 022
`Exhibit 1029, Page 022
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 21 of 31
`
`5,652,502
`
`From step625
`
`FIGJSB
`
`
`
`
`EOD fla
`set AN
`
`
`resets enabled
`
`(flaq=0)
`
`
` EOD flag
`
`
`
`lCalcu'ate present
`capacity value a
`last full+capacity
`
`residual capacity
`2. Clear EOC flag
`
`
`
`645
`
`set AND
`
`error value (8 %
`of full cap.
`
` Reset full capacity
`
`
`EDV
`
`Current=0
`
`0R
`
`
`C—rate (EDVC—rate
`AND CAP. Reset
`nabled
`
`660
`
`
`
`
`Set EOD current=
`Set C—rate;
`
`delayed capacity
`
`reset: present
`
`residual capacity
`Set delay capacity
`
`flags after EOD
`
`
`Exhibit 1029, Page 023
`Exhibit 1029, Page 023
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 22 0f 31
`
`5,652,502
`
`
`
`Decode command
`code
`count. = Z
`
`
`
`750
`
`FIG.I6
`
`
`
`Timeout
`or error
`
`763
`
`Set Unknown
`error
`
`
`
`
`
`
`
`
`
`
`
`
` Access
`denied
`
`Set
`
`Unsupported
`Command bit
`
`
`
`Requires
`Calculation
`
`
`
`758 b
`
`
`
`
`
`
`Terminate
`Perform
`erminate.
`transmission
`Write- Black
`transmission
`
`
`
`
`
`
`
`
`End handie request
`
`Exhibit 1029, Page 024
`Exhibit 1029, Page 024
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 23 of 31
`
`5,652,502
`
`
`
`ERROR or
`
`TIMEOUT
`
`
`
` [Aar] : lac—DATA
`
`
`
`decrement count
`Adr= Adr + I
`
`787
`
`
`
`790
`
`
`788
`
`
`
`89
`
`
`
`
`
`
`Set
`unknown error
`
`ermmqte _
`tronsmtssmn
`
`
`Set BAD SIZE
`
`
`@N
`
`End write block
`
`
`
`Exhibit 1029, Page 025
`Exhibit 1029, Page 025
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 24 of 31
`
`5,652,502
`
`r-”
`
`FIG.!8
`
`800
`
`/
`
`
`802
`
`
`
`
`
`
`
`
`
`
`Data b 16
`on
`entere
`IZC bus
`
`
`
`Ackbit
`55;,”
`received
`stop or
`
`timeout
` IZC doro= [Adr]
`
`
`
`decrement count
`
`increment [Adr]
`
`8|8
`
`iostbyie
`
`Set
`flog
`
`82
`
`Stop bit
`.
`reeleved
`9
`
`
`
` End Read Block
`
`
`Set unknown
`error and
`terminate transmit
`
`Exhibit 1029, Page 026
`Exhibit 1029, Page 026
`
`I Iil I ‘
`
`|
`I
`;
`
`II li i
`
`:
`{
`L
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 25 of 31
`
`5,652,502
`
`90:
`
`‘52
`
`/
`
` Itf-It f _ err
`
`AL_Rem_CAP
`
`>
`
`FIGJ9A
`
`906
`
`Set
`
`REM_CAP_.ALARM
`
`Clear
`REM-CAP.. ALARM
`
`908
`
`
`Calculater C _ Rate
`based on avg .
`
`current
`Obtain residual
`
`capacity (C_rate)
`
`
`
`
`
`9|O
`
`AL..RE>M.TIME
`
`
`
`Calculate flme==
`
`Average Time To
`
`Empty
`
`
`
`Time
`
`<
`
`
`
`
`AL-REM-TIME
`
`92|
`
`Se?
`
`REM.TIME_ALARM
`
`
`
`Clear
`
`REMJIME .. ALARM
`
`
`
`Go to FIG. 198
`
`Exhibit 1029, Page 027
`Exhibit 1029, Page 027
`
`

`

`Decremem‘ alarm
`
`I?
` broadcasl limer - Set alarming flag
`
`-Set alarm broadcasl
`
`iimer to zero
`
`—Alarm sent to host
`fia- set
`
`
`US. Patent
`
`Jul. 29, 1997
`
`Sheet 26 of 31
`
`5,652,502
`
`From FIG.
`
`|9A
`
`926
`
`alarming flag
`
`
`FiG.i9B
`
`
`Any
`925
`
`alarm bit
`
`set
`
`
`Clear
`
`
`Alarming
`flag
`
`cleared
`
`
`930
`
`
`
`
`
`Alarm broadcasl
`time =.@'
`
`
`
`
`7
`
`935
`
`945
`
`
`
`Siadr2=Hosl
`S d
`Comcode==BaHery
`3"
`Data Adr2=
`message
`
`AL_STATUS-L
`
`
`
`
`lo legginf‘lag
`fiesel broadcast
`
`
`
`
`Clea red
`iimer=N_ALARM
`
`
` -Toggie alarm lo
`?
`
`
`host
`
`
`
`947
`
`
`
`Siadr I=Charqer
`
`
`
`Send
`alarwito
`
`
`End alarm
`control
`
`charger
`
`?
`
`
`Exhibit 1029, Page 028
`Exhibit 1029, Page 028
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 27 of 31
`
`5,652,502
`
`Battery
`in s yste m
`I?
`
` 850 )54
`
`
`
`
`
`FIGZO
`
`868
`
`
`
`Decrement message
`timer
`
`
`
`Message
`
`timer timed
`out
`
`?
`
`
`
`
`
`-Reset message
`timer
`-Calculate charging
`
`current
`
`
`
` Charging
`Current= (2)
`
`
`
`Just
`
`
`SlAdr == CHARGER
`inserted
`
`ComCode ==CHAR-CURR
`
`
`
`7
`Data Adr == Charg'ng _
`
`
`
`Ctear.
`current- L
`
`
`Capacnty-made
`
`
`bit and charger.
`
`
`mode bit
`- Message time =l
`
`- offline = Qt
`
`
`
`- Clear Cap_mode and
`chargermade bits
`
`
`
`
`Set constant
`
`
`current
`harger- mode
`
`bit cleared
`charge variable
`
`
`
`’?
`
`
`Y 86l
`
`
`
`
`e70
`
`872
`
`874
`
`End
`charger control
`
`Exhibit 1029, Page 029
`Exhibit 1029, Page 029
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 28 of 31
`
`5,652,502
`
`FIGZIA
`
`945
`/
`
`To FIG. 228
`
`Set slave
`
`address
`
`Set battery as
`master
`
`Clear terminate
`
`transmissmn
`
`953
`
`954
`
`Data
`
`received
`
`
`
`
`?
`
`957
`
`'t
`T
`ransml
`battery address
`
`(Command Code)
`
`958
`
`
`
`
`Error
`
`or
`T' 301
`"1}
`u
`
`N
`
`To FIG. 228
`
`Exhibit 1029, Page 030
`Exhibit 1029, Page 030
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 29 of 31
`
`5,652,502
`
`FIG. 2m
`
`FromFlG. ZIA
`
`Date
`
`FIG. 2H3
`Weep
` 950
`
`received
`
`'?
`
`
`
`Transmit
`I 5*
`by te of data
`
`Error
`
`_ or
`time out
`
`
`
`
`Data
`received
`
`965
`
`
`
`968
`
`Transmit 2 "d
`byte of data
`Error
`
`
`. or
`firm out
`
`
`969
`
`
`Date
`received
`
`?
`
`
`
`973
`
`
`
`
`Terminqte
`tronsmnssmn
`
`End send
`message
`
`Exhibit 1029, Page 031
`Exhibit 1029, Page 031
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 30 of 31
`
`5,652,502
`
`FlG. 22A
`
`
`
`
`Residual
`capacity
`
`FIG. 228
`
`Discharge
`
`Self
`
`Exhibit 1029, Page 032
`Exhibit 1029, Page 032
`
`

`

`US. Patent
`
`Jul. 29, 1997
`
`Sheet 31 of 31
`
`5,652,502
`
`FIG. 22C‘ 95% soc
`
`|.O
`
`CHARGEEFFICIENCY
`
`F| G 23A
`
`OJC RATE OF CHARGE”
`
` 2.307 + 0.078= 2.385 Ah
`
`Exhibit 1029, Page 033
`Exhibit 1029, Page 033
`
`

`

`1
`BATTERY PACK HAVING A PROCESSOR
`CONTROLLED BATTERY OPERATING
`SYSTEM
`
`CROSS~REFERENCE
`
`This application is a divisional of US. Ser. No. 08/336.
`945. filed Nov. 10. 1994.
`1. Field of the Invention
`
`The present invention relates to generally to the art of
`rechargeable batteries and more specifically to a smart
`battery for use in an intelligent device having power man-
`agement capabilities. The invention is a smart battery appa-
`ratus for controlling the operation of rechargeable Nickel
`Metal Hydride (NiMH) or Nickel Cadmium (NiCad)
`batteries. and the like. to enable the reporting of accurate
`information to the intelligent device for power management
`and charge control specific to the battery’s state of charge
`and chemistry.
`2. Description of the Prior Art
`The advent of intelligent portable electronic devices such
`as notebook computers. video cameras. and cellular phones
`has enabled the development of smart rechargeable batteries
`that can communicate with the intelligent device to provide
`accurate information on the battery’ s present state of charge.
`and how best to recharge the battery to maintain maximum
`battery life. thus enabling the highest number of charge—
`discharge cycles. A user of such intelligent portable devices
`utilizing such smart batteries will not only know how much
`charge is left in the battery. but battery run time at various
`rates of power consumption. This enables the user to select
`a mode of operation that will enable maximum service life
`on the remaining state of charge and. how long the device
`will continue to operate.
`Prior art rechargeable battery units have been provided
`with means for generating some desired information to their
`users. including for instance. a charge monitor and fuel
`gauge such as that disclosed in US. Pat. No. 5.315.228
`which discloses a method for calculating state of charge and
`reporting run time to empty to the host computer system.
`However. there is a need for a rechargeable power unit
`that will accurately maintain its own state of charge infor-
`mation even when nominally fully discharged such that a
`user will have instantaneous access thereof. Moreover. there
`is also a need for an intelligent rechargeable battery that can
`provide the user with an accurate prediction of its remaining
`operating time at various levels of power consumption. The
`user of such an intelligent device. such as a portable
`computer. can thus elect to power down a hard disk drive to
`extend the operation of the portable computer for a longer
`period of time than would have been possible at the higher
`rate of power consumption.
`SUMNIARY OF THE INVENTION
`
`Accordingly. it is an object of the present invention to
`provide a smart battery device for use with a rechargeable
`battery to be installed in a host computer that will optimize
`the performance of the rechargeable battery throughout its
`life cycle.
`It is another object of the instant invention to provide a
`smart battery device that includes a microprocessor for
`controlling a rechargeable battery that performs battery
`capacity calculations for communication to a host computer
`device or a smart battery charge device.
`It is still another object of the instant invention to provide
`a smart battery device that includes a microprocessor for
`
`10
`
`15
`
`20
`
`25
`
`30
`
`35
`
`4O
`
`45
`
`50
`
`55
`
`65
`
`5,652,502
`
`2
`
`controlling a rechargeable battery and that provides intelli-
`gence in the form of present state of charge and battery
`charge parameters to a host device for communication to a
`smart charger.
`It is yet still a further object of the instant invention to
`provide a smart battery device that includes a microproces-
`sor for controlling a rechargeable battery that monitors
`battery operating parameters such as voltage. current. and
`temperature to thereby enable either a rapid charging rate or
`an optimal charging rate from any charged state.
`Still yet another object of the instant invention is to
`provide a smart battery device that includes a microproces—
`sor for controlling a rechargeable battery that calculates
`predictive data such as the battery’s remaining life at the
`current rate of drain and at alternate rates of drain.
`
`It is still a further object of the instant invention to provide
`a smart battery device that is an application specific inte—
`grated circuit (ASIC) having analog and digital components.
`Furthermore. another object of the present invention is to
`provide a smart battery device that includes an analog to
`digital (A/D) converter for measuring battery charge param-
`eters such as voltage. current. and temperature.
`Yet still another object of the present invention is to
`provide a smart battery device having an A/D converter with
`a single positive power supply that is capable of bipolar
`operation for converting both positive and negative analog
`signals representing battery charge and discharge currents.
`respectively.
`Another object of the instant invention is to provide a
`smart battery device as above wherein the analog and digital
`components of the ASIC comprise CMOS semiconductor
`technology designed for improved accuracy. and high A/D
`converter resolution with minimal power consumption.
`Still another object of the present invention is to provide
`a smart battery device having a microprocessor that. when
`nominally discharged. will place itself in a sleep mode with
`virtually no power consumption.
`Yet a further object of the present invention is to provide
`a smart battery device that includes a microprocessor with
`RAM memory. and comprises means for retaining RAM
`memory contents when the device is in a sleep mode.
`Yet still a further object of the invention is to provide a
`smart battery device that comprises short circuit protection
`means for preserving RAM memory contents when battery
`is temporarily short circuited.
`Another object of the instant invention is to provide a
`smart battery device that includes a ROM memory that is
`manufactured by a process that facilitates the programming
`of ROM in an upper or respectively later produced layers.
`Yet furthermore. an object of the instant invention is to
`provide a smart battery device that includes a ROM memory
`device whereby the programming of the ROM is effected in
`a metal mask
`
`Furthermore. an object of the instant invention is to
`provide a smart battery device having incorporated therein
`an error treatment algorithm. for taking into account mea—
`surement errors. interpolation from look-up tables. etc..
`wherein the errors are considered to be a function of time.
`It is contemplated that if a total error is larger than a
`predetermined value. certain operating modes are disabled.
`and. in particular. variables are substituted by default values
`to result in a smaller error. In case of displayed information.
`such as LED battery pack display. the error can be addi-
`tionally taken into account. for e.g.. a quantity of: capacity—
`total error in capacity. may be displayed If an error that is
`
`Exhibit 1029, Page 034
`Exhibit 1029, Page 034
`
`

`

`5,652,502
`
`3
`too big is produced. the end criterion for determining end of
`charge condition may be changed. for e.g.. using a change in
`battery voltage instead of the error influenced criterion.
`These and other objects of the present invention are
`attained with a smart battery device which provides electri—
`cal power and which reports predefined battery parameters
`to an external device having a power management system.
`wherein the battery includes:
`(a) at least one rechargeable cell connected to a pair of
`terminals to provide electrical power to an external
`device during a discharge mode and to receive electri—
`cal power during a charge mode. as provided or deter—
`mined by said remote device.
`(b) a data bus for reporting predefined battery identifica-
`tion and charge parameters to the external device.
`(c) an analog means for generating analog signals repre-
`sentative of battery voltage and current at said
`terminals. and an analog signal representative of bat-
`tery temperature at said cell.
`((1) a hybrid integrated circuit (IC) having a microproces-
`sor for receiving the analog signals and converting
`them to digital signals representative of battery voltage.
`current and temperature, and calculating actual charge
`parameters over time from said digital signals. said
`calculations including one calculation according to the
`following algorithm:
`
`CAPmm=CAPF¢EIdAtrZISAts+EeCICAtC
`
`wherein ec is a function of battery ctu'rent and temperature;
`and IS is a function of battery temperature and CAPFC.
`(e) a data memory defined within said hybrid IC for
`storing said predefined battery identification and actual
`charge parameters. even when nominally fully
`discharged. said charge parameters including at least
`full charge capacity and remaining capacity,
`(f) a bus controller defined within said hybrid IC for
`sending battery messages to said remote device over
`said data bus. said messages including said predefined
`battery identification and said actual charge parameters.
`Superimposed on this equation is reset
`logic.
`to be
`explained below. that self corrects the value of CAPFC with
`a capacity calculation at each end of full charge (EOC) and
`each end of full discharge.
`Further benefits and advantages of the invention will
`become apparent from a consideration of the following
`detailed description given with reference to the accompa-
`nying drawings. which specify and illustrate preferred
`embodiments of the invention.
`
`BRIEF DESCRIPTION OF THE DRAWINGS
`
`FIG. 1 is a diagrammatic block diagram of a smart battery
`device connected to a host computer and battery charging
`device.
`
`FIG. 2(a) is a simplified block diagram of the smart
`battery device and connector. including a pinout diagram of
`an Application Specific Integrated Circuit (hybrid IC) used
`in the present invention.
`FIG. 2(b) illustrates a simplified block diagram of the
`hybrid IC 32 that includes the microcontroller of the smart
`battery device of the instant invention.
`FIG. 3 is a general flow diagram illustrating the primary
`functional features of an algorithm and method for control-
`ling the smart battery device of the instant invention.
`FIG. 4 illustrates a general schematic diagram of the A/D
`converter 60.
`
`10
`
`15
`
`20
`
`25
`
`30
`
`35
`
`45
`
`50
`
`55
`
`65
`
`4
`
`FIG. 5(a) illustrates a schematic sketch of dc voltage
`shifting circuit arrangement.
`FIG. 5(b) illustrates a second embodiment of the dc
`voltage shifting circuit arrangement.
`FIG. 6 is a schematic sketch of the circuit arrangement in
`the A/D converter 60.
`
`FIG. 7 is a phase diagram in the operation of the A/D
`converter pursuant to FIG. 6.
`FIG. 8(a) illustrates the timing of the operating cycles
`under normal and sample mode operating conditions.
`FIG. 8(b) illustrates the approximate time durations for
`the various measurements per operating cycle.
`FIG. 9(a) illustrates a schematic sketch of a sample
`transition arrangement for the ROM included in the smart
`battery device; and
`. FIG. 9(b) is a schematic sketch of the transistor arrange-
`ment of a ROM programmed pursuant to the prior art.
`FIG. 10 is a detailed schematic of the power-on reset 85
`and RAM de-latching circuit 85'.
`FIG. 11 illustrates a detailed schematic diagram of the
`comparator wake-up circuit 80.
`FIG. 12 is a flow diagram illustrating the IUT (current.
`voltage. and temperature) calculation program 200.
`FIGS. 13(a) and 13(b) are flow diagrams illustrating the
`sequential processes 151 programmed in the microprocessor
`for calculating the current capacity and the amount of
`battery self discharge for the smart battery of the instant
`invention.
`
`FIG. 13(6) illustrates the integration program 400 for
`calculating the amount of battery charge or discharge flow-
`ing into or out of its terminals.
`FIGS. 14(a) through 14(c) are flow diagrams illustrating
`the sequential processes 500 programmed in the micropro-
`cessor for determining battery charging end conditions when
`the battery is in a capacity increasing state.
`FIG. 14(d) illustrates a flow diagram of the learn number
`of cells program 700.
`FIGS. 15(a) and 15(b) are logic flow diagrams illustrating
`the sequential processes 600 programmed in the micropro-
`cessor for determining battery end conditions when the
`battery is in a capacity decreasing state.
`FIG. 16 illustrates a logic flow diagram of the handle
`request routine that is invoked when there is communication
`between the smart battery and the host computer or battery
`charger.
`FIG. 17 illustrates a detailed logic flow diagram of the
`write block routine for writing data to the smart battery.
`FIG. 18 illustrates a detailed logic flow diagram of the
`read block routine for reading data from the smart battery.
`FIGS. 19(4) and 19(b) illustrates a flow diagram describ-
`ing the logic steps invoked by the smart battery system when
`broadcasting an alarm condition to an external device.
`FIG. 20 illustrates a logic flow diagram describing the
`steps invoked by the smart battery system when broadcast-
`ing a charge condition to a battery charger.
`FIGS. 21(a) and 21(1)) illustrates a logic flow diagram
`describing the steps invoked by the smart battery system
`when broadcasting a message.
`FIG. 22(a) is a three-dimensional graphic representation
`of look up tables that depict predicted residual capacity
`values as a function of discharging current and temperature.
`FIG. 22(b) is a three-dimensional graphic representation
`of look up tables that depict the amount of self-discharge
`
`Exhibit 1029, Page 035
`Exhibit 1029, Page 035
`
`

`

`5,652,502
`
`5
`current (vertical axis) as a function of relative battery state
`of charge and temperature.
`FIG. 22(c) is a three-dimensional graphic representation
`of charge efiiciency look-up tables showing charge effi-
`ciency factors as a function of relative state of charge.
`charging current. and temperature.
`FIGS. 23(a) and 23(b) illustrates two voltage versus time
`graphs. a and b. comparing calculated battery capacity
`characteristics at various discharging current rates for a six
`(6) cell battery pack.
`
`DETAILED DESCRIPTION OF THE
`PREFERRED EMBODIMENT
`
`The smart battery device of the present invention is
`intended for use with an intelligent host device such as a
`portable computer. portable video camera or cellular tele—
`phone having a system management bus and a smart charger.
`or an intelligent host device having a system power