1. Ground 1: Claims 1, 29, 60, 63, 66, 71-73, 76 are rendered obvious by
`the combination of Parker Thesis and Warr Thesis and Tan Thesis
`
`’033 Claim Language
`Followed by corresponding features in the reference.1
`[1pre.] An optical processor having a reflective SLM, a dispersion device and
`a focussing device,
`Parker Thesis discloses a space-wavelength switch that includes a reflective SLM,
`a dispersion device and a focussing device.
`
`
`Parker Thesis at 96. A PHOSITA would recognize that this device is reflective
`because of the inclusion of a mirror and the arrows indicating the directions of the
`input and output light beams. The device in Figure 2.6 provides further support for
`the satisfaction of this claim element. Parker Thesis discloses “a dispersion
`device,” described as a “transmissive blazed grating” in Figure 6.1. Parker Thesis
`also discloses “a focussing device,” described as a lens” in Figure 6.1.
`
`“The currently unused extra dimension of the SLM can also be used to add
`functionality to the switch, such as to make it into a space-wavelength switch. This
`would serve a very important function in dynamic wavelength-routed optical
`networks as an add-drop node. Figure (6.1) shows an ‘exploded’ concept for a
`polarisation-insensitive, optically transparent, compact, low-loss space-wavelength
`switch, utilising all the ideas developed in chapters 2 and 4. The switch acts as a 3
`x 3 fibre cross-connect, but can also perfectly shuffle wavelengths between the
`various fibres.” Parker Thesis at 97.
`
`1 Bold and italicized text are for emphasis in the claim charts in this petition, unless stated
`otherwise.
`
`
`
`1
`
`FINISAR 1018
`
`

`

`
`Warr Thesis discloses a double-pass holographic crossbar that includes an SLM
`and a focussing device: “Figure 5.4 shows the author's suggestion of a new
`scalable architecture for holographically interconnecting single-mode fibres. The
`operation of this compact folded crossbar structure is as follows. In plane Pl, light
`enters the system as multiple divergent Gaussian beams emerging from cleaved
`single-mode fibres which have been aligned parallel to the system axis. Each fibre
`is also positioned so that it lies along the central axis of one of the lenses within a
`collimation lens array. The collimation array in plane P2 is arranged exactly one
`focal distance in front of the fibre ends so that the Gaussian signal beams are
`individually collimated through the FLC-SLM.”
`
`
`
`Warr Thesis at 89.
`
`Warr Thesis further discloses the use of a reflective SLM: “A promising
`innovation in the development of miniature FLC devices is to construct SLMs
`directly on the top of CMOS VLSI silicon chips [15]. These devices operate in
`reflection and each pixel is addressed by a signal applied to an aluminium pad
`which doubles as the pixel mirror, figure 2.6. The use of CMOS circuitry at each
`pixel also removes the reliance on full FLC material bistability and enables pixel
`pitches down to about 25μm to be addressed relatively easily.” Warr Thesis at 17.
`
`Tan Thesis discloses a reflective SLM and a focussing device: “ The challenge was
`to measure the far field replay of holograms encoded using a FLC on silicon
`backplane SLM, in a way that would ensure normal incidence on the electro-optic
`medium and without the use of a non-polarising beam splitter cube. As the SLM
`has to be used in reflection mode, a single lens to collimate the fibre launch and
`
`
`
`2
`
`

`

`perform the far-field transform of the hologram will suffice.” Tan Thesis at 151.
`
`
`
`Tan Thesis at 152 (“Figure 8.19: Photograph of the experimental set-up for
`measuring reflective hologram replays.”)
`See Hall Decl. at ¶¶ 46-50, 52-58, 61-65.
`[1a.] wherein the SLM has an array of controllable elements,
`Parker Thesis discloses a SLM having a pixelated FLC SLM containing an array of
`controllable elements:
`
`
`
`3
`
`

`

`
`
`Parker Thesis at 96.
`
`Warr Thesis also discloses an SLM with an array of controllable elements: “SLMs
`typically consist of an array of individually controllable pixels…Ferroelectric
`liquid crystal SLMs…can also be readily configured as phase- or as intensity-
`modulators.” Warr Thesis at 7. “To obtain maximum light efficiency, the SLM
`pixels should only modulate the phase of the incident Gaussian beam and not the
`intensity.” Warr Thesis at 13. “Because each pixel now acts as a perfect (0, π)
`binary phase modulator, the input polariser may also be removed.” Warr Thesis at
`25.
`
`Tan Thesis discloses an SLM with an array of controllable elements: “Typically, a
`large number of holograms for dynamically reconfigurable routing applications are
`generated with a small number of phase levels. These are then written onto 2-D
`pixellated SLMs with a limited spatial bandwidth product (SBWP or equivalently
`number of pixels) and other processing limitations such as dead-space and phase
`uniformity of each modulating element.” Tan Thesis at 44.
`See Hall Decl. at ¶¶ 46-50, 52-58, 66-68
`[1b.] wherein the processor is configured such that light from a common point
`on the dispersion device is spatially distributed over at least part of the SLM,
`and
`Parker Thesis discloses spatial distribution of light from the dispersion device over
`at least part of the SLM:
`
`
`
`4
`
`

`

`
`
`
`Parker Thesis at 96. The use of a grating disperses the light into its component
`frequencies, providing spatial distribution of the light as it impacts the SLM: “The
`principle of operation of the tunable holographic wavelength filter is based on the
`wavelength-dispersive nature of gratings. Polychromatic light is angularly
`dispersed by a grating, since the different wavelengths are diffracted through
`different angles.” Parker Thesis at 47.
`
`“The currently unused extra dimension of the SLM can also be used to add
`functionality to the switch, such as to make it into a space-wavelength switch. This
`would serve a very important function in dynamic wavelength-routed optical
`networks as an add-drop node. Figure (6.1) shows an ‘exploded’ concept for a
`polarisation-insensitive, optically transparent, compact, low-loss space-wavelength
`switch, utilising all the ideas developed in chapters 2 and 4. The switch acts as a 3
`x 3 fibre cross-connect, but can also perfectly shuffle wavelengths between the
`various fibres.” Parker Thesis at 97.
`See Hall Decl. at ¶¶ 46-50, 52-58, 69-71
`[1c.] wherein the processor is configured such that the controllable elements
`display different holograms at chosen locations of the SLM where said light is
`incident, for controlling directions at which light from respective said
`locations emerges.
`The Parker Thesis discloses that controllable elements display different holograms
`at chosen locations of the SLM where said light is incident, for controlling
`directions at which light from respective said locations emerges:
`Parker Thesis describes the use of circuitry to display holograms on the SLM.
`
`
`
`5
`
`

`

`
`Parker Thesis at 12. “The SLM was controlled by a PC via the printer port…This
`is illustrated in figure (2.3) where a desired hologram, and the actual displayed
`SLM hologram are shown.” Parker Thesis at 14.
`
`“The currently unused extra dimension of the SLM can also be used to add
`functionality to the switch, such as to make it into a space-wavelength switch. This
`would serve a very important function in dynamic wavelength-routed optical
`networks as an add-drop node. Figure (6.1) shows an ‘exploded’ concept for a
`polarisation-insensitive, optically transparent, compact, low-loss space-wavelength
`switch, utilising all the ideas developed in chapters 2 and 4. The switch acts as a 3
`x 3 fibre cross-connect, but can also perfectly shuffle wavelengths between the
`various fibres.” Parker Thesis at 97.
`
`Warr Thesis discusses the use of controllable elements to display different
`holograms at chosen locations of the SLM where said light is incident, for
`controlling directions at which light from respective said locations emerges: “The
`collimation array in plane P2 is arranged exactly one focal distance in front of the
`fibre ends so that the Gaussian signal beams are individually collimated through
`the FLC-SLM. The SLM display area is then divided into distinct sub-holograms,
`such that every input source is deflected by a different CGH.” Warr Thesis at 89.
`
`
`
`6
`
`

`

`
`Warr Thesis at 89. “Each of the four beams was deflected by a separate 80x80
`pixel region of the 2DX320IR SLM. This transmissive FLC device has 80μm
`pixels, a 28° FLC switching angle, and exhibits a peak response around  = l.lμm
`wavelength.” Warr Thesis at 103.
`
`
`
`Warr Thesis at 103.
`
`Tan Thesis also teaches displaying different holograms at chosen locations of the
`SLM where said light is incident, for controlling directions at which light from
`respective said locations emerges: “The second design seeks to avoid the
`replication loss by using a holographic fan-out stage as shown in Figure 2.5(b)
`[15]. A micro-lens array collimates the input channels to a sub-hologram array.
`Each sub-hologram steers its respective beam to the desired output fibre port. The
`same hologram pattern diffracts the light from any input channels to a particular
`output port due to the shift-invariant property of holograms using a single Fourier
`transform lens.” Tan Thesis at 11-12. See Hall Decl. at ¶¶ 46-50, 52-58,72-75.
`[29a.] The optical processor of claim 1 wherein the reflective SLM has a two-
`dimensional array of controllable elements, wherein the reflective SLM is
`configured such that each controllable element is selectable whereby two-
`dimensional groups of controllable elements are formed at chosen locations of
`the reflective SLM;
`
`
`
`7
`
`

`

`See [1a]
`Parker Thesis discloses angular dispersion by a grating. “The principle of operation
`of the tunable holographic wavelength filter is based on the wavelength-dispersive
`nature of gratings. Polychromatic light is angularly dispersed by a grating, since
`the different wavelengths are diffracted through different angles.” Parker Thesis at
`47.
`The use of a grating disperses the light into its component frequencies, providing
`separation of the light and allowing groups of controllable elements to operate on
`portions of the light.
`
`
`Parker Thesis at 96. “The currently unused extra dimension of the SLM can also
`be used to add functionality to the switch, such as to make it into a space-
`wavelength switch. This would serve a very important function in dynamic
`wavelength-routed optical networks as an add-drop node. Figure (6.1) shows an
`‘exploded’ concept for a polarisation-insensitive, optically transparent, compact,
`low-loss space-wavelength switch, utilising all the ideas developed in chapters 2
`and 4. The switch acts as a 3 x 3 fibre cross-connect, but can also perfectly shuffle
`wavelengths between the various fibres.” Parker Thesis at 97.
`
`Warr Thesis discusses the use of separate groups of controllable elements: “The
`collimation array in plane P2 is arranged exactly one focal distance in front of the
`fibre ends so that the Gaussian signal beams are individually collimated through
`the FLC-SLM. The SLM display area is then divided into distinct sub-holograms,
`such that every input source is deflected by a different CGH.” Warr Thesis at 89.
`
`
`
`8
`
`

`

`
`Warr Thesis at 89. “Each of the four beams was deflected by a separate 80x80
`pixel region of the 2DX320IR SLM. This transmissive FLC device has 80μm
`pixels, a 28° FLC switching angle, and exhibits a peak response around  = l.lμm
`wavelength.” Warr Thesis at 103.
`
`
`
`Warr Thesis at 103.
`
`Tan Thesis also teaches the use of groups of controllable elements: “The second
`design seeks to avoid the replication loss by using a holographic fan-out stage as
`shown in Figure 2.5(b) [15]. A micro-lens array collimates the input channels to a
`sub-hologram array. Each sub-hologram steers its respective beam to the desired
`output fibre port. The same hologram pattern diffracts the light from any input
`channels to a particular output port due to the shift-invariant property of holograms
`using a single Fourier transform lens.” Tan Thesis at 11-12. See Hall Decl. at ¶¶
`46-50, 52-58, 76-80.
`[29b.] wherein the processor is configured such that, using the focusing device,
`light from a common point on the dispersion device is spatially distributed by
`wavelength across at least one of the two-dimensional groups, and
`See [1b.]
`The Parker Thesis describes using the focusing device between the input fibre
`array and the Transmissive blazed grating to ensure that light from a common point
`
`
`
`9
`
`

`

`on the dispersion device is spatially distributed by wavelength across at least one
`of the two-dimensional groups:
`
`
`
`Parker Thesis at 96.
`
`To the extent the Parker Thesis does not disclose this element, the Warr Thesis and
`Tan Thesis describe using a lens to focus light onto at least one of the two-
`dimensional groups:
`“In plane Pl, light enters the system as multiple divergent Gaussian beams
`emerging from cleaved single-mode fibres which have been aligned parallel to the
`system axis. Each fibre is also positioned so that it lies along the central axis of one
`of the lenses within a collimation lens array. The collimation array in plane P2 is
`arranged exactly one focal distance in front of the fibre ends so that the
`Gaussian signal beams are individually collimated through the FLC-SLM.”
`
`
`
`10
`
`

`

`Warr Thesis at 89.
`
`“The challenge was to measure the far field replay of holograms encoded using a
`FLC on silicon backplane SLM, in a way that would ensure normal incidence on
`the electro-optic medium and without the use of a non-polarising beam splitter
`cube. As the SLM has to be used in reflection mode, a single lens to collimate the
`fibre launch and perform the far-field transform of the hologram will suffice.” Tan
`Thesis at 151.
`
`It would have been obvious to a PHOSITA to combine Parker Thesis with either
`Warr Thesis or Tan Thesis to place a lens in between the transmissive blazed
`grating and the SLM to focus or collimate light from a common point on the
`dispersion device is spatially distributed by wavelength across at least one of the
`two-dimensional groups. See Hall Decl. at 46-50, 52-58, 81-84.
`[29c.] wherein the processor is configured such that each of the two-
`dimensional groups of controllable elements displays a different hologram at a
`chosen location of the reflective SLM.
`See [1c.]
`[60pre.] A method of operating an optical processor having a reflective SLM
`having an array of controllable elements, a dispersion device and a focussing
`device, wherein the processor is designed such that light beams from a
`common point on the dispersion device are spatially separated when incident
`upon the SLM, and wherein the SLM is configured to display holograms at
`respective locations of incidence of said light beams to provide emergent
`beams having controllable directions, the method comprising
`See claim 1.
`[60a.] delineating groups of individual controllable elements;
`See [29a] and [1c.].
`Parker Thesis discloses computer control of the SLM.
`
`
`
`11
`
`

`

`
`“The SLM was controlled by a PC via the printer port…This is illustrated in figure
`(2.3) where a desired hologram, and the actual displayed SLM hologram are
`shown.” Parker Thesis at 14.
`
`The devices disclosed in Warr Thesis have stored control data which are selected:
`“Essentially backplane SLMs operate as optically-readable memory…Two binary
`storage schemes are well known in conventional silicon memory technology, and
`these have been incorporated into EASLM designs. The dynamic RAM pixel
`circuitry [15], figure 2.7(a), has a single transistor per pixel and the 1-bit binary
`memory state is stored as a capacitive charge polarity on the actual mirror contact.”
`Warr Thesis at 19-20. “The FLC device displays one frame from a set of phase
`CGHs which have been calculated off-line at an earlier stage and placed in a
`frame store to be recalled on demand.” Warr Thesis at 33.
`
`To vary the selection of control data giving rise to the different holograms, Warr
`Thesis discloses, “This is achieved by the use of programmable computer-
`generated holograms (CGHs) displayed on a ferroelectric liquid crystal (FLC)
`spatial light modulator (SLM). The SLM provides fast 2-dimensional binary
`modulation of coherent light and acts as a dynamically reconfigurable diffraction
`pattern.” Warr Thesis at viii. “The FLC device displays one frame from a set of
`phase CGHs which have been calculated off-line at an earlier stage and placed in a
`frame store to be recalled on demand.” Warr Thesis at 33. “The SLM display area
`is then divided into distinct sub-holograms, such that every input source is
`deflected by a different CGH.” Warr Thesis at 89.
`
`
`
`12
`
`

`

`
`
`Warr Thesis at 89.
`
`Tan Thesis teaches the stored control data which are selected: “The second design
`seeks to avoid the replication loss by using a holographic fan-out stage as shown in
`Figure 2.5(b) [15]. A micro-lens array collimates the input channels to a sub-
`hologram array. Each sub-hologram steers its respective beam to the desired
`output fibre port. The same hologram pattern diffracts the light from any input
`channels to a particular output port due to the shift-invariant property of holograms
`using a single Fourier transform lens.” Tan Thesis at 11-12.
`
`
`
`Tan Thesis at 12.
`
`Tan Thesis discusses the circuitry constructed and arranged to display holograms
`on the SLM to route channels to outputs. “The integration of liquid crystal
`modulators with silicon backplane circuitry has resulted in much higher space-
`bandwidth products as well as pixel level processing [57].” Tan Thesis at 14.
`“However, a CMOS process is optimised to implement electrical functionality with
`unrivalled circuit complexity and density. Therefore, attempting to make good
`optical devices necessitates a post-processing of the silicon backplane pixels. The
`quest for higher driving voltages is critical for dynamic holography due to the
`13
`
`
`
`

`

`requirements of large tilt FLCs. A suitable silicon process to implement the
`backplane circuitry was chosen after considering the circuit and layout
`requirements of a moderate (11 V) and a high (45V) voltage process.” Tan Thesis
`at 82. “A silicon backplane has been designed with optimum-quality pixels both to
`meet the requirements of a demonstrator switch (undertaken by other project
`partners) and experimental verification of the hologram analysis.” Tan Thesis at
`166.
`
`Tan further teaches varying the selection of control data giving rise to the different
`holograms: “Typically, a large number of holograms for dynamically
`reconfigurable routing applications are generated with a small number of phase
`levels. These are then written onto 2-D pixellated SLMs with a limited spatial
`bandwidth product (SBWP or equivalently number of pixels) and other processing
`limitations such as dead-space and phase uniformity of each modulating element.”
`Tan Thesis at 44. “However, a CMOS process is optimised to implement electrical
`functionality with unrivalled circuit complexity and density. Therefore, attempting
`to make good optical devices necessitates a post-processing of the silicon
`backplane pixels. The quest for higher driving voltages is critical for dynamic
`holography due to the requirements of large tilt FLCs. A suitable silicon process to
`implement the backplane circuitry was chosen after considering the circuit and
`layout requirements of a moderate (11 V) and a high (45V) voltage process.” Tan
`Thesis at 82.
`See Hall Decl. at ¶¶ 46-50, 52-58, 101-104.
`[60b.] selecting, from stored control data, control data for each group of
`controllable elements of the SLM;
`See [29a] and [1c.].
`Parker Thesis discloses computer control of the SLM.
`
`
`
`14
`
`

`

`
`“The SLM was controlled by a PC via the printer port…This is illustrated in figure
`(2.3) where a desired hologram, and the actual displayed SLM hologram are
`shown.” Parker Thesis at 14.
`
`The devices disclosed in Warr Thesis have stored control data which are selected:
`“Essentially backplane SLMs operate as optically-readable memory…Two binary
`storage schemes are well known in conventional silicon memory technology, and
`these have been incorporated into EASLM designs. The dynamic RAM pixel
`circuitry [15], figure 2.7(a), has a single transistor per pixel and the 1-bit binary
`memory state is stored as a capacitive charge polarity on the actual mirror contact.”
`Warr Thesis at 19-20. “The FLC device displays one frame from a set of phase
`CGHs which have been calculated off-line at an earlier stage and placed in a
`frame store to be recalled on demand.” Warr Thesis at 33.
`
`To vary the selection of control data giving rise to the different holograms, Warr
`Thesis discloses, “This is achieved by the use of programmable computer-
`generated holograms (CGHs) displayed on a ferroelectric liquid crystal (FLC)
`spatial light modulator (SLM). The SLM provides fast 2-dimensional binary
`modulation of coherent light and acts as a dynamically reconfigurable diffraction
`pattern.” Warr Thesis at viii. “The FLC device displays one frame from a set of
`phase CGHs which have been calculated off-line at an earlier stage and placed in a
`frame store to be recalled on demand.” Warr Thesis at 33. “The SLM display area
`is then divided into distinct sub-holograms, such that every input source is
`deflected by a different CGH.” Warr Thesis at 89.
`
`
`
`15
`
`

`

`
`
`Warr Thesis at 89.
`
`Tan Thesis teaches the stored control data which are selected: “The second design
`seeks to avoid the replication loss by using a holographic fan-out stage as shown in
`Figure 2.5(b) [15]. A micro-lens array collimates the input channels to a sub-
`hologram array. Each sub-hologram steers its respective beam to the desired
`output fibre port. The same hologram pattern diffracts the light from any input
`channels to a particular output port due to the shift-invariant property of holograms
`using a single Fourier transform lens.” Tan Thesis at 11-12.
`
`
`
`Tan Thesis at 12.
`
`Tan Thesis discusses the circuitry constructed and arranged to display holograms
`on the SLM to route channels to outputs. “The integration of liquid crystal
`modulators with silicon backplane circuitry has resulted in much higher space-
`bandwidth products as well as pixel level processing [57].” Tan Thesis at 14.
`“However, a CMOS process is optimised to implement electrical functionality with
`unrivalled circuit complexity and density. Therefore, attempting to make good
`optical devices necessitates a post-processing of the silicon backplane pixels. The
`quest for higher driving voltages is critical for dynamic holography due to the
`16
`
`
`
`

`

`requirements of large tilt FLCs. A suitable silicon process to implement the
`backplane circuitry was chosen after considering the circuit and layout
`requirements of a moderate (11 V) and a high (45V) voltage process.” Tan Thesis
`at 82. “A silicon backplane has been designed with optimum-quality pixels both to
`meet the requirements of a demonstrator switch (undertaken by other project
`partners) and experimental verification of the hologram analysis.” Tan Thesis at
`166.
`
`Tan further teaches varying the selection of control data giving rise to the different
`holograms: “Typically, a large number of holograms for dynamically
`reconfigurable routing applications are generated with a small number of phase
`levels. These are then written onto 2-D pixellated SLMs with a limited spatial
`bandwidth product (SBWP or equivalently number of pixels) and other processing
`limitations such as dead-space and phase uniformity of each modulating element.”
`Tan Thesis at 44. “However, a CMOS process is optimised to implement electrical
`functionality with unrivalled circuit complexity and density. Therefore, attempting
`to make good optical devices necessitates a post-processing of the silicon
`backplane pixels. The quest for higher driving voltages is critical for dynamic
`holography due to the requirements of large tilt FLCs. A suitable silicon process to
`implement the backplane circuitry was chosen after considering the circuit and
`layout requirements of a moderate (11 V) and a high (45V) voltage process.” Tan
`Thesis at 82.
`See Hall Decl. at ¶ 46-50, 52-58, 105.
`[60c.] generating from the respective selected control data a respective
`hologram at each group of controllable elements; and
`Parker Thesis discloses computer control of the SLM.
`
`
`
`17
`
`

`

`
`“The SLM was controlled by a PC via the printer port…This is illustrated in figure
`(2.3) where a desired hologram, and the actual displayed SLM hologram are
`shown.” Parker Thesis at 14.
`
`To generate a hologram from the selected control data, Warr Thesis “displays one
`frame from a set of phase CGHs which have been calculated off-line at an earlier
`stage and placed in a frame store to be recalled on demand.” Warr Thesis at 33.
`“This is achieved by the use of programmable computer-generated holograms
`(CGHs) displayed on a ferroelectric liquid crystal (FLC) spatial light modulator
`(SLM). The SLM provides fast 2-dimensional binary modulation of coherent light
`and acts as a dynamically reconfigurable diffraction pattern.” Warr Thesis at viii.
`Warr Thesis also teaches the generation of a respective hologram at each group of
`controllable elements. “The collimation array in plane P2 is arranged exactly one
`focal distance in front of the fibre ends so that the Gaussian signal beams are
`individually collimated through the FLC-SLM. The SLM display area is then
`divided into distinct sub-holograms, such that every input source is deflected by a
`different CGH.” Warr Thesis at 89.
`
`
`
`18
`
`

`

`Warr Thesis at 89.
`
`“Each of the four beams was deflected by a separate 80x80 pixel region of the
`2DX320IR SLM. This transmissive FLC device has 80μm pixels, a 28° FLC
`switching angle, and exhibits a peak response around  = l.lμm wavelength.” Warr
`Thesis at 103.
`
`
`
`
`
`Warr Thesis at 103.
`
`Tan Thesis teaches the generation of holograms. “The first silicon backplane for
`driving a holographic SLM was designed and commercially fabricated during the
`course of this research. The emphasis of the backplane design and the SLM
`assembly was to obtain good optical modulation for coherent
`applications…Several optical experiments were performed using a fixed intensity
`grating on glass and a reconfigurable binary-phase SLM with a view of verifying
`the crosstalk isolation and insertion loss aspects of routing hologram analyses.”
`Tan Thesis at iii. “A silicon backplane has been designed with optimum-quality
`pixels both to meet the requirements of a demonstrator switch (undertaken by other
`project partners) and experimental verification of the hologram analysis.” Tan
`
`
`
`19
`
`

`

`Thesis at 166.
`See Hall Decl. at ¶¶ 46-50, 52-58, 106-109
`[60d.] varying the delineation of the groups and/or the selection of control
`data whereby upon illumination of said groups by respective light beams,
`respective emergent light beams from the groups are controllable
`independently of each other.
`See [29a] and [1c.].
`Parker Thesis discloses computer control of the SLM.
`
`
`“The SLM was controlled by a PC via the printer port…This is illustrated in figure
`(2.3) where a desired hologram, and the actual displayed SLM hologram are
`shown.” Parker Thesis at 14.
`
`The devices disclosed in Warr Thesis have stored control data which are selected:
`“Essentially backplane SLMs operate as optically-readable memory…Two binary
`storage schemes are well known in conventional silicon memory technology, and
`these have been incorporated into EASLM designs. The dynamic RAM pixel
`circuitry [15], figure 2.7(a), has a single transistor per pixel and the 1-bit binary
`memory state is stored as a capacitive charge polarity on the actual mirror contact.”
`Warr Thesis at 19-20. “The FLC device displays one frame from a set of phase
`CGHs which have been calculated off-line at an earlier stage and placed in a
`frame store to be recalled on demand.” Warr Thesis at 33.
`
`To vary the selection of control data giving rise to the different holograms, Warr
`Thesis discloses, “This is achieved by the use of programmable computer-
`generated holograms (CGHs) displayed on a ferroelectric liquid crystal (FLC)
`
`
`
`20
`
`

`

`spatial light modulator (SLM). The SLM provides fast 2-dimensional binary
`modulation of coherent light and acts as a dynamically reconfigurable diffraction
`pattern.” Warr Thesis at viii. “The FLC device displays one frame from a set of
`phase CGHs which have been calculated off-line at an earlier stage and placed in a
`frame store to be recalled on demand.” Warr Thesis at 33. “The SLM display area
`is then divided into distinct sub-holograms, such that every input source is
`deflected by a different CGH.” Warr Thesis at 89.
`
`
`
`Warr Thesis at 89.
`
`Tan Thesis teaches the stored control data which are selected: “The second design
`seeks to avoid the replication loss by using a holographic fan-out stage as shown in
`Figure 2.5(b) [15]. A micro-lens array collimates the input channels to a sub-
`hologram array. Each sub-hologram steers its respective beam to the desired
`output fibre port. The same hologram pattern diffracts the light from any input
`channels to a particular output port due to the shift-invariant property of holograms
`using a single Fourier transform lens.” Tan Thesis at 11-12.
`
`Tan Thesis at 12.
`
`Tan Thesis discusses the circuitry constructed and arranged to display holograms
`21
`
`
`
`
`
`

`

`on the SLM to route channels to outputs. “The integration of liquid crystal
`modulators with silicon backplane circuitry has resulted in much higher space-
`bandwidth products as well as pixel level processing [57].” Tan Thesis at 14.
`“However, a CMOS process is optimised to implement electrical functionality with
`unrivalled circuit complexity and density. Therefore, attempting to make good
`optical devices necessitates a post-processing of the silicon backplane pixels. The
`quest for higher driving voltages is critical for dynamic holography due to the
`requirements of large tilt FLCs. A suitable silicon process to implement the
`backplane circuitry was chosen after considering the circuit and layout
`requirements of a moderate (11 V) and a high (45V) voltage process.” Tan Thesis
`at 82. “A silicon backplane has been designed with optimum-quality pixels both to
`meet the requirements of a demonstrator switch (undertaken by other project
`partners) and experimental verification of the hologram analysis.” Tan Thesis at
`166.
`
`Tan further teaches varying the selection of control data giving rise to the different
`holograms: “Typically, a large number of holograms for dynamically
`reconfigurable routing applications are generated with a small number of phase
`levels. These are then written onto 2-D pixellated SLMs with a limited spatial
`bandwidth product (SBWP or equivalently number of pixels) and other processing
`limitations such as dead-space and phase uniformity of each modulating element.”
`Tan Thesis at 44. “However, a CMOS process is optimised to implement electrical
`functionality with unrivalled circuit complexity and density. Therefore, attempting
`to make good optical devices necessitates a post-processing of the silicon
`backplane pixels. The quest for higher driving voltages is critical for dynamic
`holography due to the requirements of large tilt FLCs. A suitable silicon process to
`implement the backplane circuitry was chosen after considering the circuit and
`layout requirements of a moderate (11 V) and a high (45V) voltage process.” Tan
`Thesis at 82.
`See Hall Decl. at ¶¶ 46-50, 52-58, 110-117.
`[63pre.] A method of controlling input light comprising:
`See claim 60.
`[63a.] causing said light to become angularly dispersed by a dispersion device;
`See claim [1pre] and claim [1b.].
`[63b.] focussing, by a focussing device, angularly dispersed light from the
`dispersion device to provide focussed light;
`See claim [29b.].
`[63c.] making said focussed light incident upon a reflective SLM, whereby the
`light is spatially distributed across at least a part of the SLM, wherein the
`
`
`
`22
`
`

`

`SLM has an array of controllable elements; and
`See claim [1a.] and [29b.].
`[63d.] displaying respective holograms at respective locations of incidence of
`said light to provide emergent light whose direction is controlled by the
`respective holograms.
`See claim [1c.].
`[66pre