`
`BEFORE THE PATENT TRIAL AND APPEAL BOARD
`
`INTELLECTUAL VENTURES MANAGEMENT, LLC
`Petitioner
`
`V.
`
`XILINX, INC.
`Patent Owner
`
`Case IPR2012-00018
`
`Patent 7,566,960
`
`DECLARATION OF MORGAN T. JGHNSON IN SUPFORT OF
`
`PETITEONER’S REPLY TO PATENT OWNER
`
`RESPONSE TO PETITION
`
`IVM1011
`
`IPR2012-00018
`
`
`
`IPR2012-00018
`
`Patent 7,566,960
`
`I, Morgan T. Johnson, declare as follows:
`
`1.
`
`I have been retained by Intellectual Ventures Management, LLC
`
`(“IVM”) to provide declaratory evidence in inter partes review of U.S. Patent No.
`
`7,566,960 to Robert O. Conn (“the ‘960 Patent”), which is assigned to Xilinx, Inc.
`
`2.
`
`I have reviewed and am familiar with the specification and the
`
`claims of the ‘960 Patent filed on October 31, 2003.
`
`3.
`
`I have reviewed and am familiar with the following references:
`
`U.S. Patent No. 6,730,540 to Siniaguine (“Siniaguine”; IVM 1004); U.S. Patent
`
`No. 6,469,908 to Patel et al. (“Patel”; IVM 1005); U.S. Patent No. 6,970,362 to
`
`Chakravortfy (“Chakravorty ‘362”; IVM 1007); and U.S. Patent No. 6,423,570 to
`
`Ma et al. (“Ma”; IVM 1008). I understand that these references form the basis for
`
`the grounds of rejections set forth in the Petition for Inter Partes Review of the
`
`‘960 Patent. I have also reviewed the Declaration of Dr. Dean Neikirk in support of
`
`the Patent Owner Response (“Neikirk Declaration”; XLNX 2007). I will cite to
`
`these references using the following format: (IVM 1004, 1:1-10). This example
`
`citation points to the Siniaguine specification at colunm 1, lines 1-10.
`
`4.
`
`I am familiar with and am a practitioner of the technology at issue
`
`and the state of the art at the time the application leading to the ‘960 Patent was
`
`2
`
`
`
`IPR20 12-0001 8
`
`Patent 7,566,960
`
`filed. The filing date of the ‘960 Patent was October 31, 2003. Based on the
`
`technologies disclosed in the ‘960 Patent, I believe that one of ordinary skill in the
`
`art would have a B.S. degree in Electrical Engineering or equivalent training, as
`
`well as 3-5 years of experience in the field of electronics packaging and
`
`interconnect design.
`
`5.
`
`I have been asked to provide my technical review, analysis,
`
`insights and opinions regarding the above-noted references.
`
`Qualifications
`
`6.
`
`I have more than 29 years of experience in the electronic
`
`interconnect and semiconductor industries.
`
`7.
`
`I earned a Bachelor of Science degree in Graphics from the
`
`University of Oregon. My studies included subjects in advanced mathematics
`
`related to geodesic domes. I also attended The Art Center College of Design in
`
`Pasadena, California, where I majored in Industrial Design.
`
`8.
`
`I currently serve as Chief Scientist at Advanced Inquiry Systems,
`
`Inc. (AISI), a company that I founded in 2002. As Chief Scientist, my research
`
`focuses on tools and interfaces for full-wafer testing of products such as NAND
`
`3
`
`
`
`IPR2012—00018
`
`Patent 7,566,960
`
`and NOR flash, Dynamic Random Access Memory (DRAM) and certain logic
`
`devices. My research is additionally driven by the semiconductor industry’s
`
`demand for highly-parallel wafer testing of System-on-Chips (SOCs), such as
`
`processors for mobile devices. Through my research, AISI has implemented a
`
`device that achieves contact with up to 500,000 pads per wafer during tests. AISI
`
`was founded on my patented work in this area and benefits from over 30 issued
`
`patents.
`
`9.
`
`I co-founded Prototype Solutions Corporation in 1994, a company
`
`focused on using advanced interconnect and packaging technology to provide
`
`quick-tum prototypes and hardware emulation using programmable logic devices
`
`such as Field Programmable Gate Arrays (FPGAS). The technology is used to
`
`prototype highly—complex Central Processing Units (CPUs), Graphic Processing
`
`Units (GPUS), System on Chips (SOCS) and Application Specific Integrated
`
`Circuits (ASICS).
`
`10.
`
`I founded LaserPath Corp. in 1983. LaserPath was a
`
`semiconductor company focused on laser programmable semiconductor gate
`
`arrays. The foundation of this technology was based on my inventions and patents.
`
`LaserPath achieved over 200 design wins in the first 9 months of sales—setting a
`
`4
`
`
`
`IPR2012-00018
`
`Patent 7,566,960
`
`record. LaserPath’s technology included Gate Arrays programmed with a laser in a
`
`ceramic package, tested and delivered to customer in as little as two hours and
`
`more typically within 5 business days. This rapid Gate Array turnaround time and
`
`large number of design wins drastically shifted the ASIC business from a 12-week
`
`delivery to a new standard of 3- week delivery.
`
`1 1.
`
`From 1980-1981, I researched controlled impedance, instant tum-
`
`around circuit boards for the Cray 2 computer system. My research was funded by
`
`Cray Computer Corporation—Boulder, Colorado Team. This research included the
`
`development of laser-programmed printed circuit boards, multi-chip module
`
`structures and emitter—coupled logic on-chip wiring. This research was the genesis
`
`for my later-developed technology that evolved into LaserPath.
`
`12.
`
`In addition to my semiconductor industry experience, I am an
`
`inventor on 36 U.S. patents related to interconnects, high-speed connectors and
`
`semiconductors. Also, I have a faculty appointment as Adjunct Professor in the
`
`Electrical Engineering School at Portland State University in Portland, Oregon. I
`
`have also been a guest lecturer at the Jet Propulsion Laboratory (JPL) in Pasadena,
`
`California.
`
`
`
`IPR2012-00018
`
`Patent 7,566,960
`
`13. My professional background and technical qualifications are stated
`
`above and are also reflected in my Curriculum Vitae, which is attached as IVM
`
`1020. I am being compensated at a rate of $300.00 per hour, with reimbursement
`
`for actual expenses, for my work related to this inter partes review proceeding. My
`
`compensation is not dependent on and in no way affects the substance of my
`
`statements in this Declaration.
`
`14.
`
`I understand that “anticipation” is a question of fact and that for a
`
`reference to anticipate a claimed invention it must disclose each and every element
`
`set forth in the claim for that invention. I further understand that the requirement of
`
`strict identity between the claim and the reference is not met if a single element or
`
`limitation required by the claim is missing from the applied reference.
`
`15.
`
`It is my further understanding that a prior art reference is
`
`anticipatory only if it discloses each and every limitation of the claim (as properly
`
`construed) at issue. In other words, every limitation of a claim must identically
`
`appear in a single prior art reference for it to anticipate a claim.
`
`16.
`
`It is also my understanding that a claimed invention is unpatentable
`
`if the differences between the invention and the prior art are such that the subject
`
`
`
`IPR20l2-00018
`
`Patent 7,566,960
`
`matter as a whole would have been obvious at the time the invention was made to a
`
`person having ordinary skill in the art to which the subj ect matter pertains.
`
`17.
`
`It is my understanding that “obviousness” is a question of law
`
`based on underlying factual issues including the content of the prior art and the
`
`level of skill in the art. I understand that for a single reference or a combination of
`
`references to anticipate the claimed invention, a person of ordinary skill in the art
`
`must have been able to arrive at the claims by altering or combining the applied
`
`references.
`
`18.
`
`I also understand that when considering the obviousness of a patent
`
`claim, one should consider whether a teaching, suggestion, or motivation to
`
`combine the references exists so as to avoid impennissibly applying hindsight
`
`when considering the prior art. I understand this test should not be rigidly applied,
`
`but that the test can be important to avoid such hindsight.
`
`Analysis
`
`and Patel.
`
`19.
`
`I now turn to certain aspects of Chakravorty ‘362, Siniaguine, Ma
`
`
`
`IPR2012-00018
`
`Patent 7,566,960
`
`20.
`
`Interposer 310 in FIG. 3 of Chakravorty ‘3 62 is disposed in an
`
`integrated circuit package. Chakravorty ‘3 62 discloses that, in reference to FIG. 3
`
`and other embodiments, “the inventive subject matter is not to be construed as
`
`limited to use in C4 packages, and it can be used with any other type of IC package
`
`where the herein-described features of the inventive subject matter provide an
`
`advantage.” IVM 1007, 10:8-11. The term “C4” is an abbreviation for controlled
`
`collapse chip connection. C4 packages are a type of integrated circuit (IC)
`
`package. C4 integrated circuit packages are also referred to as “flip chip”
`
`integrated circuit packages.
`
`21.
`
`In FIG. 3 of Chakravorty, interposer 310 is disposed between an IC
`
`die 300 and a primary substrate 320. Solder balls 301 provide electrical contacts
`
`between IC die 300 and interposer 310. Similarly, solder balls 311 provide
`
`electrical contacts between interposer 310 and primary substrate 320. The
`
`arrangement of IC die 300, interposer 310, primary substrate 320 and solder balls
`
`301 and 311 in FIG. 3 is the same as the relative arrangement of IC die 40,
`
`interposer 50, primary substrate 60 and solder bumps 42 and 58 in FIG. 2 of
`
`Chakravorty ‘362. Solder balls 301 and 311 in FIG. 3 form a portion of the C4
`
`integrated circuit package.
`
`
`
`IPR20l2-00018
`
`Patent 7,566,960
`
`22. Another portion of the C4 integrated circuit package in FIG. 3 of
`
`Chakravorty ‘362 is an underfall encapsulant that fills in the areas between solder
`
`balls 30l(between IC die 300 and interposer 310) and the areas between solder
`
`balls 31 1 (between interposer 310 and primary substrate 320). Interposer 310 can
`
`be fabricated using high thermal coefficient of expansion (HITCE) technology. See
`
`IVM 1007, 7:42-46. Primary substrate 320 can be fabricated from an organic
`
`material, which is also subject to HITCE. See id., 421-3. An underfill encapsulant is
`
`required to mitigate the effects of HITCE. It is well known that underfill
`
`encapsulants serve this purpose:
`
`One of the major reasons why solder-bumped flip chip on
`low-cost or organic CSP substrates works is because of the
`underfill epoxy encapsulant. It reduces the effect of the
`global thermal expansion mismatch between the silicon chip
`and the organic substrate, i.e., it reduces the stresses and
`strains in the flip-chip solder bumps (since the chip and the
`substrate are tightly held by the underfill) and redistributes
`over the entire chip area the stresses and strains that would
`otherwise be increasingly concentrated near the corner
`solder bumps of the chip. Other advantages of underfill
`encapsulant are that it protects the chip from moisture, ionic
`contaminants, radiation, and hostile operating environments
`such as thermal, mechanical pull, shear, and twist, and
`shock/vibration.
`
`IVM 1014, p. 19.
`
`
`
`IPR20l2-00018
`
`Patent 7,566,960
`
`23.
`
`In referring to FIG. 3 of Chakravorty ‘362, the C4 integrated
`
`circuit package includes primary substrate 320 and underfill encapsulant between
`
`IC die 300 and interposer 310 and between interposer 310 and primary substrate
`
`320. The underfill encapsulant can surround interposer 310, in which the underfill
`
`encapsulant forms sidewalls of the C4 integrated circuit package—thus
`
`surrounding interposer 310. Here, interposer 310 is disposed inside the C4
`
`integrated circuit package. Further, the portion or area in which solder balls 311
`
`reside in FIG. 3 of Chakravorty ‘362 is an inside surface of the C4 integrated
`
`circuit package. Interposer 310 is also between IC die 300 and the inside surface of
`
`the C4 integrated circuit package.
`
`24.
`
`Similar to Chakravorty ‘362, Siniaguine also discloses an
`
`integrated circuit package. FIG. 12 of Siniaguine illustrates a ball grid array (BGA)
`
`package. See IVM 1004, 7:61-62. A BGA package is a type of integrated circuit
`
`package.
`
`25.
`
`In FIG. 12 of Siniaguine, “[w]iring substrate 330 is a BGA
`
`substrate (e.g., plastic) with solder balls 810 on the bottom .
`
`.
`
`.
`
`. Underfill 830 fills
`
`the area between the circuits 310, 320 and the area between interposer 320 and
`
`substrate 330.” IVM 1004, 7:62-66. Underfill 830 serves a similar purpose as the
`
`10
`
`
`
`IPR20l2-00018
`
`Patent 7,566,960
`
`underfill encapsulant of Chakravorty ‘362 discussed above. Also, the arrangement
`
`of circuit 310, interposer 320 and substrate 330 is the same as the relative
`
`arrangement of IC die 40, interposer 50 and primary substrate 60 from FIG. 2 of
`
`Chakravortfy ‘3 62.
`
`26.
`
`Dr. Neikirk states that “IVM did not assert that Siniaguine
`
`provides any teaching relevant to ‘an interposing structure disposed inside the
`
`integrated circuit package.’ I agree that it does not.” XLNX 2007, nn 35. I disagree
`
`with Dr. Neikirk. Indeed, the BGA integrated circuit package of Siniaguine
`
`includes wiring substrate 330 (e.g., BGA substrate) and underfill 830. As
`
`illustrated in FIG. 12, underfill 830 surrounds interposer 320, in which underfill
`
`830 forms sidewalls of the BGA integrated circuit package. This is similar to a fill
`
`material 1520 in FIG. 15 of Siniaguine, which illustrates that fill material 1520
`
`forms the right and left sidewalls of an integrated circuit package; thus surrounding
`
`interposer 320. See IVM 1004, 8:20-55. As a result, interposer 320 in FIG. 12 is
`
`disposed inside the BGA integrated circuit package. Further, the portion or area in
`
`which contacts 323 (not annotated) reside in FIG. 12 of Siniaguine is an inside
`
`surface of the BGA integrated circuit package. In reference to FIG. 4 of
`
`Siniaguine, pads 388 are disposed on the inside surface of the BGA integrated
`
`ll
`
`
`
`IPR20 12-0001 8
`
`Patent 7,566,960
`
`circuit package. lnterposer 320 is also between IC 310 and the inside surface of the
`
`BGA integrated circuit package.
`
`27.
`
`I now turn to the combination of the teachings from Siniaguine
`
`with the teachings from Ma. In my declaration in support of inter partes review of
`
`the ‘960 Patent, I stated that:
`
`The modifications to the first pattern of micro-bumps disposed
`on IC 310 in FIG. 4 of Siniaguine to have a substantially
`identical pattern as the second pattern of pads 388 disposed on
`wiring substrate 330 as taught by Ma would have been a
`relatively simple substitution of the micro—bump/pad pattem
`illustrated in FIG. 4 of Siniaguine with the micro—bump/pad
`pattern illustrated in FIG. 18 of Ma. This substitution can be
`applied using known packaging techniques and would not
`change the operation of the semiconductor integrated circuit
`structure of Siniaguine. Rather, the substitution would provide
`flexibility in the signal distribution between IC 310 and wiring
`substrate 330 of Siniaguine.
`
`IVM 1002, ‘ll 89.
`
`The above statement is one reason an electronic packaging designer would modify
`
`the first pattern of micro-bumps disposed on IC 310 in FIG. 4 of Siniaguine to
`
`have a substantially identical pattern as the second pattem of pads 388 based on the
`
`teachings of Ma.
`
`12
`
`
`
`IPR2012-00018
`
`Patent 7,566,960
`
`28.
`
`Dr. Neikirk states that “even if Siniaguine could be properly
`
`combined with Ma or Chakravorty ‘362, the combination does not teach ‘wherein
`
`the first pattern and the second pattem are substantially identical patterns’ as
`
`recited in claim l.” XLNX 2007, €| 46. In his declaration, Dr. Neikirk illustrates a
`
`combination of FIG. 18 of Ma placed on top of FIG. 4 of Siniaguine. See id., ‘,1 47.
`
`Based on this figure, Dr., Neikirk states that “Ma shows that small solder balls 228
`
`are regularly spaced apart, while Siniaguine shows that pads 388 are irregularly
`
`spaced apart. The gap between the third pad and the fourth pad is substantially
`
`larger than the gap between any other two pads. Thus, even though there are five
`
`solder balls 228 and five pads 388, their patterns of arrangement are not
`
`substantially identical.” Id. , emphasis in oréginal. I disagree with Dr. Neikirk
`
`because Siniaguine does not disclose the dimensions of the micro—bumps disposed
`
`on IC 310 or pads 388 in FIG. 4. Siniaguine also does not disclose that FIG. 4 is
`
`drawn to scale. Indeed, Siniaguine states that “[t]he examples in this section are
`
`provided for illustration and not to limit the invention. The invention is not lirrsited
`
`to particular circuits, materials, processes, process parameters equipment, or
`
`dimensions.” IVM 1004, 3:35-38.
`
`13
`
`
`
`IPR2012-00018
`
`Patent 7,566,960
`
`29.
`
`Similarly, Ma does not disclose the dimensions of the micro-
`
`bump/pad pattern illustrated in FIG. 18. Ma also does not disclose that FIG. 18 is
`
`drawn to scale.
`
`30.
`
`Based on their disclosures, FIG. 4 of Siniaguine and FIG. 18 of Ma
`
`can be used as a guideline to manufacture micro-bumps disposed on IC 310 in FIG.
`
`4 of Siniaguine to have a substantially identical pattern as the pads 388 disposed on
`
`wiring substrate 330 as taught by FIG. 18 of Ma. For example, the pattern of solder
`
`balls 228 in FIG. 18 of Ma (e.g., 1 X N array, where N is an integer greater than 1)
`
`and the pattern of pads in 388 in FIG. 4 of Siniaguine (e.g., 1 X N array, where N is
`
`an integer greater than 1) can be designed such that they are identical to one
`
`another. Since the pattem of solder balls 228 and the pattern of pads 388 both have
`
`a 1 X N array pattern, their patterns are identical to one another.
`
`31.
`
`In addition to having identical patterns, the pattern of solder balls
`
`and the pattern of pads 388 may be designed such their respective sizings/spacings
`
`are similar to one another. Siniaguine and Ma however do not disclose sufficient
`
`information on FIGS. 4 and 18, respectively, to manufacture the resulting
`
`combination to scale. Thus, overlaying figures from Siniaguine and Ma with one
`
`another—such as the attempt by Dr .Neikirk on page 20 of his declaration——does
`
`14
`
`
`
`IPR20 12-0001 8
`
`Patent 7,566,960
`
`not provide an accurate depiction of relative sizings/spacings within each of the
`
`references’ figures, as well as relative sizings/spacings between a combination of
`
`figures from the references.
`
`32.
`
`Dr. Neikirk states that “[m]odifying the interposer of Siniaguine
`
`such that ‘the first pattern and the second pattern are substantially identical
`
`patterns’ would render the interposer [of Siniaguine] inoperable for its intended
`
`purpose of distributing clock signals.” XLNX 2007, 1] 42. I disagree with Dr.
`
`Neikirk because the clock distribution network of Siniaguine can be implemented
`
`with the first pattern of micro—bumps disposed on IC 310 in FIG. 4 of Siniaguine
`
`having a substantially identical pattem as the second pattem of pads 388—e.g., the
`
`number of micro—bumps can equal the number of pads. In referring to FIG. 4,
`
`Siniaguine states that “[i]n one example, contact pad 323.1 is a power supply input.
`
`Contact pad 323.3 is a ground input. Contact pad 323.2 [is] an input, output, or
`
`input/output terminal for a signal. The invention is not limited to any particular
`
`signals that can be routed through interposer 320.” IVM 1004, 4:31-35. Further,
`
`“[c]ontact pads 323 are bonded to pads 388 on wiréng substrate 330.” Id., 4:36-37.
`
`33.
`
`Since interposer 320 is not limited to any particular signals routed
`
`through it, the first pattern of micro—bumps disposed on IC 310 can have a
`
`15
`
`
`
`IPR2012-0001 8
`
`Patent 7,566,960
`
`substantially identical pattern as the second pattern of pads 388—e.g., the number
`
`of micro-bumps can equal the number of pads. For example, interposer 320 can
`
`have a first pad 388 electrically coupled to a first micro-bump on IC 310, a second
`
`pad 388 electrically coupled to a second micro-bump on IC 310 and a third pad
`
`388 electrically coupled to a third micro-bump on IC 310. First pad 388 can be a
`
`power supply input, second pad 388 can be a ground input and third pad 388 can
`
`be a clock input. Correspondingly, the first micro-bump can provide the power
`
`supply signal, the second micro-bump can provide the ground signal and the third
`
`micro-bump can provide the clock signal to IC 310. In this example, the number of
`
`micro-bumps (3) equals the number of pads (3).
`
`34.
`
`In the above example, a clock distribution network can be
`
`implemented with a single clock input to IC 310 provided by the third micro-bump
`
`(from interposer 320). Multiple clock inputs to IC 310 (from multiple micro-
`
`bumps) are not required to implement the clock distribution network. This is
`
`because Siniaguine states that “[i]nterposer 320 may contain only a part of a clock
`
`distribution network. For example, interposer 320 may contain only a sub-tree
`
`1 10S (FIG. 6) of a tree network 110. Sub-tree l 10S consists of a number of tree
`
`levels including the root 120. The rest of network 110 may be in circuit 3 10.” See
`
`16
`
`
`
`IPR2012-00018
`
`Patent 7,566,960
`
`IVM 1004, 5:54-58. The clock distribution network implemented in interposer 320
`
`and circuit 310 is not limited to the clock structure of FIG. 6. Other clock
`
`structures—like the structure of FIG. 2—can be implemented in interposer 320 and
`
`circuit 310. See IVM 1004, 3:46-49 (“Circuit 320 is an interposer that contains
`
`clock distribution networks 110. The clock distribution networks can be of any
`
`type, including the types shown in FIGS. 1, 2, or other types, known or to be
`
`inVented.”).
`
`35.
`
`The grid-type clock distribution network in FIG. 2 can be
`
`implemented in interposer 320 and circuit 310. This grid-type clock distribution
`
`network has lines 150 that form a grid with horizontal and Vertical lines being
`
`connected at intersection points. See IVM 1004, 1:28-36. A clock signal is
`
`delivered to a terminal 120 at the center of the grid, amplified by a buffer 160.1
`
`and distributed to buffers 160.2 at the edges of the grid. See id. Each buffer 160.2
`
`drives a horizontal or Vertical line 150. See id. Clock terminals 130 can be
`
`positioned on lines 150 and connected to circuit blocks. See id.
`
`36.
`
`In implementing the grid-type clock distribution network of FIG. 2
`
`in interposer 320 and circuit 310 of FIG. 4, interposer 320 can contain a portion of
`
`the clock distribution network and circuit 310 can contain the remainder of the
`
`17
`
`
`
`IPR20l2-00018
`
`Patent 7,566,960
`
`network. For example, interposer 320 can include clock terminal 120 (eg, a clock
`
`input from third pad 388) and buffer 160.1. The amplified clock signal from buffer
`
`160.1 can feed into IC 310 via the third micro-bump. The remainder of the clock
`
`distribution network——e.g., buffers 160.2, horizontal/Vertical lines 50 and clock
`
`terminals l30—can be implemented in circuit 310. Buffers 160.2 would receive
`
`the amplified clock signal from buffer 160.1 via the third micro-bump and
`
`distribute the clock signal to terminals 130 Via horizontal/Vertical lines 50.
`
`37.
`
`In summary, implementation of the grid-type clock distribution
`
`network of FIG. 2 in interposer 320 and circuit 310 of FIG. 4 is one example in
`
`which a clock distribution network can be implemented in the interposer design of
`
`Siniaguine while maintaining an equal number of micro-bumps and pads 388.
`
`38.
`
`The number of micro-bumps and pads 388 can also be equal to one
`
`another in other clock distribution examples. For example, interposer 320 can have
`
`a first pad 388 electrically coupled to a first micro-bump on IC 310, a second pad
`
`388 electrically coupled to a second micro-bump on IC 310, a third pad 388
`
`electrically coupled to third, fourth and fifth micro-bumps on IC 310 and fourth,
`
`fifth and sixth pads 388 coupled to a sixth micro-bump on IC 310. First pad 388
`
`can be a power supply input, second pad 388 can be a ground input, third pad 388
`
`18
`
`
`
`IPR2012-0001 8
`
`Patent 7,566,960
`
`can be a clock input and fourth, fifth and sixth pads 388 can be clock outputs.
`
`Correspondingly, the first micro-bump can provide the power supply signal to IC
`
`310, the second micro-bump can provide the ground signal to IC 310, the third,
`
`fourth and fifth micro-bumps can provide clock signals to IC 310 and the sixth
`
`micro-bump can provide a clock output from IC 310. The sixth micro-bump can
`
`provide the clock output to fourth, fifth and sixth pads 388, which can be
`
`electrically coupled to external circuits that use the clock output from the sixth
`
`micro-bump (Via IC 310). In this example, the number of micro-bumps (6) equals
`
`the number of pads (6).
`
`39. My analysis above with regard to Chakravorty ‘362, Siniaguine
`
`and Ma does not change my analysis as to the combination of Chakravorty ‘362,
`
`Siniaguine and Patel from my declaration in support of inter partes review of the
`
`‘960 Patent. See IVM 1002, fiffi 82-83. The analysis above also does not change my
`
`analysis as to the combination of Siniaguine, Ma, Chakravorty ‘362 and Patel from
`
`my declaration in support of inter partes review of the ‘960 Patent. See IVM 1002,
`
`n 1 04-105.
`
`I hereby declare that all statements made herein of my own knowledge are
`
`true and that all statements made on information and belief are believed to be true;
`
`19
`
`
`
`IPR2012-00018
`
`Patent 7,566,960
`
`and further that these statements were made with the knowledge that willful false
`
`statements and the like so made are punishable by fine or imprisonment, or both,
`
`under Section 1001 of Title 18 of the United States Code.
`
`Executed this 2 '7 day of August 2013 in Portland, OR.
`
`Respectfully subi -,
`/
`
`//
`
`/ 0N
`
`'
`t_.z"""" \
`M 1. T If
`/
`
`\__
`/ \
`
`/
`
`20