lousoror ceiecs

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicants: Leather et al.

Examiner:

Serial No.:

Art Group:

Filing Date: June 12, 2003

Docket No.: 00100.02.0053

Title: DIVIDING WORK AMONG MULTIPLE GRAPHICS PIPELINES USING A

SUPER-TILING TECHNIQUE

Mail Stop Patent Application Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

Certificate of Express Mail

I hereby certify that this paper is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10, on the date indicated and is addressed to Mail Stop Patent

Application, Commissioner for Patents, P.O. Box 1450.

Alexandria, VA 22313-1450,

Express Mail No. EV 063310627 US.

#### PRELIMINARY AMENDMENT

Dear Sir:

Prior to examination, Applicants respectfully request that the above-identified application be amended as follows:

#### In The Specification:

Please add the following new paragraph directly below the invention title on page 1 of the specification as follows:

This application claims the benefit of U. S. Provisional Application Ser. No. 60/429,641 filed November 27, 2002, entitled "Dividing Work Among Multiple Graphics Pipelines Using a Super-Tiling Technique", having as inventors Mark M. Leather and Eric Demers, and owned by instant assignee.

#### **REMARKS**

Applicants submit that the specification is fully supported by the original provisional application, and the claims are fully supported by the originally filed provisional application.

Respectfully submitted,

Christopher J. Reckamp Reg. No. 34,414

Dated: June 12, 2003

Vedder, Price, Kaufman & Kammholz 222 North LaSalle Street

Chicago, Illinois 60601 Telephone: (312) 609-7500 Facsimile: (312) 609-5005

15959797 161263 020053

PATENT APPLICATION ATTY, DOCKET NO. 00100.02.0053

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

FILING OF A UNITED STATES PATENT APPLICATION

#### DIVIDING WORK AMONG MULTIPLE GRAPHICS PIPELINES USING A SUPER-TILING TECHNIQUE

#### **INVENTORS:**

Mark M. Leather 12187 Woodside Drive Saratoga, California 95070

**Eric Demers** 901 Sycamore Drive Palo Alto, California 94303

ATTORNEY OF RECORD: **CHRISTOPHER J. RECKAMP REGISTRATION NO. 34,414** VEDDER PRICE KAUFMAN & KAMMHOLZ 222 NORTH LASALLE STREET, SUITE 2600 **CHICAGO, ILLINOIS 60601** PHONE (312) 609-7500 FAX (312) 609-5005

Express Mail Label No.: EV 063310627 US

Date of Deposit: June 12, 2003

I hereby certify that this paper is being deposited with the U.S. Postal Service "Express Mail Post Office to Addressee" service under 37 C.F.R. Section 1.10 on the 'Date of Deposit', indicated above, and is addressed to: Mail Stop Patent Application, Commissioner of Patents, P. O. Box 1450, Alexandria, VA, 22313-1450.

Name of Depositor: Winona K. Jackson



10459797, C61295 020053

## DIVIDING WORK AMONG MULTIPLE GRAPHICS PIPELINES USING A SUPER-TILING TECHNIQUE

#### RELATED CO-PENDING APPLICATION

[0001]	This is a related application to a co-pending application entitled "Parallel
Pipeline G	raphics System" having docket number 010025, having serial number
	, having Leather et al. as the inventors, filed on even date,
owned by t	he same assignee and hereby incorporated by reference in its entirety.

#### FIELD OF THE INVENTION

[0001] The present invention generally relates to graphics processing circuitry and, more particularly, to dividing graphics processing operations among multiple pipelines.

#### **BACKGROUND OF THE INVENTION**

[0002] Computer graphics systems, set top box systems or other graphics processing systems typically include a host processor, graphics (including video) processing circuitry, memory (e.g. frame buffer), and one or more display devices. The host processor may have a graphics application running thereon, which provides vertex data for a primitive (e.g. triangle) to be rendered on the one or more display devices to the graphics processing circuitry. The display device, for example, a CRT display includes a plurality of scan lines comprised of a series of pixels. When appearance attributes (e.g. color, brightness, texture) are applied to the pixels, an object or scene is presented on the display device. The graphics processing circuitry receives the vertex data and generates pixel data including the appearance attributes which may be presented on the display device according to a particular protocol. The pixel data is typically stored in the frame buffer in a manner that corresponds to the pixels location on the display device.

[0003] FIG. 1 illustrates a conventional display device 10, having a screen 12 partitioned into a series of vertical strips 13-18. The strips 13-18 are typically 1-4 pixels in width. In like manner, the frame buffer of conventional graphics processing systems is partitioned into a series of vertical strips having the same screen space width.

1



10459797.061203 020053

Alternatively, the frame buffer and the display device may be partitioned into a series of horizontal strips. Graphics calculations, for example, lighting, color, texture and user viewing information are performed by the graphics processing circuitry on each of the primitives provided by the host. Once all calculations have been performed on the primitives, the pixel data representing the object to be displayed is written into the frame buffer. Once the graphics calculations have been repeated for all primitives associated with a specific frame, the data stored in the frame buffer is rendered to create a video signal that is provided to the display device.

[0004] The amount of time taken for an entire frame of information to be calculated and provided to the frame buffer becomes a bottleneck in graphics systems as the calculations associated with the graphics become more complicated. Contributing to the increased complexity of the graphics calculation is the increased need for higher resolution video, as well as the need for more complicated video, such as 3-D video. The video image observed by the human eye becomes distorted or choppy when the amount of time taken to render an entire frame of video exceeds the amount of time in which the display device must be refreshed with a new graphic or frame in order to avoid perception by the human eye. To decrease processing time, graphics processing systems typically divide primitive processing among several graphics processing circuits where, for example, one graphics processing circuit is responsible for one vertical strip (e.g. 13) of the frame while another graphics processing circuit is responsible for another vertical strip (e.g. 14) of the frame. In this manner, the pixel data is provided to the frame buffer within the required refresh time.

[0005] Load balancing is a significant drawback associated with the partitioning systems as described above. Load balancing problems occur, for example, when all of the primitives 20-23 of a particular object or scene are located in one strip (e.g. strip 13) as illustrated in FIG. 1. When this occurs, only the graphics processing circuit responsible strip 13 is actively processing primitives; the remaining graphics processing circuits are idle. This results in a significant waste of computing resources as at most only half of the graphics processing circuits are operating. Consequently, graphics processing system performance is decreased as the system is only operating at a maximum of fifty percent capacity.

2



# DOCKET

## Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## **Real-Time Litigation Alerts**



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

### **Advanced Docket Research**



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

### **Analytics At Your Fingertips**



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

#### API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

#### **LAW FIRMS**

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

#### **FINANCIAL INSTITUTIONS**

Litigation and bankruptcy checks for companies and debtors.

#### **E-DISCOVERY AND LEGAL VENDORS**

Sync your system to PACER to automate legal marketing.

