IN THE UNITED STATES DISTRICT COURT FOR THE WESTERN DISTRICT OF TEXAS **WACO DIVISION**

ADVANCED SILICON	§	
TECHNOLOGIES LLC,	§	
Plaintiff,	§ § §	
v.	\$ \$	Case. No. 6:22-CV-0466-ADA-DTG
NXP SEMICONDUCTORS N.V.,	§	
NXP B.V., and	§	
NXP USA, INC.,	§	
	§	
Defendants.		

DEFENDANT NXP USA, INC'S PRELIMINARY INVALIDITY CONTENTIONS



TABLE OF CONTENTS

I.	INTRODUCTION	1
A.	Asserted Claims	1
B.	Ongoing Discovery and Disclosures	1
C.	Claim Construction	3
D.	Effective Date	4
E.	Prior Art Identification and Citation	4
F.	Additional Reservation of Rights	7
II.	PRIOR ART DISCLOSURES AND CONTENTIONS	7
A.	Identification of Items of Prior Art That Anticipate or Render Obvious Asserted Claims	8
1	. Prior Art Patents and Published Patent Applications	8
2	Prior Art Non-Patent Publications	15
3	Prior Art Devices	17
B.	Obviousness Combinations and Motivations	23
1	. Technical incentives and market forces drove similar solutions in the prior art	25
2	. Motivations to Combine	30
3	. Additional References	47
C.	Charts Identifying Where in Each Item of Prior Art Each Element of the Asserted Claim Is Found	47
III.	INVALIDITY UNDER 35 U.S.C. § 112	47
IV.	PATENT INELIGIBLE SUBJECT MATTER UNDER 35 U.S.C. § 101	53
V.	PRODUCTIONS	54
A.	Prior Art Production	54
B.	Technical Document Production	54



"invention" as set forth in the specifications of the Asserted Patents (and any specification allegedly incorporated by reference).

Additionally, the Asserted Claims fail the enablement, written description, and/or definiteness requirements in view of at least the following claim terms and phrases:

Asserted Claim(s)	Claim Term/Phrase	Invalidity Under 35 U.S.C. § 112
'945 Patent, Claims 1, 21	"a memory controller on the chip in communication with the at least two graphics pipelines, operative to transfer pixel data between each of a first pipeline and a second pipeline and a memory shared among the at least two graphics pipelines"	U.S.C. § 112, ¶ 2 because the claim limitation fails to inform, with reasonable certainty, those skilled in the art about the scope of the
	"a memory controller on the chip, coupled to the at least two graphics pipelines on the chip and operative to transfer pixel data between each of the two graphics pipelines and a memory shared among the at least two graphics pipelines"	AIA 35 U.S.C. § 112, ¶ 1 because the specification fails to describe or enable the full breadth of the claims.
'945 Patent, Claim 4	"front end circuitry"	The claim limitation invokes 35 U.S.C. § 112 ¶ 6 and is invalid for failure to disclose adequate corresponding structure linked to the recited claim functionality
'945 Patent, Claim 4	"back end circuitry"	The claim limitation invokes 35 U.S.C. § 112 ¶ 6 and is invalid for failure to disclose adequate corresponding structure linked to the recited claim functionality
'435 Patent, Claim 1	describes a scheme used to encode the input stream, varies power	U.S.C. § 112, ¶ 2 because the claim limitation fails to inform, with reasonable certainty, those skilled in the art about the scope of the invention. The claims are invalid under pre-AIA 35 U.S.C. § 112, ¶ 1 because

