## UNITED STATES DISTRICT COURT FOR THE WESTERN DISTRICT OF TEXAS WACO DIVISION

FUTURE LINK SYSTEMS, LLC,

Plaintiff,

Case No. 6:21-cv-0263-ADA

v.

APPLE INC.,

JURY TRIAL DEMANDED

Defendant.

FUTURE LINK SYSTEMS, LLC,

Plaintiff,

Case No. 6:21-cv-0264-ADA

v.

BROADCOM INC.; BROADCOM CORP.,

JURY TRIAL DEMANDED

Defendants.

FUTURE LINK SYSTEMS, LLC,

Plaintiff,

Case No. 6:21-cv-0265-ADA

v.

JURY TRIAL DEMANDED

QUALCOMM INCORPORATED; QUALCOMM TECHNOLOGIES, INC.,

Defendants.

FUTURE LINK SYSTEMS, LLC,

Plaintiff,

Case No. 6:21-cv-0363-ADA

v.

JURY TRIAL DEMANDED

REALTEK SEMICONDUCTOR CORPORATION,

Defendant.

## PLAINTIFF FUTURE LINK SYSTEMS, LLC'S RESPONSE TO CRSR DEFENDANTS' OPENING CLAIM CONSTRUCTION BRIEF



## **TABLE OF CONTENTS**

I. ]	INTRODUCTION	. 1
II. ′	THE '804 PATENT	. 1
and	"A circuit arrangement for interfacing a plurality of functional blocks to one other in an integrated circuit device, the circuit arrangement comprising" aim 1)	. 1
B.	"functional block[s]" (claims 1, 2, 9, 10, 17, 40)	. 4
C.	"serial port" (claims 1-5, 8-10, 14, 17, 40)	. 6
D.	"serial command, data and clock interconnects" (claims 1, 40)	11
E.	"selectively couple" (claims 1, 9, 17)	12
III.	THE '680 PATENT	14
A.	"packet" (claims 1, 7, 8, 20)	14
B. 8)	"packet-based communications" (claim 1) / "communicating packet data" (claim / "communicate the packets" (claim 20)	
the	"performance-based communications order" (claim 1) / "order as a function communications priority and performance rules" (claim 8) / "order to the packets sed upon the generated protocol-based ordering data and performance-based rules"	
(cla	aim 20)	18
D.	"[internal] CPU-based link" '680 Patent, Cl. 15	23
IV	CONCLUSION	26

## **TABLE OF AUTHORITIES**

Cases	
Bd. Of Trs. Of Leland Stanford Junior Univ. v. Roche Molecular Sys.	, Inc.,
528 F. Supp. 2d 967 (N.D. Cal. 2007)	12
Becton, Dickinson & Co. v. Tyco Healthcare Grp., LP,	
616 F.3d 1249 (Fed. Cir. 2010)	19
BookIT Oy v. Bank of Am. Corp.,	
817 F. App'x 990 (Fed. Cir. 2020)	5
Catalina Mktg. Int'l, Inc. v. Coolsavings.com, Inc.,	
289 F.3d 801 (Fed. Cir. 2002)	
Cordis Corp. v. Bos. Sci. Corp.,	
658 F.3d 1347 (Fed. Cir. 2011)	14
Cordis Corp. v. Medtronic Ave, Inc.,	
339 F.3d 1352 (Fed. Cir. 2003)	
Data Engine Techs. LLC v. Google LLC,	
10 F.4th 1375 (Fed. Cir. 2021)	5
Phillips v. AWH Corp.,	
415 F.3d 1303 (Fed. Cir. 2005)	12
Poly-Am., L.P. v. GSE Lining Tech., Inc.,	
383 F.3d 1303 (Fed. Cir. 2004)	3
Proveris Sci. Corp. v. Innovasystems, Inc.,	
739 F 3d 1367 (Fed. Cir. 2014)	3



### I. <u>INTRODUCTION</u>

Plaintiff Future Link Systems, LLC ("FLS") submits this response to CRSR Defendants' ("Defendants") Opening Claim Construction Brief ("Op. Br."). As set forth below, the disputed terms have a plain and ordinary meaning to a POSA, and Defendants' attempts to rewrite the claims or hold them indefinite should be rejected.

## **II.** <u>THE '804 PATENT</u>

A. "A circuit arrangement for interfacing a plurality of functional blocks to one another in an integrated circuit device, the circuit arrangement comprising" (claim 1)

FLS's Proposed Construction	Defendants' Proposed Construction
Limiting	Not limiting

As Defendants acknowledge, a preamble may be limiting when it recites "essential structure or steps, or is 'necessary to give life, meaning, and vitality to the claim." Op. Br. at 3. What Defendants do not acknowledge, however, is that preambles may also be limiting "when reciting additional structure or steps underscored as important by the specification." *Catalina Mktg. Int'l, Inc. v. Coolsavings.com, Inc.*, 289 F.3d 801, 808 (Fed. Cir. 2002).

Here, the preamble is limiting because the preamble recites structure underscored as important by the specification—that the claimed "circuit arrangement" is "in an integrated circuit device." The specification repeatedly teaches the importance of implementing the invention within an integrated circuit device, starting with the title of the '804 Patent: "Concurrent serial interconnect for integrating functional blocks *in an integrated circuit device*." Likewise, the field of the invention states:



The invention is generally related to integrated circuit device design and architecture, and in particular, to an interface for interconnecting multiple functional blocks together in an integrated circuit device.

'804 Patent at 1:6-9. Likewise, the background of the invention repeatedly emphasizes the importance of advances in integrated circuit design, as well as the difficulties that arise within the specific field of integrated circuit architecture. *See, e.g., id.* at 1:12-42, 2:21-23, 2:58-64:

Computer technology has advanced a great deal over the last several decades. Whereas computers once filled entire rooms, and were constructed using individually packaged transistors and/or vacuum tubes to perform different logical functions, *innovations in semiconductor manufacturing techniques have enabled multiple transistors, or logic gates, to be integrated together on a single integrated circuit device, or "chip"* to perform a greater number of logical functions. The size and number of logic gates that can be integrated together on a chip continues to improve, and whereas early chips had at most only a few hundred gates, more recent chips have been developed that incorporate more on the order of millions of gates. Furthermore, advances in integration have permitted designs that were at one time implemented using multiple chips to be implemented in a single chip.

As chip designs become more complex, however, the design and development process becomes more expensive and time consuming. To alleviate this difficulty, design tools have been developed that enable developers to build custom chips by assembling together smaller, generic components that perform basic functions required for the design.

. . .

The ability to integrate greater numbers of gates onto a chip has also permitted the complexity of the generic components used by design tools to increase.

. . .

However, bus-type interconnections suffer from a number of drawbacks that limit their usefulness in *interconnecting multiple functional blocks in a chip*.

. . .

Therefore, a significant need exists in the art for an improved manner of interconnecting components such as functional blocks and the like in an



# DOCKET

## Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## **Real-Time Litigation Alerts**



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## **Advanced Docket Research**



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## **Analytics At Your Fingertips**



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

### API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

#### **LAW FIRMS**

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

#### **FINANCIAL INSTITUTIONS**

Litigation and bankruptcy checks for companies and debtors.

## **E-DISCOVERY AND LEGAL VENDORS**

Sync your system to PACER to automate legal marketing.

