

Exhibit 8

U.S. Patent No. 7,917,680 (“’680 Patent”)

Accused Products

Apple products including smartphones, tablets, and computers with Apple A-Series or M-Series SoCs (“Apple System”) infringe at least Claim 1 of the ’680 Patent.

Claim 1

Claim 1	Apple Ax/Mx System
1[pre]. A method for managing packet-based communications in a rules-based system, the method comprising:	To the extent the preamble is limiting, the Apple Ax/Mx System implements a method for managing packet-based communications in a rules-based system. For example, the Apple Ax/Mx System includes an ARM AMBA A53 fabric or similar, such as a PL301 fabric implementing ordering rules, including a limitation an “Apple Fabric.” <i>See, e.g.:</i>

Claim 1	Apple Ax/Mx System
	<p data-bbox="803 743 1624 863">Apple A11 Bionic: The fastest six-core processor around</p> <p data-bbox="784 877 1624 972">What's new? First, it's a six-core processor. "Exciting," you think, and indeed it is, but just remember that more cores on a phone isn't the same as more cores on your laptop.</p> <p data-bbox="784 999 1624 1192">There are two "performance" cores and four "high-efficiency cores" for a total of six. This chip design is similar to big.LITTLE, created by British company ARM. Without going too in-depth, this is known as 'heterogeneous computing', which effectively allows devices to run on processors that have cores of different specifications. This unlike a processor in your PC, where all the processor cores are exactly the same.</p> <p data-bbox="784 1220 1624 1381">Compared to last year's A10 Fusion, Apple claims 25% better performance from those all-important performance cores, while the four high-efficiency cores will collectively be 70% faster for background tasks. What's more exciting is that the controller, which decides what cores get which tasks, now allows all six cores to work on the same task, allowing for 70% faster multi-threaded workloads.</p> <p data-bbox="784 1409 1624 1503">In terms of graphics performance, the GPU is said to be 30% faster than last year's while consuming half the power when working at the same rate as the A10. This is impressive and will help battery life when it comes to gaming.</p> <p data-bbox="784 1581 1624 1686">Big.LITTLE-like designs aren't unique to Apple's chip designs; the likes of the Samsung Exynos 8895 and the Qualcomm Snapdragon 835 SoC feature this same architecture. But what's new here is the doubling of the number of lower-power cores.</p> <p data-bbox="766 1709 1624 1780">http://www.trustedreviews.com/news/apple-a11-processor-specs-performance-benchmarks-3286346</p>

Claim 1

Apple Ax/Mx System

```
37 #define SWTCH FAB_BASE_ADDR (IO_BASE + 0x00080000) // Switch Fabric Config
38
39 #define CP_COM_BASE_ADDR (IO_BASE + 0x000D0000) // CP Common Registers
40 #define CP_COM_INT_BASE_ADDR (CP_COM_BASE_ADDR + 0x10000) // CP Common Interrupt C
41
42 #define CP_0_DT_DBG_CAO_ADDR (IO_BASE + 0x000D40000) // Dup Tag Debug backdoor Ran
43 #define CP_1_DT_DBG_CAO_ADDR (IO_BASE + 0x000E40000) // Dup Tag Debug backdoor Ran
44
45 #define ACC_BASE_ADDR (IO_BASE + 0x002000000) // Apple Compute Complex
46 #define CCC_CPU0_SYS_BASE_ADDR (IO_BASE + 0x002000000) // Hurricane/Zephyr CPU0 Imp
47 #define CCC_CPU1_SYS_BASE_ADDR (IO_BASE + 0x002100000) // Hurricane/Zephyr CPU1 Imp
48
49 #define SOC_BUSMUX_BASE_ADDR (IO_BASE + 0x004000000) // AF SoC BusMux Config
```

iboot-master\platform\t8010\include\platform\soc\hwregbase_t8010

```
21 // CPU Fabric Widget Registers (base address @ CPU FABRIC BASE_ADDR)
22 #define CPU_Fabric_pl301Wrap0_AMCRDRATELIMIT (0x0000) // AMC Read Rate Limit R
23 #define CPU_Fabric_pl301Wrap0_AMCWRRLIMIT (0x0004) // AMC Write Rate Limit Regi
24 #define CPU_Fabric_pl301Wrap0_AMCRRLIMIT (0x0008) // AMC Read Transactions Lim
25 #define CPU_Fabric_pl301Wrap0_AMCWRLIMIT (0x000c) // AMC Write Transactions Li
26 #define CPU_Fabric_pl301Wrap0_SPURDRATELIMIT (0x0040) // SPU Read Rate Limit R
27 #define CPU_Fabric_pl301Wrap0_SPUWRRLIMIT (0x0044) // SPU Write Rate Limit Regi
28 #define CPU_Fabric_pl301Wrap0_SPUURLIMIT (0x0048) // SPU Read Transactions Lim
29 #define CPU_Fabric_pl301Wrap0_SPUWURLIMIT (0x004c) // SPU Write Transactions Li
30 #define CPU_Fabric_pl301Wrap0_SPUWGATHER (0x0050) // SPU Write Gather Register
31 #define CPU_Fabric_pl301Wrap0_LIOWGATHER (0x0090) // LIO Write Gather Register
32 #define CPU_Fabric_pl301Wrap0_AUERDRATELIMIT (0x00c0) // AUE Read Rate Limit R
33 #define CPU_Fabric_pl301Wrap0_AUEWRRLIMIT (0x00c4) // AUE Write Rate Limit Regi
34 #define CPU_Fabric_pl301Wrap0_AUERURLIMIT (0x00c8) // AUE Read Transactions Lim
35 #define CPU_Fabric_pl301Wrap0_AUEWURLIMIT (0x00cc) // AUE Write Transactions Li
36 #define CPU_Fabric_pl301Wrap0_AUEWGATHER (0x00d0) // AUE Write Gather Register
37 #define CPU_Fabric_pl301Wrap0_ANSRDRATELIMIT (0x0100) // ANS Read Rate Limit R
38 #define CPU_Fabric_pl301Wrap0_ANSWRRLIMIT (0x0104) // ANS Write Rate Limit Regi
39 #define CPU_Fabric_pl301Wrap0_ANSRRLIMIT (0x0108) // ANS Read Transactions Lim
40 #define CPU_Fabric_pl301Wrap0_ANSWURLIMIT (0x010c) // ANS Write Transactions Li
41 #define CPU_Fabric_pl301Wrap0_ANSWGATHER (0x0110) // ANS Write Gather Register
42 #define CPU_Fabric_pl301Wrap0_AXIO_ARCHANARBMIO (0x0408) // Configured AR channel
43
44 // NRT Fabric Widget Registers (base address @ NRT FABRIC BASE_ADDR)
45 #define NRT_Fabric_pl301Wrap1_AMCRDRATELIMIT (0x0000) // AMC Read Rate Limit R
46 #define NRT_Fabric_pl301Wrap1_AMCWRRLIMIT (0x0004) // AMC Write Rate Limit Regi
47 #define NRT_Fabric_pl301Wrap1_AMCRRLIMIT (0x0008) // AMC Read Transactions Lim
48 #define NRT_Fabric_pl301Wrap1_AMCWRLIMIT (0x000c) // AMC Write Transactions Li
49 #define NRT_Fabric_pl301Wrap1_MSRRDRATELIMIT (0x0040) // MSR Read Rate Limit R
50 #define NRT_Fabric_pl301Wrap1_MSRRWRRLIMIT (0x0044) // MSR Write Rate Limit Regi
51 #define NRT_Fabric_pl301Wrap1_MSRRRLIMIT (0x0048) // MSR Read Transactions Lim
52 #define NRT_Fabric_pl301Wrap1_MSRRWURLIMIT (0x004c) // MSR Write Transactions Li
53 #define NRT_Fabric_pl301Wrap1_SDIORDRATELIMIT (0x0080) // SDIO Read Rate Limit
54 #define NRT_Fabric_pl301Wrap1_SDIORWRRLIMIT (0x0084) // SDIO Write Rate Limit Regi
55 #define NRT_Fabric_pl301Wrap1_SDIORURLIMIT (0x0088) // SDIO Read Transactions Li
56 #define NRT_Fabric_pl301Wrap1_SDIOWURLIMIT (0x008c) // SDIO Write Transactions Li
```

iboot-master\platform\t8002\include\platform\soc\miu.h

Claim 1	Apple Ax/Mx System
	<p>A5.3 Transaction ordering</p> <p>A master can use the AWID and ARID transaction IDs to indicate its ordering of transactions are as follows:</p> <ul style="list-style-type: none"> • Transactions from different masters have no ordering restrictions. They can complete in any order. • Transactions from the same master, but with different ID values, have no ordering restrictions. They can complete in any order. • The data transfers for a sequence of read transactions with the same ARID value must be completed in the order in which the master issued the addresses, see <i>Read ordering</i>. • The data transfers for a sequence of write transactions with the same AWID value must be completed in the order in which the master issued the addresses, see <i>Normal write ordering</i> and <i>AXI3 write ordering</i> on page A5-79. • There are no ordering restrictions between read and write transactions using a common ARID, see <i>Read and write interaction</i> on page A5-80. • <i>Interconnect use of transaction identifiers</i> on page A5-80 describes how the AXI3 transaction ID values issued by AXI masters and slaves. <p>AMBA AXI and ACE Protocol specification, Issue D, ARM, Oct. 2011.</p>
<p>1[a] in a packet processor, generating a protocol-based ordering configuration for passing packet data as a function of protocol compliance rules for the rules-based system, and</p>	<p>The Apple Ax/Mx System includes a packet processor that implements a protocol-based ordering configuration for passing packet data as a function of protocol compliance rules for the rules-based system.</p> <p>For example, the Apple Ax/Mx System orders AXI packet data completion according to rules set out in the AXI3, AXI4, PL301, and/or other related documents.</p> <p><i>See, e.g.:</i></p>

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.