

Exhibit 6

U.S. Patent No. 6,807,505 (“’505 Patent”)

Accused Products

Apple products including computers containing JEDEC DDR4 SDRAM and related versions, such as the (“Apple Mac Pro”) infringe at least Claim 1 of the ’505 Patent.

Claim 1

Claim 1	Apple Mac Pro
1[pre]. An electronic circuit comprising:	To the extent the preamble is limiting, the Apple Mac Pro comprises circuit as claimed. For example, the Apple Mac Pro includes at least 32GB of 2666MHz memory compliant to DDR4 JEDEC Standard JESD79-4, Sep. 2011. <i>See, e.g.:</i>

Claim 1	Apple Mac Pro						
	<p>Memory Configure up to 1.5TB of DDR4 ECC memory in 12 user-accessible DIMM slots</p> <table data-bbox="777 1056 1620 1434"> <tr> <td data-bbox="777 1056 987 1129">32GB Four 8GB DIMMs</td> <td data-bbox="1377 1056 1563 1129">48GB Six 8GB DIMMs</td> </tr> <tr> <td data-bbox="777 1209 979 1283">96GB Six 16GB DIMMs</td> <td data-bbox="1377 1209 1580 1283">192GB Six 32GB DIMMs</td> </tr> <tr> <td data-bbox="777 1360 984 1434">384GB Six 64GB DIMMs</td> <td data-bbox="1377 1360 1624 1434">768GB Six 128GB DIMMs or</td> </tr> </table> <p>1.5TB 12 128GB DIMMs Requires 24-core or 28-core processor.</p> <p>https://www.apple.com/mac-pro/specs/</p>	32GB Four 8GB DIMMs	48GB Six 8GB DIMMs	96GB Six 16GB DIMMs	192GB Six 32GB DIMMs	384GB Six 64GB DIMMs	768GB Six 128GB DIMMs or
32GB Four 8GB DIMMs	48GB Six 8GB DIMMs						
96GB Six 16GB DIMMs	192GB Six 32GB DIMMs						
384GB Six 64GB DIMMs	768GB Six 128GB DIMMs or						
<p>1[a] a plurality of input/output (I/O) nodes for connecting the electronic circuit to a further electronic circuit via interconnects,</p>	<p>The Apple Mac Pro comprises a plurality of input/output (I/O) nodes for connecting the electronic circuit to a further electronic circuit via interconnects.</p> <p>For example, the DDR4 memory within the Apple Mac Pro includes pins/nodes, such as BA0-1, BG0-1, A0-A9, A10/AP, A11, A12/BC</p>						

Claim 1	Apple Mac Pro										
	<p>WE_n/A14, CAS_n/A15, RAS_n/A16, RESET_n, CKE, ACT_n, CLK_c, DML_n, DBIL_n, DMU_n/DBIU_n, Parity, and Alert_n, to connect the DDR4 SDRAM to a further electronic circuit (e.g., memory processor chip) via interconnecting wires between the I/O pins and the electronic circuit.</p> <p><i>See, e.g.:</i></p> <p style="text-align: center;">Table 50 — Pin Classification of DDR4 Memory Device in Connectivity</p> <table border="1" data-bbox="805 1052 1624 1226"> <thead> <tr> <th data-bbox="805 1052 1068 1083">Pin Type in CT Mode</th> <th data-bbox="1068 1052 1624 1083">Pin Names during Normal Memory Operation</th> </tr> </thead> <tbody> <tr> <td data-bbox="805 1083 1068 1115">Test Enable</td> <td data-bbox="1068 1083 1624 1115">TEN</td> </tr> <tr> <td data-bbox="805 1115 1068 1146">Chip Select</td> <td data-bbox="1068 1115 1624 1146">CS_n</td> </tr> <tr> <td data-bbox="805 1146 1068 1192">Test Input</td> <td data-bbox="1068 1146 1624 1192">BA0-1, BG0-1, A0-A9, A10/AP, A11, A12/BC_n, A13, WE_n/A14, RESET_n, CKE, ACT_n, ODT, CLK_t, CLK_c, DML_n, DBIL_n, DMU_n/DBIU_n, Parity, and Alert_n</td> </tr> <tr> <td data-bbox="805 1192 1068 1226">Test Output</td> <td data-bbox="1068 1192 1624 1226">DQ0-DQ15, DQSU_t, DQSU_c, DQSL_t, DQSL_c</td> </tr> </tbody> </table> <p>DDR4 JEDEC Standard JESD79-4, Sep. 2012.</p>	Pin Type in CT Mode	Pin Names during Normal Memory Operation	Test Enable	TEN	Chip Select	CS_n	Test Input	BA0-1, BG0-1, A0-A9, A10/AP, A11, A12/BC_n, A13, WE_n/A14, RESET_n, CKE, ACT_n, ODT, CLK_t, CLK_c, DML_n, DBIL_n, DMU_n/DBIU_n, Parity, and Alert_n	Test Output	DQ0-DQ15, DQSU_t, DQSU_c, DQSL_t, DQSL_c
Pin Type in CT Mode	Pin Names during Normal Memory Operation										
Test Enable	TEN										
Chip Select	CS_n										
Test Input	BA0-1, BG0-1, A0-A9, A10/AP, A11, A12/BC_n, A13, WE_n/A14, RESET_n, CKE, ACT_n, ODT, CLK_t, CLK_c, DML_n, DBIL_n, DMU_n/DBIU_n, Parity, and Alert_n										
Test Output	DQ0-DQ15, DQSU_t, DQSU_c, DQSL_t, DQSL_c										

Claim 1	Apple Mac Pro																					
	<p data-bbox="781 743 1081 779">2.6 Pinout Description</p> <table border="1" data-bbox="781 779 1624 1413"> <thead> <tr> <th data-bbox="781 779 967 825">Symbol</th> <th data-bbox="967 779 1133 825">Type</th> <th data-bbox="1133 779 1624 825">Function</th> </tr> </thead> <tbody> <tr> <td data-bbox="781 825 967 909">BG0 - BG1</td> <td data-bbox="967 825 1133 909">Input</td> <td data-bbox="1133 825 1624 909">Bank Group Inputs : BG0 - BG1 define to which bank group Precharge command is being applied. BG0 also determines which bank is accessed during a MRS cycle. X4/8 have BG0 and BG1 b</td> </tr> <tr> <td data-bbox="781 909 967 989">BA0 - BA1</td> <td data-bbox="967 909 1133 989">Input</td> <td data-bbox="1133 909 1624 989">Bank Address Inputs: BA0 - BA1 define to which bank an Precharge command is being applied. Bank address also register is to be accessed during a MRS cycle.</td> </tr> <tr> <td data-bbox="781 989 967 1110">A0 - A17</td> <td data-bbox="967 989 1133 1110">Input</td> <td data-bbox="1133 989 1624 1110">Address Inputs: Provide the row address for ACTIVATE C address for Read/Write commands to select one location o respective bank. (A10/AP, A12/BC_n, RAS_n/A16, CAS_n additional functions, see other rows.The address inputs al Mode Register Set commands.A17 is only defined for the</td> </tr> <tr> <td data-bbox="781 1110 967 1262">A10 / AP</td> <td data-bbox="967 1110 1133 1262">Input</td> <td data-bbox="1133 1110 1624 1262">Auto-precharge: A10 is sampled during Read/Write comm Autoprecharge should be performed to the accessed bank operation. (HIGH: Autoprecharge; LOW: no Autoprecharg Precharge command to determine whether the Precharge LOW) or all banks (A10 HIGH). If only one bank is to be pr by bank addresses.</td> </tr> <tr> <td data-bbox="781 1262 967 1341">A12 / BC_n</td> <td data-bbox="967 1262 1133 1341">Input</td> <td data-bbox="1133 1262 1624 1341">Burst Chop: A12 / BC_n is sampled during Read and Writ burst chop (on-the-fly) will be performed. (HIGH, no burst See command truth table for details.</td> </tr> <tr> <td data-bbox="781 1341 967 1413">RESET_n</td> <td data-bbox="967 1341 1133 1413">Input</td> <td data-bbox="1133 1341 1624 1413">Active Low Asynchronous Reset: Reset is active when RE when RESET_n is HIGH. RESET_n must be HIGH during a CMOS rail to rail signal with DC high and low at 80% an</td> </tr> </tbody> </table>	Symbol	Type	Function	BG0 - BG1	Input	Bank Group Inputs : BG0 - BG1 define to which bank group Precharge command is being applied. BG0 also determines which bank is accessed during a MRS cycle. X4/8 have BG0 and BG1 b	BA0 - BA1	Input	Bank Address Inputs: BA0 - BA1 define to which bank an Precharge command is being applied. Bank address also register is to be accessed during a MRS cycle.	A0 - A17	Input	Address Inputs: Provide the row address for ACTIVATE C address for Read/Write commands to select one location o respective bank. (A10/AP, A12/BC_n, RAS_n/A16, CAS_n additional functions, see other rows.The address inputs al Mode Register Set commands.A17 is only defined for the	A10 / AP	Input	Auto-precharge: A10 is sampled during Read/Write comm Autoprecharge should be performed to the accessed bank operation. (HIGH: Autoprecharge; LOW: no Autoprecharg Precharge command to determine whether the Precharge LOW) or all banks (A10 HIGH). If only one bank is to be pr by bank addresses.	A12 / BC_n	Input	Burst Chop: A12 / BC_n is sampled during Read and Writ burst chop (on-the-fly) will be performed. (HIGH, no burst See command truth table for details.	RESET_n	Input	Active Low Asynchronous Reset: Reset is active when RE when RESET_n is HIGH. RESET_n must be HIGH during a CMOS rail to rail signal with DC high and low at 80% an
Symbol	Type	Function																				
BG0 - BG1	Input	Bank Group Inputs : BG0 - BG1 define to which bank group Precharge command is being applied. BG0 also determines which bank is accessed during a MRS cycle. X4/8 have BG0 and BG1 b																				
BA0 - BA1	Input	Bank Address Inputs: BA0 - BA1 define to which bank an Precharge command is being applied. Bank address also register is to be accessed during a MRS cycle.																				
A0 - A17	Input	Address Inputs: Provide the row address for ACTIVATE C address for Read/Write commands to select one location o respective bank. (A10/AP, A12/BC_n, RAS_n/A16, CAS_n additional functions, see other rows.The address inputs al Mode Register Set commands.A17 is only defined for the																				
A10 / AP	Input	Auto-precharge: A10 is sampled during Read/Write comm Autoprecharge should be performed to the accessed bank operation. (HIGH: Autoprecharge; LOW: no Autoprecharg Precharge command to determine whether the Precharge LOW) or all banks (A10 HIGH). If only one bank is to be pr by bank addresses.																				
A12 / BC_n	Input	Burst Chop: A12 / BC_n is sampled during Read and Writ burst chop (on-the-fly) will be performed. (HIGH, no burst See command truth table for details.																				
RESET_n	Input	Active Low Asynchronous Reset: Reset is active when RE when RESET_n is HIGH. RESET_n must be HIGH during a CMOS rail to rail signal with DC high and low at 80% an																				

Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.