



US 20100312956A1

(19) **United States**

(12) **Patent Application Publication**  
Hiraishi et al.

(10) **Pub. No.: US 2010/0312956 A1**

(43) **Pub. Date: Dec. 9, 2010**

(54) **LOAD REDUCED MEMORY MODULE**

**Publication Classification**

(75) Inventors: **Atsushi Hiraishi**, Tokyo (JP);  
**Toshio Sugano**, Tokyo (JP);  
**Fumiyuki Osanai**, Tokyo (JP);  
**Masayuki Nakamura**, Tokyo (JP);  
**Hiroki Fujisawa**, Tokyo (JP);  
**Shunichi Saito**, Tokyo (JP)

(51) **Int. Cl.**  
**G06F 12/00** (2006.01)  
**G06F 3/00** (2006.01)  
(52) **U.S. Cl. .... 711/105; 710/52; 711/154; 711/E12.001**

(57) **ABSTRACT**

A memory module includes a plurality of memory chips and a plurality of data register buffers mounted on the module substrate. At least two memory chips are allocated to each of the data register buffers. Each of the data register buffers includes M input/output terminals (M is a positive integer equal to or larger than 1) that are connected to the data connectors via a first data line and N input/output terminals (N is a positive integer equal to or larger than 2M) that are connected to corresponding memory chips via second and third data lines, so that the number of the second and third data lines is N/M times the number of the first data lines. According to the present invention, because the load capacities of the second and third data lines are reduced by a considerable amount, it is possible to realize a considerably high data transfer rate.

Correspondence Address:  
**MCGINN INTELLECTUAL PROPERTY LAW GROUP, PLLC**  
**8321 OLD COURTHOUSE ROAD, SUITE 200**  
**VIENNA, VA 22182-3817 (US)**


(73) Assignee: **Elpida Memory, Inc.**, Tokyo (JP)

(21) Appl. No.: **12/801,325**

(22) Filed: **Jun. 3, 2010**

(30) **Foreign Application Priority Data**

Jun. 5, 2009 (JP) ..... 2009-136648






FIG. 1




FIG.2




FIG. 3




FIG. 4

# Explore Litigation Insights

Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

## Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time alerts** and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

## Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

## Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

## API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

## LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

## FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

## E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.