

the

This eagerly-anticipated revision offers more than 50% new 0 008 885 083 A multitude of important recent discoveries and advances in device physics and integrated circuit processing.

The book offers a thorough introduction to physical principles of modern semiconductor devices eaders are presented w ented with theoretical and practical aspects of<br>in, with an emphasis on integrated circuits.<br>emphasizing silicon and gallium arsonide ns and fabrication, wit

- revision of the basic properties of semiconductor materials, emphasizing sit
- of important recent discoveries and characteristics of semiconductor devices bipolar, unipolar special microwave and photonic devices
- **Fersion 3** the latest processing technologies, from crystal growth to lithographic pattern transfer their fabrication technology. Readers are presented with theoretical and practical aspects of

step in device characterizations are the characterization of the fabrication and fabrication integrated in a logical manner enabling readers to learn all important down that  $\mathbf{r}_i$  $\frac{1}{2}$  the last 10 the basic properties of semiconductor materials, emphasizing siliconductor materials, emphasizing silicon and gallium articles in the state of t the <sup>p</sup>hysics and characteristics of semiconductor devices bipolar, unipolar special microwave :hnol proj

#### **ABOUT THE AUTHOR**

at Bell Laboratories. Professor Sze

has written

 $\epsilon$ 

eagerly-anticipated

materialis divided

<sup>p</sup>hotonic devices

**the latest processing technology in the latest processing technology in the little pattern transference**<br> **EXECUTE:** S. M. Sze is UMC Chair Professor of the National Chiao Tung University and President **Exhibition is present in a logicial manner enablement in a logicial manner enablement device Laboratories**, Taiwan, R.O.C. For many years he was a member of the a single source. Plus, the book covers historical developments of the book covers historical devices and technology in techn memory. He has written numerous texts on devices physics, including PHYSICS OF SEMICO er me<br>onics Stanford University in 1963.

> **JOHN WILEY & SONS, INC.**<br>New York / Chichester Singapore / Toronto http://www.wiley.com/college/sze

<sup>a</sup> reference classic. In 1991, he received the IEEE

 Chair Professor of the National Chiao Tung University and President of the Device Laboratories, Taiwan, 8.0.C. For many years he was <sup>a</sup> memberof the tech-

 SONS, INC. <sup>65</sup> WeinheimNew York / Chichester im . <sup>89883</sup> / Brisbane <sup>|</sup> <sup>|</sup> <sup>2001</sup> Singapore / Toronto olPso47 <sup>1333722</sup> COPY <sup>i</sup>



The Company of the C

 O-4?L-J34dd?e-? Hl 90000>

|=7

<sup>7871</sup>

2001<br>COPY 1

TK 7871  $.85$ 

Sci RR

S.M.Sze

東極線

SEMICONDUCTOR DEVICES

**SEMICONDUCTOR DEVICES Physics** and  $\frac{1}{2}$ **Technology 2nd Edition** Technology<br>Technology<br>Technology S.M. Sze

### 2ND EDITION

# Semiconductor **Devices**

# **Physics and Technology**

S. M. SZE

Semiconductor

and

Device Laboratories

Devices

Tung University National

**UMC Chair Professor**<br>National Chiao Tung University National Nano Device Laboratories Hsinchu, Taiwan



SEP'19 2001 Aequisitions Editor William Zobrist Marketing Manager Katherine Hepburn  $CIP$ Production Services Manager Jeanine Furino Production Editor Sandra Russell Designer Harold Nolan Production Management Services Argosy Publishing Services

Cover Photography: A transmission-electron micrograph of a floating-gate nonvolatile semiconductor memory with a magnification of 100,000 times. (Photography courtesy of George T. T. Sheng.) For a discussion of the device, see Chapters 1, 6, and 14.

This book was typeset in New Caledonia by Argosy Publishing and printed and bound by R. R. Donnelley and Sons, Inc. (Willard). The cover was printed by The Lehigh Press. manager Katherine Hepburn is production of the Hepburn  $R$ 

 Services Manager Jeanine Furino ~~~ Production Fditor Sandra Russell sustained yield harvesting of its timberlands. Sustained yield harvesting principles ensure that the number of trees cut each year does not exceed the amount of new growth.

> The book is printed on acid-free paper.  $\bigcirc$ <sup>a</sup> magnification of 100,000times. (Photography courtesy of George 'T. T.

Accounts and

Marketing

Designer

Sheng.) book R. Donnelley paperinsustained

Copyright

Clearance

of

Third Avenue, New

 0-471-33372-7 (cloth: alk. paper) 1,Semicouductors.1. Title.

 $\lambda$ 

under and the section

books

 cin. Includes

TK7871, 195

ISBN

621.3815'2—de21

0-471-33372-7

S. M., 1936-

Production

Editor William

Nolan

Photography: <sup>A</sup>

number of the cut each of the

bookis printed

memorywith

#### Copyright © 1985, 2002 by John Wiley & Sons, Inc. All rights rights reserved.

No part of this publication may be reproduced, stored in a retrieval system or transmitted in any form or by any means, electronic, mechanical, photocopying, recording, scanning, or otherwise, except as permitted under Sections 107 or 108 of the 1976 United States Copyright Act, without either the prior written permission of the Publisher or authorization through payment of the appropriate per-copy fee to the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923, (508) 750-8400, fax (508) 750-4470. Requests to the Publisher for permission should be addressed to the Permissions Department, John Wiley & Sons, Inc. 605 Third Avenue, New York, NY 10158-0012, (212) 850-6008, E-mail: PERMREO@WILEY.COM. To order books or for custome service call 1-800-CALL-WILEY (225-5945).

2001026003

Library of Congress Cataloging in Publication Data: Sze, S. M., 1936-Semiconductor devices, physics and technology/S.M. Sze.—2nd ed, p. cm. 1985, 2002 by John Wiley & p. cm.<br>Includes bibliographical references and index. means of means of the condition of the mechanical, photocopying, recording,  $r_{\text{c}}$ 1. Semiconductors. I. Title, of the Publisher or anti-mention through payment of the Publisher per-copyright per-copyright per-copyright per-9883, 2001<br>1.01 621.3815'2—dc21

the Publisher for permission should be a short permitted to the Permitted Section should be a short Department,  $\frac{1}{2}$  $Y = \frac{1}{2}$  10158-0012,  $Y = \frac{1}{2}$  850-6008, E-mail: PERMREQ@WILEY.COM.To order

2001026003

TK7871

59883

 $2001$ 

 $Cap_v I$ 

85

ISBN 0-471-33372-7

Printed in the United States of America

and technology 3. May 10 9 8 7 6 5 4 3 2 1

#### In Memory of My Mentors

 $Dr. L. J. Chu$ Academia Sinica Dr. R. M. Ryder **Bell Laboratories** 

#### 488 Chapter 13. Impurity Doping

4888

**V7. In the United States** 

 Chapter 13. Impurity Doping SECTION

1fa50

Explain

gateoxide is <sup>4</sup>

We

When

 areferenceLa Company and the Company of

SECTION

shallow-junction

distribution

 $u_1(t)$  thresholders thres

would be a second to the regionsandactivate

effectiveness ofthe resist maskin

#### FOR SECTION 13.5 IMPLANT DAMAGE AND ANNEALING

- 16. If a 50 keV boron ion is implanted into the silicon substrate, calculate the damage density. Assume silicon atom density is  $5.02 \times 10^{22}$  atoms/cm<sup>3</sup>, the silicon displacement energy is 15 eV, the range is 2.5 nm, and the spacing between silicon lattice plane is 0.25 nm.
- 17. Explain why high-temperature RTA is preferable to low-temperature RTA for defect-free shallow-junction formation.
- 18. Estimate the implant dose required to reduce a  $p$ -channel threshold voltage by 1 V if the gate oxide is 4 nm thick. Assume that the implant voltage is adjusted so that the peak of the distribution occurs at the oxide-silicon interface. Thus, half of the implant goes into the silicon. Further, assume that 90% of the implanted ions in the silicon are electrically activated by the annealing process. These assumptions allow 45% of the implanted ions to be used for threshold adjusting. Also assume that all of the charge in the silicon is effec- $\begin{bmatrix} \bullet \\ \bullet \end{bmatrix}$  is the damage detector of detector density is  $\begin{bmatrix} \bullet \\ \bullet \end{bmatrix}$ , the silicon-oxide interface.

#### FOR SECTION 13.6 IMPLANTATION-RELATED PROCESSES

- 19. We would like to form 0.1 µm deep, heavily doped june formation, the detection of a submicron MOSFET. Compare the options that are available to introduce and activate dopant for this application. Which option would you recommend and why?
	- $\gamma$  r and  $\gamma$  $20$ . When an arsenic implant at 100 keV is used and the photoresist thickness is 400 nm, find the effectiveness of the resist mask in preventing the transmission of ions ( $R_n = 0.6 \mu m$ , the effectiveness of the resist mask in preventing the  $\sigma_p = 0.2 \mu m$ ). If the resist thickness is changed to 1  $\mu$
	- $\frac{1}{21}$ . With reference to Ex. 4, what thickness of SiO<sub>2</sub> is required to mask 99.999% of the implanted in the silicon is efforting. limities to the contract of th implanted ions?

option would you recommendand why?

# CHAPTER

## **Integrated Devices**

14.1 PASSIVE COMPONENTS

|C <sup>e</sup> <sup>S</sup>

- 14.2 BIPOLAR TECHNOLOGY
- 14.3 MOSFET TECHNOLOGY
- 14.4 MESFET TECHNOLOGY
	- 14.5 CHALLENGES FOR MICROELECTRONICS
	-

TECHNOLOGY

 TECHNOLOGYTECHNOLOGY

CHALLENGES

semiconductorsubstrate

(a) reduction

error-prone operation.

transistor, specific processing

we

deviccs.

IC,

nemory

|

\*

"real estate,"

Microwave, photonic, and power applications generally employ discrete devices. For example, an IMPATT diode is used as a microwave generator, an injection laser as an optical source, and a thyristor as a high-power switch. However, most electronic systems are built on the integrated circuit (IC), which is an ensemble of both active (e.g., transistor) and passive devices (e.g., resistor, capacitor, and inductor) formed on and within a single-crystal semiconductor substrate and interconnected by a metallization pattern.<sup>1</sup> ICs have enormous advantages over discrete devices connected by wire bondings. The advantages includes (a) reduction of the interconnection parasitics, because an IC with multilevel metallization can substantially reduce the overall wiring length, (b) full utilization of semiconductor wafer's "real estate," because devices can be closely packed within an IC chip, and (c) drastic reduction in processing cost, because wire bonding is a time-consuming and error-prone operation.  $\frac{1}{2}$  and  $\frac{1}{2}$  finally resistant masking eds, photonic, and  $\frac{1}{2}$  examples  $\frac{1}{2}$  exam-  $\frac{1}{2}$  and  $\frac{1}{2}$  exam-  $\frac{1}{2}$  and  $\frac{1}{2}$  examples  $\frac{1}{2}$  examples  $\frac{1}{2}$  exam-  $\frac{1}{2}$  and  $\frac{1$ 

 IMPATTdiode is used as <sup>a</sup> microwave generator, an injection laser as an optical 21. Ex. 4, what thickness of SiO, is required to mask 99.999%ofthe <sup>p</sup>ics oe cae \) pres : $s_{\rm in}$  source, and a thyristoras a high-powers are built in the suppose of the construction of the powers of the powers of the cative and passive components in an IC. Becau the transistor, specific processing sequences are developed to optimize its performance. devices (e.g., residences and inductor) for the capacitor of the crystal processing sequences are developed on  $\mathbb{R}^n$ . and interconnected by a metallization pattern. The binolar transistor, the MOSFET, and the MESFET. advantages overdiscrete

 $\frac{d}{dx}$  connected by the advantage bonding to be advantaged by  $\frac{d}{dx}$ . oftentially, we cover the following

Theprocessing sequence for standard bipolartransistor and advancedbipolar devices,

and monochristian monolithic microwave and microwave and

 $\mathbb{R}$  sequence for  $\mathbb{R}$ 

Theprocessing sequence for high-performance MESFET

- with multilevel and multiplevel the overall wires.<br> **can substantially reduce the overall wires**  $\bullet$  **c** The design and fabrication of IC resistor, capacity
- The processing sequence for standard bipolar tra devices.
	- The processing sequence for MOSFET with special emphasis on CMOS and memory devices. andpassive components in the components in an IG. Because the key clement of the key clement of the key clement of the key clement of the key clement of
		- The processing sequence for high-performance.<br>migravaye IC microwave IC.
- with the transistor families of three transistors in the MoSFET, and the MESI'FT. The MOSFET, and the MESI'FT. coverthe following the following the following the following the state  $\mathfrak{t}$ tion, ultrathin oxide, new interconnection materials, low power dissipation, and isolation.  $\mathbf{a}$ resistante de la provincia de l

#### 490 Chapter 14. Integrated Devices

14. Integrated

material. 'be film

 $\mathbf{F}^{\text{max}}_{\text{max}}$ 

The

After

perspective

Good

etc.)

the

 $\mathbf{u}$ 

compound to the compound

and the connection of the connection

large-scale

integrated

billion components.

and

munherof components on

bylevel, onto

starting

polysilicon,

Figure 1 illustrates the interrelationship between the major process steps used for IC fabrication. Polished wafers with a specific resistivity and orientation are used as the starting material. The film formation steps include thermally grown oxide films, deposited polysilicon, dielectric, and metal films (Chapter 11). Film formation is often followed by lithography (Chapter 12) or impurity doping (Chapter 13). Lithography is generally fol. lowed by etching, which in turn is often followed by another impurity doping or film formation. The final IC is made by sequentially transferring the patterns from each mask level by level, onto the surface of the semiconductor wafer.

After processing, each wafer contains hundreds of identical rectangular chips (or dice) typically between 1 and 20 mm on each side, as shown in Fig. 2a. The chips are separated by sawing or laser cutting; Figure 2b shows a separated chip. Schematic top views<br>of a single MOSFET and a single bipolar transistor are shown in Fig. 2c to give some perspective of the relative size of a component in an IC chip. Prior to chip separation, each chip is electrically tested. Defective chips are usually marked with a dab of  $b$ lack ink. Good chips are selected and packaged to provide an appropriate thermal, electrical. and interconnection environment for electronic applications.<sup>2</sup>

IC chips may contain from a few components (transistors, diodes, resistors, capaci- $\frac{1}{2}$  to  $\frac{1}{2}$  to 1959, the number of components on a state-of-the-art IC chip has grown exponentially. We usually refer to the complexity of an IC as small-scale integration (SSI) for up to 100 components per chip, medium-scale integration (MSI) for up to 1000 components per chip, large-scale integration (LSI) for up to 100,000 components per chip, very-large- $\frac{1}{2}$  single-scale integration  $(151)$  for  $\frac{1}{2}$  components ner c  $\frac{1}{2}$  components ner c  $\frac{1}{\sqrt{2\pi}}$  of  $\frac{1}{\sqrt{2\pi}}$  in an IC component in an IC component in an IC can prior to component in an IC can prior to component in an IC can prior to component in the separation,  $\frac{1}{\sqrt{2\pi}}$  is a component in th chips and chips and defect in the state of components per carp. In section 1.1.3, we define the ULSI chips. a 32-bit microprocessor chip, which contains over 42 million con chips are selected and participate and packaged and packaged and packaged and a 1 Gbit dynamic random access memory (DRAM) chip, which contains over 2 billion components. chips ney contain from







#### 14.1 PASSIVE COMPONENTS

depth, If the value of 4, , which is a function of 4, , which is a function of the hole con-

the distribution of  $\mathbb{R}$  are known, the total conductance can be evalued conductance can be evalued as  $\mathbb{R}$ 

(3) Gag

 to <sup>300</sup> nmto 0.753 mmthick}

Integrated-Circuit Resistor

p-type material that is ofthickness dx

cross section) is

 $\mathcal{L}$  time being  $\mathcal{L}$ 

of Avo

 other Tuas <sup>a</sup> bar shupe. Considerthe

the B-B

Wis the width

conductance and the conductance

x, is the junction

Eq. 2. We can write

and

atedfrom

### The Integrated-Circuit Resistor

7 y<br>7 we can deposite a resistiv tern the layer by lithography and ide layer grown thermally on a silicon substrate and then implant (or diffuse) impurities of the opposite conductivity type into the wafer. Figure 3 shows the top and cross-sec andbipolar transistor. the other has a bar shape.

Consider the bar-shaped resistor first. The differential conductance  $dG$  of a thin layer COMPONENTS

$$
dG = q\mu_p p(x) \frac{W}{L} dx,
$$
\n(1)

where  $W$  is the width of the bar,  $L$  is the length of the bar (we neglect the end contact areas for the time being),  $\mu_n$  is mobility of hole, and  $p(x)$  is the doping concentration. opposite conductivity type into a stress to the conductivity of the conductivity of the conductivity of the co<br>The conductivity of the conduct tor the time being),  $\mu_p$  is mobility of hole, and  $p$ ()<br>atal conductance of the entire implanted region of resistors for the latter approximate approximate approximate approximate approximate and the three has a mean  $\Gamma$ 

$$
G = \int_0^{x_y} dG = q \frac{W}{L} \int_0^{x_y} \mu_p p(x) dx, \qquad (2)
$$

ere  $x_j$  is the junction depth. If the value of  $\mu_p$ , wh  $\alpha_j$  is the function depth, if the value of  $\mu_p$ , which<br>tion, and the distribution of  $p(x)$  are known, the t ated from Eq. 2. we can write

$$
G \equiv g \frac{W}{L},\tag{3}
$$

where  $g \equiv q \int_0^{x_L} \mu_p p(x) dx$  is the conductance of a square resistor pattern, that is,  $G =$  $g$  when  $L = W$ .

492 and 2022 and 2022

14. Integrated

aoe

contacts in the contacts

Manyresistors

 $\sim$ and

known,the

responds

geometricate and a second control of the secon

resistanceis <sup>y</sup>iven

to



**Fig. 3** Integrated-circuit resistors, All narrow lines in the large square area have the same width  $W$  and all contacts are the same size.  $W_1$  and an contacts are the same size,

> $\mathcal{S}$  of the side of the s  $\alpha$  are mask  $\alpha$  and  $\alpha$  are mask  $\alpha$

 cycle is usedforall these resistors, it is conveniont to separate the resistance into parts: the sheet resistance RB, , determined bythe implantation (ordiffusion) pro-

the ratio  $\mathcal{L}_\text{max}$  and  $\mathcal{L}_\text{max}$  are value of  $\mathcal{L}_\text{max}$  . Once the value of  $\mathcal{L}_\text{max}$ 

approximately  $\mathcal{O}_\mathcal{A}$  satisfies the mean derivative field lines is the electric-field lines in the electric-field lines is the electric-field lines in the electric-field lines in the electric-field lines in the ele

 $\mathbf{f}_{\mathbf{f}}$  the ICREsistors. For the type shown in Fig. 3, each end contact contact contact contact contact contact corresponding to  $\mathbf{f}_{\mathbf{f}}$ 

by the ratio LAV, or the numberofsquares (cach square



where  $1/g$  usually is defined by the symbol  $R_{\Box}$  and is called the sheet resistance. The sheet the set of distance has units of ohms but is conventionally specified in units of ohms per square  $(2\sqrt{7})$ .  $(\Omega/\square)$ .

 $\mathsf{fining}\{\mathsf{dif}\}$ ferent geometric patterns in the mask such as those shown in Fig. 3. Since the same prorerent geometric patterns in the mass such as those shown in rigid. Since the resistance in<br>the material, the material, the convenient to separate the resistance in<br>the material, the material of  $\alpha$  diffusion) and two parts: the sheet resistance  $R_{\text{m}}$ , determined by the implantation (or diffusion) process; and the ratio  $L/W$ , determined by the pattern dimensions. Once the value of  $R_{\text{m}}$  is  $\epsilon$  number of squares (each square has an area of  $W \times W$ ) in the resistor pattern. The end contact areas will introduce additional resistance to the IC resistors. For the type shown in Fig. 3, each end contact corresponds to approximately 0.65 square. For the meander-shape resistor, the electric-field has units of oppositionally specified in uniformly across the width of the resistor but are crowded lines at the bends are not spaced uniformly across the width of the resistor but are crowded toward the inside corner. A square at the bend does not contribute exactly 1 square, but rather 0.65 square.  $\frac{1}{3}$  and  $\frac{1}{3}$ . Since  $\frac{1}{3}$  shown in  $\frac{1}{3}$ 

Chapter 14. Integrated Devices 493

### EXAMPLE 1

+

Find the value of a resistor 90  $\mu$ m long and 10  $\mu$ m wide, such as the bar-shaped resistor in Fig. 3. The sheet resistance is  $1 \text{ k}\Omega/\square$ .

**SOLUTION** The resistor contains 9 squares. The two end contacts correspond to  $1.3 \square$ . The value of the resistor is  $(9 + 1.3) \times 1 \text{ k}\Omega/\square = 10.3 \text{ k}\Omega$ .

There are basically two types of capacitors used in integrated circuits: MOS capacitors  $\overline{M}$   $\overline{$  $T$  state contacts of a strong contact contact contacts  $\mathcal{L}(\mathcal{L})$  $\frac{1}{2}$   $\frac{1}{2}$ to form a  $p^*$ -region in the window area, whereas the surrounding thick oxide serves as a mask. A thin oxide layer is then thermally grown in the window area, followed by a metallization step. The capacitance per unit area is given by

$$
C = \frac{\varepsilon_{\text{ox}}}{d} \text{ F/cm}^2 \text{ s}
$$
 (5)

where  $\varepsilon_{ax}$  is the dielectric permittivity of silicon dioxide W, and all contacts are the same size.<br>  $\alpha_{\alpha}$  ( $\epsilon_{\alpha}$ ) and  $d$  is the dielectric permittivity of silicon dioxide (the dielectric constant  $\epsilon_{\alpha}$ / $\epsilon_{0}$  is the dielectric permittivity of silicon dioxide (the dielec higher dielectric constants are being studied, such as  $Si_3N_A$ , and  $Ta_2O_5$ , with dielectric mgner dielectric constants are being studied, such as  $S_{13}N_a$ , and  $I_{32}O_5$ , whereas the surrounding the mass of 7 and 25, respectively. The MOS capacitance is essentially ind the constants of *t* and 25, respectively. The MOS capacitance<br>the applied voltage, because the lower plate of the capa

 $A p-n$  junction is sometimes used as a capacitor in an integrated circuit. The top and



Fig. 4 (a) Integrated MOS capacitor. (b) Integrated  $p-n$  junction capacitor.

fabrication process is considered in Se**ction 14.2**, because this structure forms part of a bipolar transistor. As a capacitor, the device is usually reverse biased, that is, the  $p$ -region is reverse-biased with respect to the  $n^*$ -region. The capacitance is not a constant but varies as  $(V_R + V_{bi})^{-1/2}$ , where  $V_R$  is the applied reverse voltage and  $V_{bi}$  is the built-in potential The series resistance is considerably higher than that of a MOS capacitor because the  $n$ region has higher resistivity than does the  $p^*$ -region.

#### EXAMPLE 2

What is the stored charge and the number of electrons on an MOS capacitor with an area of  $\Lambda$  $\mu$ m<sup>2</sup>, for (a) a dielectric of 10 nm thick SiO<sub>2</sub> and (b) a 5 nm thick Ta<sub>2</sub>O<sub>5</sub>. The applied voltage is 5 V for both cases.

#### **SOLUTION**

(a) 
$$
Q = \varepsilon_{ox} \times A \times \frac{V_s}{d} = 3.9 \times 8.85 \times 10^{-14} \text{ F/cm} \times 4 \times 10^{-8} \text{ cm}^2 \times \frac{5V}{1 \times 10^{-6} \text{ cm}} = 6.9 \times 10^{-14} \text{ C}
$$

 $\alpha$ 

 $Q_s = 6.9 \times 10^{-14} \text{ C}/q = 4.3 \times 10^5 \text{ electrons.}$ 

(b) Changing the dielectric constant from 3.9 to 25 and the thickness from 10 nm to 5 nm, we obtain  $Q_e = 8.85 \times 10^{-13}$  C, and  $Q_e = 8.85 \times 10^{-13}$  C/q = 5.53  $\times 10^6$  electrons.

#### 14.1.3 The Integrated-Circuit Inductor

IC inductors have been widely used in III-V based monolithic microwave integrated circuits (MMIC)<sup>3</sup>. With the increased speed of silicon devices and advancement in multilevel interconnection technology, IC inductors have started to receive more and more attentions in silicon-based radio frequency (rf) and high-frequency applications. Many kinds of inductors can be fabricated using IC processes. The most popular method is the thin-film spiral inductor. Figure  $5a$  and  $b$  shows the top-view and the cross section of a silicon-based, two-level-metal spiral inductor. To form a spiral inductor, a thick oxide is thermally grown or deposited on a silicon substrate. The first metal is then deposited and defined as one end of the inductor. Next, another dielectric is deposited onto the metal 1. A via hole is defined lithographically and etched in the oxide. Metal 2 is deposited and the via hole is filled. The spiral patterned can be defined and etched on the metal 2 as the second end of the inductor.

To evaluate the inductor, an important figure of merit is the quality factor,  $Q$ . The Q is defined as  $Q = L\omega/R$ , where L, R, and  $\omega$  are the inductance, resistance, and frequency, respectively. The higher the  $Q$  values, the lower the loss from resistance, hence the better the performance of the circuits. Figure  $5c$  shows the equivalent circuit model.  $R_1$  is the inherent resistivity of the metal,  $C_{p1}$  and  $C_{p2}$  are the coupling capacitances between the metal lines and the substrate, and  $R_{sub1}$  and  $R_{sub2}$  are the resistances of the silicon substrate associated with the metal lines, respectively. The Q increases linearly with frequency initially and then drops at higher frequencies because of parasitic resistances and capacitances.

There are some approaches to improve the  $Q$  value. The first is to use low-dielectric-constant materials (<3.9) to reduce the  $C_p$ . The other is to use a thick film metal or low-resistivity metals (e.g., Cu, Au to replace Al) to reduce the  $R_1$ . The third approach











uses an insulating substrate (e.g., silicon-on-sapphire, silicon-on-glass, or quartz) to reduce  $R_{\alpha\beta}$ .

To obtain the exact value of a thin-film inductor, complicated simulation tool, such as computer aided design, must be employed for both circuit simulation and inductor optimization. The model for thin-film inductor must take into account the resistance of the metal, the capacitance of the oxide, line-to-line capacitance, the resistance of the substrate, the capacitance to the substrate, and the inductance and mutual inductance of the metal lines. Hence, it is more difficult to calculate the integrated inductance compared with the integrated capacitors or resistors. However, a simple equation to estimate the square planar spiral inductor is given as<sup>3</sup>

$$
L \approx \mu_0 n^2 r \approx 1.2 \times 10^{-6} n^2 r,
$$

 $(6)$ 

where  $\mu_0$  is the permeability in vacuum  $(4\pi \times 10^{-7} \text{ H/m})$ , L is in henries, n is the number of turns, and  $r$  is the radius of the spiral in meters.

#### $\blacktriangleright$  EXAMPLE 3

 $\mathbf{a}$ 

Chapter 14. Integrated Devices

of turns, and turns, an

#y

BIPOLAR

reduced

were

senttime,all

have

 an IC the top surface of the ICinteractions

biased

provided a set of the se

 $\mathcal{L}$ isolation, resulting

ber den staten in der der antikeligen der antikeligen der antikeligen antikeligen in der

For an integrated inductor with an inductance of 10 nH, what is the required radius if the number of turns is 20?

**SOLUTION** According to the Eq. 6,

$$
r = \frac{10 \times 10^{-9}}{1.2 \times 10^{-6} \times 20^{2}} = 2.08 \times 10^{-5} \, \text{(m)} = 20.8 \, \text{\mu m}.
$$

#### **14.2 BIPOLAR TECHNOLOGY**  $\triangleright$

For IC applications, especially for VLSI and ULSI, the size of bipolar transistors must  $\frac{a}{s}$ prevent interactions between devices. Prior to 1970, both the lateral and vertical isolaprevent interactions between devices. Filor to 1570, both the fateral and vertical iso<br>tions were provided by  $p-n$  junctions (Fig. 6a) and the lateral  $p$ -isolation region was alw on the *top surface* of the IC wafer, and each transistor must be electrically *isolated* to applications, especially for VLSI and ULSI and U<br>Sent time, all the lateral and vertical dimensions have been scaled down and emitter stripe to mechanism in the fact and  $\alpha$  included dimensions have been<br>widths have dimensions in the submicron region (Fig. 6  $\mathbf{w}$  is one of the bipolar transistor in  $\mathbf{w}$  is  $\mathbf{w}$  in  $\mathbf{w}$  in  $\mathbf{w}$  in  $\mathbf{w}$  is  $\mathbf{w}$  in  $\mathbf{w}$  in  $\mathbf{w}$  in  $\mathbf{w}$  is  $\mathbf{w}$  in  $\mathbf{w}$  in  $\mathbf{w}$  in  $\mathbf{w}$  in  $\mathbf{w}$  in  $\mathbf{w}$ recent years. The main difference in a bipolar control of the bipolar state in the submicron- $\arctan$  in plar trantric constants of the constant <br>The constant of the constant o reverse biased with respect to the *n*-type collector. In 1971, thermal oxide was used for lateral isolation, resulting in a substantial reduction in device size (Fig.  $6b$ ), because the base and collector contacts abut the isolation region. In the mid-1970s, the emitter extended to the walls of the oxide, resulting in an additional reduction in area (Fig. 6c). At the pre-



**Fig. 6** Reduction of the horizontal and vertical dimensional terms including  $\left( \frac{1}{2} \right)$  Could including  $\left( \frac{1}{2} \right)$  Scaled ovide  $\mathbf{F}$  isolation. (b) Oxide isolation. (c and d) Scaled oxide isol

> Phermal <sup>|</sup> 1

I}|PS|See=5-4 |bens [Ht

eet I 4hermal. In 1982

#### 14.2.1 The Basic Fabrication Process

provided

(~5

from

is deposited

thirdstep

thinner layers (~3

The majority of bipolar transistor used in ICs are of the  $n-p-n$  type because the higher mobility of minority carriers (electrons) in the base region results in higher-speed performance than can be obtained with  $p-n-p$  types. Figure 7 shows a perspective view of an  $n-p$ -n bipolar transistor, in which lateral isolation is provided by oxide walls and vertical isolation is provided by the  $n^*$ - $p$  junction. The lateral oxide isolation approach reduces not only the device size but also the parasitic capacitance because of the smaller dielecextending the contract of the

formed inside the semiconductor, the choice of crystal orientation is not as critical as for For an *n-p-n* bipolar transistor, the starting material is a *p*-type lightly doped  $(-10^{15} \text{ cm}^{-3})$ ,  $(111)$ - or  $(100)$ -oriented, polished silicon wafer. Because the junctions are MOS devices. The first step is to form a buried layer. The main purpose of this layer is to minimize the series resistance of the collector. A thick oxide  $(0.5-1 \mu m)$  is thermally committed the series resistance of the concern  $\Lambda$  thenes perspective view of the water, and a window is then opened in the amount of low-energy arsenic ions  $(\sim 30 \text{ keV}, \sim 10^{15} \text{ cm}^{-2})$  is implanted into the window region to serve as a predeposit (Fig. 8a). Next, a high temperature  $(-1100^{\circ}C)$  drive-in device size but also step forms the n<sup>+</sup>-buried layer, which has a typical sheet resistance of 20  $\Omega/\square$ .

The second step is to deposit an  $n$ -type epitaxial layer. The oxide is removed and the wafer is placed in an epitaxial reactor for epitaxial growth. The thickness and the doping concentration of the epitaxial layer are determined by the ultimate use of the device. Analog concentration of the epitalia hayer are determined by the discussions of the intervalse of an unit intervalse the int lower dopings ( $\sim 5 \times 10^{15}$  cm<sup>-3</sup>), whereas digital circuits (with their lower voltages for switchse the step is to form a buried layers ( $\sim 3 \mu$  m) and higher dopings ( $\sim$  and  $\mu$ ) require thinner layers ( $\sim 3 \mu$ m) and higher dopings ( $\sim$ extended<br>the present of the collectors are sectional view of the device after the epitaxial present pre-<br>
on the water was seculonal view of the device after the optical pre-<br>
outdiffusion from the buried layer into the epitaxial layer a low-temperature epitaxial process should be employed should be used in the buried layer (e.g., As).

The third step is to form the lateral oxide isolation region. A thin-oxide pad  $(\sim 50 \text{ nm})$ is thermally grown on the epitaxial layer, followed by a silicon-nitride deposition  $(-100 \text{ nm})$ . If nitride is deposited directly onto the silicon without the thin-oxide pad, the nitride may cause damages to the silicon surface during the subsequent high-temperature steps. Next, the nitride-oxide layers and about half of the enitaxial layer x 100 cm cm cm cm contact and about han of the epitamal age



Fig. 7 Perspective view of an oxide-isolated bipolar transistor.

collector

emitter <sup>n</sup>'

#### 498 Chapter 14. Integrated Devices

498

14. Integrated

nitride layerhas <sup>a</sup> very

Figure

 $T_{\rm eff}$  is to fourth step is to form

right halfofthe device; then, boron

 excep<sup>t</sup> <sup>a</sup> small area near the centerofthe base region $\mathcal{F}_{\mathcal{F}}$  (Fig. 9c). The fig. 9c). The fig. 9c (  $\mathcal{F}_{\mathcal{F}}$  (Fig. 9c).

 concentration ofp-type semiconductorwill preven<sup>t</sup> surface inversionaudeliminate possible high-conductivity paths (or channels) among neighber-

the base

the base region. <sup>A</sup> <sup>p</sup>hotoresist is used as <sup>a</sup> mask to pro

in Fig. 9b. Anotherlithographic process removes all the thin-pad

ions (~10'? em?) are implantedto form

top

buriedlayers.

regions, as shown

underneatherneath

chanstop),

ing

©

oxide

protected by the control of the control of



(b) Epitaxial layer. (c) Photoresist mask. (d) Chanstop implant.

as mask (Fig. 8c and 8d). Boron ions are then implanted into the exposed silicon areas  $(Fig. 8d).$ 

The photoresist is removed and the wafer is placed in an oxidation furnace. Since the nitride layer has a very low oxidation rate, thick oxides will be grown only in the areas<br>not protected by the nitride layer. The isolation oxide is usually grown to a thickness such that the top of the oxide becomes coplanar with the original silicon surface to minimize the surface topography. This oxide isolation process is called local oxidation of silicon  $E$  (LOCOS). Figure 9*a* shows the cross section of the isolation oxide after the rest. (LOCOS).  $\frac{1}{1 + \log x}$  $\frac{d}{dt}$ Fig. Scheme interest and 8d initiate the exponential of the exponential of the exponential set of the exponential inversion and eliminate possible high-conductivity paths (or channels) among neighborshownin

 <sup>p</sup>hotoresist is removeding buried layers.<br>The fourth step is to form the base region. A photoresist is used as a mask to prothe fourth step is to form the base region. A photorelast to these text is a matrix of the device; then, boron ions  $(\sim 10^{12} \text{ cm}^{-2})$  are implanted to form the layer the right han of the device; then, boron lons ( $\approx 10^{-9}$  cm  $\%$  included the thin-phase regions, as shown in Fig. 9*b*. Another lithographic process removes all the thin-p oxide except a small area near the center of the base region (Fig. 9c). ware used to be

surface to the surface topography. The fifth step is to form the emitter region. As shown in Fig.  $\omega t$ , the base contact of the doping of silicon  $\omega$  or silicon (LOCOS).  $\frac{1}{2}$  shows the cross section of the cross section of the removal o area is protected by a photoresist mask; then, a low-energy<br>implantation forms the  $n^{\pm}$ -emitter and the  $n^{\pm}$ -collector  $\epsilon$ implantation forms the  $n^{\text{+}}$ -emitter and the  $n^{\text{+}}$ -collector contact regions. The photon is



Fig. 9 Cross-section views of bipolar transistor fabrication, (a) Oxide isolation, (b) Base implant,  $(c)$  Removal of thin oxide,  $(d)$  Emitter and collector implant.

is removed; and a final metallization step forms the contacts to the base, emitter, and collector as shown in Fig. 7.

In this basic bipolar process, there are six film formation operations, six lithographic operations, four ion implantations, and four etching operations. Each operation must be precisely controlled and monitored. Failure of any one of the operations generally will render the wafer useless.

The doping profiles of the completed transistor along a coordinate perpendicular to the surface and passing through the emitter, base, and collector are shown in Fig. 10. The emitter profile is abrupt because of the concentration-dependent diffusivity of arsenic, The base doping profile beneath the emitter can be approximated by a Gaussian distrifinal metallization step forms the contact to the base of the base of the base  $\left[\cos \left(\frac{2x}{\pi}\right)\right]$  for a representative switching trans the collector doping concentration increases because of outdiffusion from the buried layer.

#### implantations, and four etching operations. Each operation must be 14.2.2 Dielectric Isolation

concentration increases because ofoutdiffusion from

 protile bencath the cmitter can be approximated bya Gaussian distri fora limited-sourcediffusion. The collector doping is <sup>g</sup>iven bythe epitaxial doplevel (~2 10!cur) fora representative switching transistor; however, al larger depths.

Fig. 7.

ion

collector doping

In the isolation scheme described previously for the bipolar transistor, the device is isolated from other devices by the oxide layer around its periphery and is isolated from its particular the emitted through the emitted through the emitted through the emitted through the emitted through<br>The emitted through the emitted  $\frac{1}{2}$ emitter because of the common substrate by  $\alpha$   $\alpha$ -p function-defined layer). In linear

the buried Tayer.

500

 $\frac{1}{4}$ . Integrated by  $\frac{1}{4}$ .

10

approach,

Aprocess

implantation

resulting

 $\mathbb{R}^3$ topsilicon

main

compatible with modern CMOS

shownin

Self-Aligned Double-Polysilicon Bipolar Structure

Fig, 9needs anotherlithographic processto define an oxide ; can to

andthe

or

Theprocess

sve



Oxygen

widely

polysilicon

poly

On

<sup>+</sup>



Fig. 11 Process sequence for dielectric isolation bipolar device using silicon-on-insulator for high-voltage application. (a) Oxygen ion implantation. (b) Annealing at high temperature to form the isolation dielectric.  $(c)$  Trench isolation formed by a dry-etching process.  $(d)$  Base, emitter, and collector formation.

annroach, called dielectric isolation

A process sequence for the dielectric formed inside a  $\epsilon$ 100>-oriented *n*-type silicon substrate using high-energy oxygen ion ue a <10<br>n (Fio: 11 eess so that the implanted oxygen will react with sincon to form the oxide layer. The dame<br>age resulting from implantation is also annealed out in this process (Fig. 11b). After this top sition is so thin, the **isolation region is cash, officially** transmitted in Fig. 11d).<br>transmitted in Fig. 8c or by etching a trench (Fig. 11d) and refilling it with oxide (Fig. 11d). trated in Fig. of on by etching a trench (1 g. 110) and terming a that the device is in the same as those from Fig. Sc through Fig. 9 to form the *p*-type base,  $n^*$ -emitter, and collector.  $r$  Th  $\overline{\mathbf{s}}$ ,  $\overline{\mathbf{a}}$  Oxygen then filled with undoped polysilicon and capped by a thick planar field oxide.<br>
we can obtain an n-silicon layer that is fully isolated on an oxide [namely, silicon-on-insu-<br>
lator, (SOI)]. This process is called SIMOX (se we can obtain an  $n$ -silicon layer that is fully isolated on an oxide [namely, silicon-on-insu- $\alpha$ 

for the p-type base,  $n^*$ -emitter, and collector.<br>The main advantage of this technique is its high breakdown voltage **between** the emitterial properties. Internation attention of the energy of this technique is as inglu breaction of the substrate using the main attention of the control of the strategy of the control of the strategy of the control of the strategy of the stra ter and the conector, which can be in excess of several numerous volume that the process is very also compatible with modern CMOS integration. This CMOS-compatible process is very that the implant the with modern CMO<sub>3</sub> integration. This C<br>useful for mixed high-voltage and high-density IC. useful for mixed high-voltage and high-density 10. for the channel stop

# obtain an n-silicon layerthat is Tullyison.<br>14.2.3 Self-Aligned Double-Polysilicon-Bipolar Struct

The process shown in Fig. 9c needs another lithographic process to define an oxide<br>The process shown in Fig. 9c needs another lithographic process to define an oxide to separate the base and emitter contact r**egions. This gives rise to a large inactive device** to separate the base and emitter contact regions. This grade area within the isolated boundary, which increases not of also the resistance that degrades the transistor performance. The most effective way to also the resistance that degrades the transistor perform<br>reduce these effects is by using the self-aligned structure oxide regio

The most widely used self-aligned structure is the double-polysilicon structure with the advanced isolation provided by a trench refilled with polysilicon,<sup>5</sup> shown in Fig. 12. Figure 13 shows the detail sequence of the steps for the self-aligned double-polysilicon  $(n-p-n)$  bipolar structure.<sup>6</sup> The transistor is built on an *n*-type epitaxial layer. A trench of 5.0 µm in depth is etched by reactive ion etching through the *n*<sup>+</sup>-subcollector region into the  $p$ -substrate region. A thin layer of thermal oxide is then grown and serves as the screen oxide for the channel stop implant of boron at the bottom of the trench. The trench is

icon (called poly 1) will be used as a solid-phase diffusion source to form the extrinsic base region and the base electrode. This layer is covered with a chemical-vapor deposition



Fig. 12 Cross-section of a self-aligned, double-polysilicon bipolar transistor with advanced trench isolation.<sup>5</sup> Metal <sup>p</sup>\*

#### Chapter 14. Integrated Devices 4501



 $\text{istors}_*^{[d]}$  $\mathbf{d}^{\mathcal{R}}$ 0.10 Haein the early twenty-first century. We consider the future trends ofthe

Poly-silicon

(CVD) oxide and nitride (Fig. 13a). The emitter mask is used to pattern the emitter-area regions, and a dry-etch process is used to produce an opening in the CVD oxide and poly 1 (Fig. 13b). A thermal oxide is then grown over the etched structure, and a relatively thick oxide (approximately  $0.1-0.4 \mu m$ ) is grown on the vertical sidewalls of the heavily doped poly. The thickness of this oxide determines the spacing between the edges of the base and emitter contacts. The extrinsic  $p^*$  base regions are also formed during the thermal-oxide growth step as a result of the outdiffusion of boron from the poly 1 into the substrate (Fig. 13c). Because boron diffuses laterally as well as vertically, the extrinsic e to make contact with the intrinsic<br>\*\*\*\*

and the emitter state (Fig. 13¢). The emitter mask base region of boron (Fig. 13¢). This serves to self-align the intr process is used to provide an opening the manifold of the COVD of deposited and implanted with As or P. The  $n^*$ -polysilicon (called poly 2) is used as a solidphase diffusion source to form the emitter region and the emitter electrode. A shallow emitter region is then formed through dopant outdiffusion from poly 2. A rapid thermal anneal for the base and emitter outdiffusion steps facilitates the formation of shallow emitter-base and collector-base junctions. Finally, Pt film is deposited and sintered to form ter-base and collector-base junctions. Finally, Pt film is a PtSi over the  $n^*$ -polysilicon emitter and the  $p^*$ -polysilicon

This self-aligned structure allows the fabrication of emitter regions smaller than the minimum lithographic dimension. When the sidewall-spacer oxide is grown, it fills the contact hole to some degree because the thermal oxide occupies a larger volume than the original volume of polysilicon. Thus, an opening  $0.8 \,\mu$ m wide will shrink to about  $0.4$ the stagmal column of polyomeon. These an opening obey<br>  $\mu$ m if sidewall oxide a 0.2  $\mu$ m thick is grown on each side

#### souree to form**the emitter region and the emitter electrode.** A shallowing the emitted states in a shallowing the emitted states of  $\Gamma$ then

dry-etch

{approsimately

emitter contact.

contact is cleaned

base and

minimumlithographic

 \*-polysiliconself-aligned

TECHNOLOGY

Section 14.5,

toplayeris <sup>a</sup> <sup>p</sup>hosphorus-copedsilicon

ions. Compare Fig. <sup>15</sup>

The Basic Fabrication Process

<sup>15</sup>

for mobile

lization."

layer

oxide-grown

At present, the MOSFET is the dominant device used in ULSI circuits because it can be scaled to smaller dimensions than other types of devices. The dominant technology be search to smaller diffusions than other types of the<br>for MOSFET is the CMOS (complementary MOSFET). nel and  $p$ -channel MOSFETs (called NMOS and PMOS, respectively) are provided on the same chip. CMOS technology is particular attractive for ULSI circuits because it has the lowest power consumption of all IC technology.

Figure 14 shows the reduction in the size of the M<sup>1</sup> early 1970s, the gate length was  $7.5 \mu m$  and the corresponding device area was about 6000 µm<sup>2</sup>. As the device is scaled down, there is a drastic reduction in the device area. For a MOSFET with a gate length of  $0.5 \mu m$ , the device area shrinks to less than 1% of MOSTETIS THE DEVICE USE USED IN ULST CHARGE IT CAN ULST CHARGE IT C  $t_{\text{min}}$  of the devices in Section 14.5.

#### p-channel MOSFETs(callecl NMOSand PMOS,respectively) are provided on same chips. CMOStechnology is chip. CMOStechnology in the Basic Fabrication Process

shows <sup>a</sup> perspective viewof an n-channel MOSFETpriorto its final metal-

 lowest power consumptionof a little structure in Figure 15 shows a p lization.<sup>7</sup> The top layer is a phosphorus-doped silicon dioxide (P-glass) that is used as an insulator between the polysilicon gate and the gate metallization and also as a gettering layer for mobile ions. Compare Fig. 15 with Fig. 7 for the bipolar transistor and note. a gate in the device and compare in g. to with right to that a MOSFET is considerably simpler in its basic structure.  $M_{\text{MOM}}$  and device minimization will continue minimization will continue that  $\alpha$ 

dioxide (P-gluss) thatis used as an

with Fig. 7 for the bipolar transistor and note that the bipolar transistor and note that the bipolar transistor and note that the contract of the contract of

#### 504 Chapter 14. Integrated Devices



Fig. 14 Reduction in the area of the MOSFET as the gate length (minimum feature length) is reduced.



Fig. 15 Perspective view of an *n*-channel MOSFET.<sup>7</sup>

lateral oxide isolation, there is no need for vertical isolation in the MOSFET, whereas a buried-layer  $n^+\gamma$  junction is required in the bipolar transistor. The doping profile in a MOSFET is not as complicated as that in a bipolar transistor and the control of the dopant distribution is also less critical. We consider the major process steps that are used to fabricate the device shown in Fig. 15.

To process an n-channel MOSFET (NMOS), the starting material is a p-type, lightly doped  $(-10^{15}$  cm<sup>-3</sup>),  $\langle 100 \rangle$ -oriented, polished silicon wafer. The  $\langle 100 \rangle$ -orientation is preferred over (111) because it has an interface-trap density that is about one-tenth that of (111). The first step is to form the oxide isolation region using LOCOS technology. The

process sequence for this step is similar to that for the bipolar transistor. A thin-pad oxide  $(-35 \text{ nm})$  is thermally grown, followed by a silicon nitride  $(-150 \text{ nm})$  deposition (Fig. 16a).<sup>7</sup> The active device area is defined by a photoresist mask and a boron chanstop layer is then implanted through the composite nitride-oxide layer (Fig. 16b). The nitride layer not covered by the photoresist mask is subsequently removed by etching. After stripping the photoresist, the wafer is placed in an oxidation furnace to grow an oxide (called the field oxide), where the nitride layer is removed, and to drive in the boron implant. The thickness of the field oxide is typically 0.5-1 µm.

The second step is to grow the gate oxide and to adjust the threshold voltage (see Section 6.2.3). The composite nitride-oxide layer over the active device area is removed, and a thin-gate oxide layer (less than 10 nm) is grown. For an enhancement-mode n-channel device, boron ions are implanted in the channel region, as shown in Fig. 16c, to increase the threshold voltage to a predetermined value (e.g.,  $+$  0.5V). For a depletion-mode *n*channel device, arsenic ions are implanted in the channel region to decrease the threshold voltage (e.g., -0.5V).

The third step is to form the gate. A polysilicon is deposited and is heavily doped by diffusion or implantation of phosphorus to a typical sheet resistance of  $20-30 \Omega/\overline{\Omega}$ . This resistance is adequate for MOSFETs with gate lengths larger than 3 µm. For smaller





#### 506 Chapter 14. Integrated Devices

506

 $14.14<sup>2</sup>$ polycide, <sup>a</sup>

fourth

 $\mathcal{O}(\mathcal{O}_\mathcal{P})$ 

last step

MOSFETisshown

 $\mathcal{W}$ 

 $\mathcal{G}(\mathcal{G})$ 

the thin-gate oxideration of the thin-gate oxideration of the thin-gate oxideration

entire walerandisflowed

o, is

and

 servesas <sup>a</sup>

overthe

raphy(Fig

to

devices, polycide, a composite layer of metal silicide and polysilicon such as W-polycide, can be used as the gate materials to reduce the sheet resistance to about  $1 \Omega / \square$ 

The fourth step is to form the source and drain. After the gate is patterned (Fig. 16d), it serves as a mask for the arsenic implantation (~30 keV, ~ $5 \times 10^{15}$  cm<sup>-2</sup>) to form the source and drain (Fig. 17a), which are self-aligned with respect to the gate<sup>7</sup>. At this stage, the only overlapping of the gate is due to lateral straggling of the implanted ions (for 30) keV As,  $\sigma_1$  is only 5 nm). If low-temperature processes are used for subsequent steps to minimize lateral diffusion, the parasitic gate-drain and gate-source coupling capacitances can be much smaller than the gate-channel capacitance.

over the entire water and is nowed by neating the water<br>raphy (Fig. 17b). Contact windows are defined and etch be used as a the gate material to the gate materials to reduce the sheetresistance to the complete sheet as a duminum, is then deposited and patterned. A cross-section view of the completed and  $\frac{17}{3}$ such as aluminum, is then deposited and patterned. A close section is shown in Fig. 17d.<br>MOSFET is shown in Fig. 17c, and the corresponding top view is shown in Fig. 17d.  $MOSFET$  is shown in Fig. 17c, and the corresponding to  $p$  keV, is shown in Fig. 11a. drain (Fig. 17a), the gate contact is usually made outside the active details are approximately the gate to the thin-gate oxide. ofthe gate gate gate gate gatein strangers of the inner gate oxide. n surface to maximnuinV=&xd=8x10°x5



 $(c)$  Cross section of the MOSFET. (d) Top view of the MOSFET.

}—Active device area Source area Source<br>Note

### **EXAMPLE 4**

Memory Devices

most large

bit of information. <sup>A</sup>

DRAMcell in

of the stored

(C), the RC

storage gate and

simpletrench

polysilicon

cell structure.®

surface areaofsilicon

memory

RAM, memory

static random

charge.

What is the maximum gate-to-source voltage that a MOSFET with a 5 nm gate oxide can withstand. Assume that the oxide breaks down at 8 MV/ cm and the substrate voltage is zero.

#### **SOLUTION**

 $V = \mathcal{E} \times d = 8 \times 10^6 \times 5 \times 10^{-7} = 4 V$ 

#### 14.3.2 Memory Devices

Memories are devices that can store digital information (or data) in terms of bits (binary digits). Various memory chips have been designed and fabricated using NMOS technolthat the oxide breaks down at 8 MV/ cm and the substrate voltage is zero. The substrate voltage is ferred. In a RAM, memory cells are organized in a matrix structure and data can be accessed (i.e., stored, retrieved, or erased) in random order, independent of their physical locations. A static random access memory (SRAM) can retain stored data indefinitely as long as the power supply is on. The SRAM is basically a flip-flop circuit that can store one bit of information. A SRAM cell has four enhancement-mode MOSFETs and two depletion-mode MOSFETs. The depletion-mode MOSFETs can be replaced by resistors formed in undoped polysilicon to minimize power consumption.<sup>8</sup>

devices the canonical information (or data) in the canonical information (or data) in the canonical in terms of  $\alpha$  in the canonical in the canonical intervals (binary state) in the case of  $\alpha$  is the case of  $\alpha$  is the sistor DRAM cell in which the transistor serves as a switch and one bit of information memories memories memories memories memories as a sub-<br>can be stored in the storage capacitor. The voltage level of state of the cell. For example, +1.5 V may be defined as logic 1 and 0 V defined as logic 0. The stored charge will be removed typically in a few milliseconds mainly because of the leakage current of the capacitors; thus, dynamic memories require periodic "refreshand power supply in the power supply is the state of the state capacitors, that, a flip-flow can store on  $\frac{1}{2}$ 

Figure 18b shows the layout of a DRAM cell, and Fig. 18c shows the correspond- $\frac{1}{2}$  Tigure 100 shows the layout of a DTurn cent, and I the polysilicon gate as the other plate, and the gate oxide as the dielectric. The row line reduced areas are duced placet, and the gate band<br>is a metal track to minimize the delay due to parasitic res  $\text{a}$  showsthe circuit diagramofthe one-transitor information diagramofthe one-transition one-transition sitor  $(C)$ , the  $RC$  delay. The column line is formed by  $\text{r}$ region of the MOSFET serves as a conductive link between the inversion layers under the storage gate and the transfer gate. The drain region can be eliminated by using the ofthe storage gate and the transfer gate. The dram region double-level polysilicon approach shown in Fig. 18d. The charge with personal approach in a right reduced to the separated from the first polysilicon capacitor plate by a grown on the first-level polysilicon before the second electrode has been defined. The charge from the column line can therefore be transmitted directly to the area under the storage gate by the continuity of inversion layers under the transfer and storage gates.

To meet the requirements of high-density DRAM, the DRAM structure has been extended to the third dimension with stacked or trench capacitors. Figure 19a shows a simple trench cell structure.<sup>9</sup> The advantage of the trench type is that the capacitance of the cell could be increased by increasing the depth of the trench without increasing. the surface area of silicon occupied by the cell. The main difficulties of making trenchtype cells are the etching of the deep trench, which needs a rounded bottom corner and the growth of a uniform thin dielectric film on trench walls. Figure 19b shows a stacked cell structure. The storage capacitance increases as a result of stacking the storage capacross<br>itor on the second polysilican between the second clear polysilican between defined. The dielectric is form the column term of the column term there are the area under the area und

the continuityofinversion layers under the transfer andstorage gates.

 The advantage of the trench typeisthat the capacitance be increased by increasing the depthofthe trench without increasing

occupied by the cell. The main difficulties of making trench-

the third dimension withstacked or trench capacitors. Figure 19a shaws <sup>a</sup>

meetthe requirements of high-density DRAM, the DRAM



is easier thanthe

memory

MOSFETthat has

 large negative voltage must be appliedback into the channel region.

shown

voltage is applied

Anotherversion

interface, and

illustrated

of nonvolatile

Fig. 18 Single-transistor dynamic random access memory (Data of A-A'. (d) Double-level<br>tor.<sup>8</sup> (a) Circuit diagram. (b) Cell layout. (c) Cross section through A-A'. (d) Double-level<br>polysilicon. well-designed



Fig. 19 (*a*) DRAM with a trench cell structure.<sup>9</sup> (*b*) DRAM with a single-layer stacked-capacitor cell.

or CVD nitride methods between the two-polysilicon plates. Hence, the stacked cell process is easier than the trench type process.

Figure 20 shows a 1 Gb DRAM chip. This memory chip uses  $0.18 \mu m$  design rules. Trench capacitors and its peripheral circuits are in CMOS, which are considered in Section 14.3.3. The memory chip has an area of 390 mm<sup>2</sup> (14.3 mm  $\times$  27.3 mm) that contains over 2 billion components and operates at 2.5 V. This 1 Gb DRAM is mounted in an 88pin ceramic package, which can provide adequate heat dissipation.

Both SRAM and DRAM are volatile memories, that is, they lose their stored data ed off. Nonvolatile<br>Chapter 20. Integrated data. Figure 21a shows a floating-gate nonvolatile memory, which is basically a conventional MOSFET that has a modified gate electrode. The composite gate has a regular (control gate) and a floating gate which is surrounded by insulators. When a large positive voltage is applied to the control gate, charge will be injected from the channel region shows a 1 Gb DRAM chip. This memory chip. This memory chip uses the control gate, when the through the gate oxide into the floating gate. When the injected charge can be stored in the floating gate for a long time. To remove this charge, a large negative voltage must be applied to the control gate, so that the charge will be injected back into the channel region.

 $\frac{1}{2}$   $\frac{1}{2}$   $\frac{1}{2}$   $\frac{1}{2}$   $\frac{1}{2}$   $\frac{1}{2}$   $\frac{1}{2}$   $\frac{1}{2}$   $\frac{1}{2}$  in the charge step errors at the higher in the channel  $\frac{1}{2}$   $\frac{1}{2}$   $\frac{1}{2}$  in the charge and the device remains at the hi Another version of the nonvolatile memory is the metal-nitride-oxide-semiconductor (MNOS) type shown inn Fig. 21b. When a positive gate voltage is applied, electrons can tunnel through the thin oxide layer  $(-2 \text{ nm})$  and be captured by the traps at the oxide- $\frac{2}{3}$  shows a floating-gate non-volation in  $\frac{2}{3}$  and  $\frac{2}{3}$  convention in the memory and thus become stored charges there. meride mieridee, and mas become stored enarges there.<br>The composite gate in the component was a regular to the represented by two structure, as illustrated in Fig. 21c. The charge stored in the capacitor  $C_1$  causes a shift the gate oxide into the float of the float of the float into the float of the float is removed. The charge retent charge stored and the storeding gate for the charge forced long time. The charge forced

ofthe nonvolatile memory is the metal-nitride-oxide-semiconduc-



Fig. 20 A 1 Gb DRAM that contains over 2 billion components. (Photography courtesy of IBM/Siemens, 1999 IEEE Int. Solid State Circuit Conference.)

508

polysinicon.

Poly

#### 510 • Chapter 14. Integrated Devices

510

14. integrated

electrical controls.

application

you

access control. The IC

 $\overline{\phantom{a}}$ 

top





Fig. 22 An integrated-circuit (IC) card. The data stored in the NVSM can be accessed through the bus of the central processing unit (CPU). There are several metal pads connecting to the read/write machine. (Photography courtesy of Retone Information System Co., LTD.)

Fig. 21 Nonvolatile memory devices. (a) Floating-gate, nonvolatile memory. (b) MNOS nonvolatile memory. (c) Equivalent circuit of either type of nonvolatile memory.

To erase the memory (e.g., the store charge) and return the device to a lower threshold voltage state (logic 0), a gate voltage or other means (such as ultraviolet light) can be used.

The nonvolatile semiconductor memory (NVSM) has been extensively used in por nics systems, such as cellular phones and the digital callieras. Allother interesting application is the chip card, also called IC card. ography. (Photography.)

..<br>to illustrates the nonvolatile memory device that stores the data that can be read and writ-<br>ten through the bus to a central processing unit (CPU). In contrast to the limited volume (1 kbytes) inside a conventional magnetic tape card, the size of the nonvolatile memory erg., you can store personal photos of inger philis). Through the return the memory applications and return the data can be used in numerous applications and return the device to a lower the device to a lower the device t machines, the data can be used in numerous applications, such as used.<br>
(card telephone, mobile radio), payment transactions (electronic purse, credit can (card telephone, mobile radio), payment transactions (electronic purse, credit card), portable to-<br>television, transport (electronic ticket, public transport), health care (patient-data card), stellular cellular phones and the phone cameras. And the interesting and the section and served and the section of the IC card will play a central role in the global information and served in the section of the section of  $\frac{1}{2}$  is the chip card, also called IC can be photo in Fig. 22 shows an IC can be photo in Fig. 22 shows an IC can be photo in Fig. 22 shows an IC can be photo in Fig. 22 shows an IC can be photo in Fig. 22 shows an I  $\frac{1}{2}$  vice society of the future.  $\frac{1}{2}$ can be increased to 16 kbytes, 64 kbytes, or even larger depending on the applications (e.g., you can store personal photos or finger prints). Through the IC card read/write

V, is a ground of the

uniquefeature:in

factor. The low

Figure $\overline{a}$ 

high

power consumption is the mostattractive feature of the CMOS circuit.

enoug<sup>h</sup> to overcompensate the background doping of the n-substrate. The subse-

 showsalayout of the CMOSinverter, and Fig. 23¢ showsthe device cross  $\frac{1}{2}$  - A-line. In the processing, a p-well (also called a p-well) is first implanted a p-well) is first implanted as

#### nonvolatile memorydevice that stores the data that can14.3.3 CMOS Technology

telephone, mobile radio), payment transactions (electronic purse, credit card), ee television, ee television, e ticket, public transport), healthcare (patient-data care ), and (patient-data care ), and (patient-data care ), and (patient-data care ), and (

card will <sup>p</sup>lay <sup>a</sup> central role in the <sup>g</sup>lobal information and ser-

kbytes) inside a conventional magnetic state a conventional magnetic memory inside card, the size of the upper PMOS device is conventional memory of the size of the nonbe increased to the gate of the lower NMOS device. Both devices are enhancement-mode MOSFETs used to used to

with the threshold voltage  $V_{T_n}$  less than zero for the PMOS device and  $V_{T_n}$  greater than zero for the NMOS device (typically the threshold voltage is about  $1/4$   $V_{DD}$ ). When the input voltage  $V_i$  is at ground or at small positive values, the PMOS device is turned on And  $\alpha$  is the data structure of the NMOS device is off. Hence, the output voltage  $V_o$  is the input is at  $V_{DD}$ , the PMOS (with  $V_{CS} = 0$ ) is turned off, and the NMOS is turned on The input is at  $v_{DD}$ , the T MOS (with  $v_{GS} = v_I$ ).<br>  $(V_i = V_{DD} > V_{T_n})$ . Therefore, the output voltage V has a unique feature: in either logic state, one device in the series path from  $V_{DD}$  to ground is nonconductive. The current that flows in either steady state is a small leakage current, and only when both devices are on during switching does a significant current flow through the CMOS inverter. Thus, the average power dissipation is small, on the order of nanowatts.<br>As the number of components per chip increases, the power dissipation becomes a major for the NMOS device (typically the thresholds) in the thresholds is about 1.5 declination of components per empiricially the most a<br>idealizations mining factor. The fow power consumption is the most circuit.<br>Figure 23b shows a layout of the CMOS inverter, and Fig. 23c shows the device cross

ngute 200 shows a layout of the output voltage.<br>In and set-<br>and seton along the A-A fine. In the processing, a p-tub (also)<br>subsequently driven into the n-substrate. The n-type high enough to overcompensate the background doping of the  $n$ -substrate. The subseeither logical states in the series of the series path  $\mu$  to ground  $\mu$  and  $\mu$  to ground  $\mu$  $\frac{1}{2}$  nonconductive. The metallic is a small leady in either  $\frac{1}{2}$  and  $\frac{1}{2}$  in the p-current,  $\frac{1}{2}$  and  $\$  $\frac{1}{2}$ onnected substrate to form the source and drain regions. A channel  $MSE^{Ts}$  and  $MSE^{Ts}$  and  $MSE^{Ts}$  is substitute to form the source and than regions. A chain,  $MSE^{Ts}$  $\sigma$  adjust the threshold voltage and a  $n$ -enansity  $\sigma$ 





tubs, higher channel mobility can be obtained. All

grownon the bottom

can occur, see Chapter and Seconds and

effective problem to the deep-trenchisolation to use the deep-trenchisolation,  $\mathcal{L}_{\text{max}}$  Fig. 24e. In this technique, <sup>a</sup> trench with <sup>a</sup> depth deeperthanthe well is formedin the silicon by anisotropic reactive sputter etching, An oxidelayeristhermally

deposited polysilicon orsilicon dioxide, This techniquecancliminate latchup because the

512

14. Integrated

23. Complementary

section

high

CMOSCIE

5), An

 Ny>

associated

by



Fig. 23 Complementary MOS (CMOS) inverter. (a) Circuit diagram. (b) Circuit layout. (c) Cross section along dotted  $A-A'$  line of  $(b)$ .

oxide around the  $p$ -channel device. Because of the  $p$ -tub and the additional steps needed mass<br>lly di

Instead of the  $p$ -tub described above, an alternate approach is to use an  $n$ -tub formed in  $p$ -type substrate, as shown in Fig. 24a. In this case, the n-type dopant concentration hough to overcompensate for the background doping of the p-subst (i.e.,  $N_D > N_A$ ). In both the *p*-tub and the *n*-tub approach, the channel mobility will be degraded because mobility is determined by the total dopant concentration  $(N_A + N_D)$ . A recent approach using two separated tubs im degraded because mobility is determined by the total dopant concentration  $(N_A + N_D)$ . shown in Fig. 24b. This structure is called a *twin* tub.<sup>1</sup> Because no overcompensation is around the p-channel shown in Fig. 240. This structure is called a *twin* tub.<br>Recalled in either of the twin tubs, higher channel mobil

meeded in either of the twin tubs, higher channel mobility can be obtained.<br>All CMOS circuits have the potential for a troublesome problem called latchup that All CMOS circuits have the potential for a troublessmic problem can occur, see<br>is associated with parasitic bipolar transistors (to see how this problem can occur, see Is associated with parasite tupbal transition (to do not have latching problem is to use<br>Chapter 5). An effective processing technique to eliminate latching problem is to use Chapter 5). An effective processing technique to emiliate facting problem is to do to<br>deep-trench isolation, as shown<sup>11</sup> in Fig. 24c. In this technique, a trench with a depth every trench isolation, as shown in Fig. 24a. In this case, the n-type clopant concertive sputter etching. An<br>deeper than the well is formed in the silicon by anisotropic reactive sputter etching. end to overcompensation of the background down the background values of the trench, which is then contained by the p-substrate for the background down and walls of the trench, which is then  $\frac{1}{2}$ . Ng), In the positive and the positive and the n-tub and the n-tube and the n-tube degraded by the p-tube degraded polysilicon or silicon dioxide. This technique can eliminate latchup because<br>the n-tube degraded polysilicon by deposited polysincon or sincon dioxide. This determined by the refilled trench. The<br>the *n*-channel and *p*-channel devices are physically isolated by the refilled trench. The recent approach using books into a lightly doped substrated into a lightly doped substrated into a lightly doped substrated a tens detailed steps for trench isolation and some related CMOS processes are now considered.

Fig. 24 Various CMOS structures. (a) n-tub. (b) Twin tub<sup>1</sup>. (c) Refilled trench.<sup>11</sup>

#### **Well-Formation Technology**

<sup>700</sup> keVand <sup>400</sup> ke¥, respectively, As mentioned above, the advantage ofthe high-

doping near the bottom,the wellresistivity is lowerthanthat of the conventional

of  $\mathcal{C}$  some advantages over the conventional well: (a) because over the conventional well: (a) because  $\mathcal{C}$ 

can be minimized, (b) the chanstop can be formedat the

Thermaloxide

exhibits some

the thermal control

 hence,itwell can

doping

ofhigh

higherwell and the second second

implantationis that it can form

problem

in the bottom

long

The well of a CMOS can be a single well, a twin well, or a retrograde well. The twinwell process exhibits some disadvantages, e.g., it needs high temperature processing (above 1050°C) and a long diffusion time (longer than 8 hours) to achieve the required depth of  $2-3 \mu m$ . In this process, the doping concentration is highest at the surface and decreases monotonically with depth. To reduce the process temperature and time, high-energy implantation is used, i.e., implanting the ion to the desired depth instead of diffusion from<br>the surface. Since the depth is determined by the implantion energy, we can design the well depth with different implantation energy. The profile of the well in this case can have a peak at a certain depth in the silicon substrate. This is called a retrograde well. Technology ventional thermal diffused well.<sup>12</sup> The energy for the *n*- and *p*-type retrograde wells is around 700 keV and 400 keV, respectively. As mentioned above, the advantage of the higharound 100 keV and 400 keV, respectively. As memoried a<br>energy implantation is that it can form the well under lo conditions, hence, it can reduce the lateral diffusion and increase the device density. The retrograde well can offer some additional advantages over the conventional well: (a) because of high doping near the bottom, the well resistivity is lower than that of the conventional well and the latchup problem can be minimized, (b) the chanstop can be formed at the surface. Since the depthis can contain the depthis can contain the implantation can contain the implantation contains the retrograde well implantation reducing with different implement in the posterior implantation, reducing<br>The profile of the profile of the profile of the chance can reduce the chance of at a certain depthing in the softom can retrice the chance.  $\omega$  comparison a comparison in the retrograde well and the retrograde well and the con-

514

Chapter 14. Integrated Devices

| <sup>18</sup>

**2** | **MONDAY | AND | AN 8 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 | 1999 |** 

£

**under the control of the c** 

10

diffused well.'s including the second well.'s in

The Contract of the Contract of

lems

Advanced Disolation of the Contractor

 $t_n = \frac{1}{n}$ 

 $\frac{d}{dt}$ 

andfor the

and boron encroachment problems.

trench (depthis less than <sup>1</sup> jm)isolation for CMOS, shown

sequence

does

oxidation

devices

conventionalistic  $\mathcal{A}_1$  and  $\mathcal{A}_2$  are  $\mathcal{A}_3$  and  $\mathcal{A}_4$  and  $\mathcal{A}_5$  are  $\mathcal{A}_4$  and  $\mathcal{A}_5$ 





 $(d)$ 

Depth from silicon surface (µm)<br>
Fig. 25 Retrograded p-well implanted impurity concentration profile. Also shown is a conventionally diffused well.<sup>12</sup> tionally diffused well.<sup>12</sup>

#### **Advanced Isolation Technology**

<sup>a</sup> long-time or <sup>a</sup> high-temperature process, andit eliminates the

The conventional isolation process (Section 14.3.1) has some disadvantages that make it unsuitable for deep-submicron  $(0.25 \mu m)$  and smaller) fabrications. The high-tempera-<br>ture oxidation of silicon and long oxidation time result in the encroachment of the chanstop<br>implantation (usually boron for *n*-MOSFE implantation (usually boron for *n*-MOSFET) to the active region and cause  $V_T$  shift. The<br>area of the active region is reduced because of the lateral oxidation. In addition, the field-<br>area of the depth of the Depth of t the active region is reduced because of the lateral oxidation. In addition, the field-<br>ickness in submicron-isolation spacings is significantly less than the thickness of<br> $\Gamma$  because  $\Gamma$  because isolation tophodogy can field oxide grown in wider spacings. The trench isolation technology can avoid these problems and has become the mainstream technology for isolation. Figure 26 shows the profield oxide grown in wider spacings. The trench isolation tecniology can avoid these process sequence for forming a deep (larger than 3  $\mu$ m) but narrow (less than 2  $\mu$ m)<br>trench-isolation structure. There are four steps trench-isolation structure. There are four steps: patterning the area, trench etching and<br>oxide growth, refilling with dielectric materials such as oxide or undoped polysilicon, and<br>planarization. This deep trench isolatio planarization. This deep trench isolation can be used in both advanced CMOS and bipoplanarization. This deep trench isolation can be used in both advanced CMOS and bipotential is deposited by<br>Lar devices and for the trench-type DRAM. Since the isolation material is deposited by<br>CVD, it does not need a lon unsuitable for deep-submicron(0.25 planarization)<br>large-submicron(0.25 pm) and deep-submicron(0.25 pm) and deep-submicron(0.25 pm) and deep-submicron(0.25 pm) a<br>large-submicron(0.25 pm) and deep-submicrophysical control (0

 $\mathbf{a}$ ofthe active regioniste $\mathbf{a}$ lateral oxidation and boron encroachment problems.<br>Another example is the shallow trench (depth is less than  $1 \mu m$ ) isolation for CMOS. shown in Fig. 27. After patterning (Fig. 27a), the trench area is etched (Fig. 27b) and then re-filled with oxide (Fig. 27c). Before refilling, a chanstop implantation can be perthen re-filled with oxide (Fig. 27c). Before refilling, a chanstop implantation can be per second that the pro-<br>formed. Since the oxide has over filled the trench, the oxide on the nitride should be fills. (b) Ply etching formed. Since the oxide has over filled the trench, the oxide on the intride shown removed. Chemical-mechanical polishing (CMP) is used to remove the oxide on the nitride refill. (d remove the oxide on the nitride with dielectric materials such as  $\mathcal{L} = \mathcal{L}$ oxide Nitrile planarization. The contract of the state of the stat

can he used in both advanced control in both advanced CMOS and the used in both advanced CMOS and the used in the used in the used of large control in the used of large control in the used of large control in the used of l

in Fig. 27. After pattern in Fig. 27. After patterning (Fig. 27a), the trench area is etch $\alpha$ 

material is deposited by Oxide CVD,it





#### 516 Chapter 14. Integrated Devices

516

14. Integrated

layer can

beginning

Gate-Engineering

use n $\mathcal{L}$  is a set of  $\mathcal{L}$ 

andthe

 $\mathbf{t}$ 

for PMOS, and

channel and channel and

device. The contract of the co

channel and channels

submicron

short-channel channel channels as the channel channel channel channel channels as the channel channel channel channel channel channels as the channel channel channel channel channels as a control of the channel channel cha

channel device with the boron of the boron of

(n-well)

 n-MOS surfacechannel surface channel

andto

the

 $\mathbb{R}^2$ 

ofthe

phenomena for the control

zero, leakage

actsas <sup>a</sup> and to get a flat surface (Fig.  $27d$ ). Due to its high resistance to polishing, the nitride acts as a stop-layer for the CMP process. After the polishing, the nitride layer and the oxide layer can be removed by  $H_3PO_4$  and HF, respectively. This initial planarization step at the beginning is helpful for the subsequent polysilicon patterning and planarizations of the multilevel interconnection processes.

#### **Gate-Engineering Technology**

If we use  $n^*$ -polysilicon for both PMOS and NMOS gates, the threshold voltage for PMOS  $(V_{\text{TP}} \cong -0.5 \text{ to } -1.0 \text{ V})$  has to be adjusted by boron implantation. This makes the channel of the PMOS a buried type, shown in Fig. 28a. The buried-type PMOS suffers serious short-channel effects as the device size shrinks to 0.25  $\mu$ m and less. The most noticeable phenomena for short-channel effects are the  $V_T$  roll-off, drain-induced barrier lowering  $\begin{array}{ccc} \mathbf{p} \ \mathbf{p} \ \mathbf{p} \ \mathbf{p} \end{array}$ (DIBL), and the large leakage current at the off state so that even with the gate voltage at zero, leakage current flows through source and drain. To alleviate this problem, one can change  $n^*$ -polysilicon to  $p^*$ -polysilicon for PMOS. Due to the work function differmultilevel interconnection interconnection interconnection interconnection interconnection interconnection in<br>Exclusively interconnection in the connection interconnection in the connection interconnection in the connect ence (there is a 1.0 eV difference from  $n^*$ - to  $p^*$ -polysilicon), one can obtain a surface  $\frac{p}{n}$ for both PMOS, and not be stated voltage for PMOS, and  $n^+$ -polysilicon for NMOS (Fig. 28b)<br>gate for PMOS, and  $n^+$ -polysilicon for NMOS (Fig. 29b) face channel and the buried channel is shown in Fig. 29. We note that the  $\hat{V}_T$  of surface channel rolls off slowly in the deep-submicron regime compared with the buried-chanchannel rolls off slowly in the deep-submicion regime c<br>nel device. This makes the surface-channel device with the short-channel device. This makes the surface-channel device want at the submicron device operation.  $t_{\rm tot}$ 







 very quickly as the channel length becomes less than  $0.5 \mu m$ .

(n\*-polysilicon gate) boron penetrates easily from the polysilicon through the oxide into the silicon substrate at high temperatures, resulting in a  $V_T$  shift. This penetration is enhanced in the presence of a F-atom. There are methods to reduce this effect: use of rapid thermal annealing to reduce the time at high temperatures and, consequently, the diffusion of boron;  $_{\text{led o}}$ with nitrogen and becomes less mobile; and the making of a multilayer of polysilicon to trap the boron atoms at the interface of the two layers.

Figure 30 shows a microprocessor chip (Pentium 4) that has an area of about 200 mm<sup>2</sup> and contains 42 million components. This ULSI chip is fabricated using 0.18 µm CMOS technology with a six-level aluminum metallization.

#### penetrateseasily fromthe polysilicon through the oxide into the silicon substrate temperatures, resulting in <sup>a</sup> V; shift. This penetrationis enhancedinthe pres-

analogcircuitsthan CMOS,alower power-dissipation thanbipolar, and <sup>a</sup> higher

 ofthe bipolartransistor and Ip,is the base current of the bipolar transistoris equalto the drain current of M, in the CMOS.Since hy, is muchlarger

current I,)5. For <sup>a</sup> BiCMOSinverter, the currentis hy,ps, where

gates. For a CMOSinverter, the current

sa

3

CMOStechnology

 BiCMOSTechnology technology

IC. The reason

componentdensity

loading,C,is

advantages of both

drain

current-gain

**EXECUTE:** The F-atom are methods is a technology that combines both CMOS and single IC. The reason to combine these two different technologies is to create an IC chip that has the advantages of both CMOS and bipolar devices. As we know that CMOS exhibits advantages in power dissipation, noise margin, and packing density, whereas bipolar shows advantages in switching speed, current drive capability, and analog capability. As a result, shows a microprocessor chip (Pentium 4) that has a microprocessor chip (Pentium 4) that has a has a has a has a higher specific 200 microprocessor chip and  $\alpha$  and  $\beta$  and  $\beta$  and  $\beta$  and  $\beta$  and  $\beta$  and  $\beta$  and  $\beta$ mance in analog circuits than CMOS, a lower power-dissipation than bipolar, and a higher component density than bipolar. Figure 31 shows the loading,  $C_L$ , is the drain current  $I_{DS}$ . For a BiCMOS inverter, the current is  $h_{fe}I_{DS}$ , where  $n_f$  is the current-gain of the orpolar transistor and  $n_f$  is  $\omega$ <br>transistor and is equal to the drain current of  $M_2$  in the C n aic s than 1, the speed can be substantially enhanced.

BiCMOS has been widely used in many applications. In the early days, it was used in SRAM. At the present time, BiCMOS technology has been successfully developed for switching speed and speed the control component drive capability. As a result of the capability of the result of the result of the result. design rules rules rules and community and community applications in which

#### 518 Chapter 14. Integrated Devices

Chapter

14, Integrated by the control of the contr

Corporation.) ofthe

such



Fig. 30 Micrograph of a 32-bit microprocessor chip, Pentium 4. (Photography courtesy of Intel Corporation.)

Most of the BiCMOS processes are based on the CMOS process, with some modifications, such as adding masks for bipolar transistor fabrication. The following example is the source/drainin Fig. 32.

grown on the water and a twin-well process for the CMOS is performed. To denote a 34-<br>performance of the bipolar transistor, four additional masks are needed. They are the  $\frac{1}{2}$  in the set to reduce the collector's resistance. The buried  $p$ -layer is formed through ion implantaachieve high





0S device struct nt + 10 million layers for improved packing density, separately optimized  $n$ - and  $p$ -well (twin-well CMOS) formed in an epitaxial layer with intrinsic background doping, and a polysilicon emitter for formed in an epitaxial layer with intrinsic background of<br>improved bipolar performance.<sup>13</sup>

buried n\*-mask, the collector deep-n\*-mask, the base p-mask, and the poly-emitter mask.<br>In other processing steps, the p\*-region for base contact can be formed with the p\*-implant in the source/drain implantation of the PMOS, and the  $n^*$ -emitter can be formed with the source/drain implantation of the NMOS. The additional masks and longer processing time compared with a standard CMOS are the main drawbacks of BiCMOS. The additional cost should be justified by the enhanced performances of BiCMOS.

### anepitaxial layer with intrinsic background doping, and <sup>a</sup> polysilicon emitterfor **billion 14.4 MESFET TECHNOLOGY**

=.

As

TECHNOLOGY IN ingallium

speed; and

emphasis of gallium

etchislollowed

recess

The

epitaxially

 (Fig, 33a). <sup>A</sup>evaporated

liltoff process that removes the <sup>p</sup>hotoresist, shown

<sup>n</sup>\*-contact layer reduces the source and

Recent advances in gallium arsenide processing techniques in conjunction with new fabrication and circuit approaches have made possible the development of "silicon-like" gal-<br>lium arsenide IC technology. There are three inherent advantages of gallium arsenide compared with silicon: higher electron mobility, which results in lower series resistance for a given device geometry; higher drift velocity at a given electric field, which improves device speed; and the ability to be made semiinsulating, which can provide a latticematched dielectric-insulated substrate. However, gallium arsenide also has three disadvantages: a very short minority-carrier lifetime; lack of a stable, passivating native oxide;<br>and crystal defects that are many orders of magnitude higher than in silicon. The short minority-carrier lifetime and the lack of high-quality insulating films have prevented the development of bipolar devices and delayed MOS technology using gallium arsenide. Thus, the emphasis of gallium arsenide IC technology is in the MESFET area, in which our main concerns are the majority carriers transport and the metal-semiconductor contact.

A typical fabrication sequence<sup>14</sup> for a high-performance MESFET is shown in Fig. 33. A layer of GaAs is epitaxially grown on a semiinsulating  $n^*$ -contact layer (Fig. 33a). A mesa etch step is performed for isolation (Fig. 33b), and a metal layer is evaporated for the source and drain ohmic contacts (Fig. 33c). A channel recess etch is followed by a gate recess etch and gate evaporation (Fig. 33d and  $e$ ). After a liftoff process that removes the photoresist, shown in Fig. 33e, the MESFET is comergy of many orders that are moves the photonesist, shown in a<br>pleted (Fig. 335).<br>The  $n^*$ -contact layer reduces the source and drain c pleted (Fig. 33f).

 $\frac{1}{2}$  the *n*-contact layer reduces the source and dram channels that the gate is offset toward the source to minimize the ial layer is thick enough to minimize the effect of surface depletion on the source and concerns are the majority carriers transport and the majority carriers transported the metal-semiconductorconta<br>- The gate electrode has maximal cross-se the distribution sequence of the sequence of a high-performance  $\frac{1}{2}$  and  $\frac{$ 

in Fig. 33e, the MESFFTis com-

by <sup>a</sup> gate recess etch and gate evaporation ( Fig. 33d and e). After

520

14, Integrated



the depletion width at gate-drain breakdown.

Fabrication sequence of <sup>a</sup> GaAs MESFET.

designedtobegreater than

Lgpis

print, which provides low gate resistance and minimal gate length. In addition, the length  $\mathcal{L}_{\textit{GD}}$  is designed to be greater than the depletion width at gate-drain breakdown.

Interconnects

vias

Second-levelinterconnects.

A representative fabrication sequence for a MESFET integrated circuit is shown  $^{15}$  in Fig. 34. In this process,  $n^*$ -source and drain regions are self-aligned to the gate of each r E.I. A relatively light channel implant is used<br>.





Polyimide Polyimide (g)

522

Since the Company of the Company of

Chapter 14. Integrated Devices

(MMIC). Note

Gallium

higherthansilicon),

the beginning

memorycell capacity

alsocalled

in

challenges and

inerease

<sup>353</sup>

ofthe

product

Wafersize

thickuess @

2nm. Vj, scaling

areas follows.

1 The Technology Generation from the

first <sup>1997</sup>

size (nm) <sup>250</sup>

(mm) <sup>200</sup>

V

International

shrink

components

processing

present the present

deviceand device and a heavier implant is used for the depletion-mode load device. A gate recess is usually not used for such digital IC fabrication because the uniformity of each depth has been difficult to control, leading to an unacceptable variation of the threshold voltage. This process sequence can also be used for a monolithic microwave integrated circuit (MMIC). Note that the gallium arsenide MESFET processing technology is similar to the silicon-based MOSFET processing technology.

Gallium arsenide ICs with complexities up to the large-scale integration level  $(-10,000)$ components per chip) have been fabricated. Because of the higher drift velocity  $(-20\%$ higher than silicon), gallium arsenide ICs will have a 20% higher speed than silicon ICs that use the same design rules. However, substantial improvements in crystal quality and a heavier implement position of silicon in ULSI applications.

## been differiment position and used an uniformity of uniformity of each depth volt. microwave integrates and uniformity of each depth volt. microwave integrated  $\sim$  14.5 CHALLENGES FOR MICROELECTRONICS. process sequences sequences

Since the beginning of the integrated-circuit era in 1959, the minimum device dimension, also called the minimum feature length, has been reduced at an annual rate of about 13% (i.e., a reduction of 30% every 3 years). According to the prediction by the  $b \rightarrow b \rightarrow c$  factor of  $b \rightarrow c$  factor  $b \rightarrow c$  factor international Technology Roadmap for Semiconductors will shrink from  $130 \text{ nm}$  (0.13  $\mu$ m) in the year  $2002 \text{ to } 3$ as shown in Table 1. Also shown in Table 1 is the DRAM size. The DRAM has increased its memory cell capacity four times every 3 years and 64 Gbit DRAM is expected to be available in year 2011 using 50 nm design rules. The table also shows that the wafer size will increase to 450 mm (18 in. diameter) in 2014. In addition to the feature size reduction, challenges come from the device level, material level, and system level, discussed in the following subsections.

and thresholdvoltage (V)Power oi

<sup>1999</sup> <sup>2002</sup> <sup>2005</sup> <sup>2008</sup> <sup>2011</sup> <sup>2014</sup> peeiaden lls |

shipment reduced a state of the state of the

thermal  $\mathcal{F}_{\mathcal{A}}$  is the control of t

1s0 <sup>130</sup> <sup>160</sup> <sup>70</sup> <sup>50</sup> <sup>35</sup> Silicides:\* dual gate lalch-up prevention <sup>j</sup> DRAMsize

### the minimum feature length, has been reduced at annual rate of  $\mathbb{R}^n$  $\blacksquare$  a reduction of 34.5.1 Challenges for Integration by  $\blacksquare$

Figure 35 shows the trends of power supply voltage  $V_{DD}$ , threshold voltage  $V_T$ , and gate Figure 55 shows the trends of power supply tonged the position of the contract of  $\frac{1}{2}$  in the DRAM size. The DRAM has increased to  $\frac{1}{2}$  in Table 1. Also shown in Table 1. Also shown in Table 1. one can find that the gate oxide thickness will soon approach the tunneling-current limit of 2 nm.  $V_{nn}$  scaling will slow down because of nonscalable  $V_T$  (i.e., to a minimum  $V_T$  of about 0.3 V due to subthreshold leakage and circuit noise immunity). Some challenges 450 mm (18 in 2014) about 0.3 V due to subthreshold leakage and circuit noise immunity). Some challenges of the 180 nm technology and beyond are shown<sup>18</sup> in Fig. 36. The most stringent require $t_{\text{m}}$  ments are as follows.

#### TABLE 1 The Technology Generation<sup>15</sup> from 1997 to 2014



<sup>a</sup>DRAM, dynamic random access memory

shows the trends of power supplyvoltage  $\mathcal{L}_1$ 









523

#### 524 Chapter 14. Integrated Devices

#### **Ultrashallow Junction Formation**

As mentioned in Chapter 6, the short-channel effect happens as the channel length is reduced. This problem becomes critical as the device dimension is scaled down to 100 nm. To achieve an ultrashallow junction with low sheet resistance, low-energy (less than 1 keV) implantation technology with high dosage must be employed to reduce the shortchannel effect. Table 1 shows the required junction depth versus the technology generation. The requirements of the junction for 100 nm are depths around 20–33 nm with a

#### **Ultrathin Oxide**

524

Chapter

14. Integrated

gate length

leakage

Silicide-related

<sup>100</sup> nm

delay

the

technology in the control of

obvions that the

(low-k)

to

decrease

technology.

 $\overline{\phantom{a}}$ The

V

resulting from

offer major performance

 Limitationspower required to the control of

powercan

must be reducedaround

Formation

achievean ultrashallow  $\frac{1}{2}$ 

Ultrashallow and the state of

reduced.

ation,The

dopingUltrathing and the

(withbecause of the con-

mentioned

Formation Formation Formation and  $2 \text{ nm}$  to  $\frac{1}{2}$  and to maintain the performance. However, if only  $\text{SiO}_2$ the must be reduced abound  $2 \text{ nm}$  to maintain the performance of  $\frac{1}{2}$  and  $\frac{1}{2}$  and because of direct tunneling. For this reason, thicker high-k dielectric materials that have<br>because of direct tunneling. For this reason, thicker high-k dielectric materials that have lower leakage current are suggested to replace oxide. Candidates for the short term are hower leakage current at e-suggestical to replace the shortest. Shows the shortest of  $\tau$ ), Ta<sub>2</sub>O<sub>5</sub> (2) ite diele SOIIntegration

### **requirements silicide Formation**

silicide Formation<br>Silicide-related technology has become an integral part of submicron devices for reduc-<br>Silicide-related technology has become an integral part of submicron devices for reduc- $\frac{1}{1}$ shincade process has been when y lac in  $\frac{1}{2}$  of  $\frac{1}{2}$  in contracting the width, which limits the use of  $\frac{1}{10}$  is  $\frac{1}{100}$  in  $\frac{1}{100}$  in  $\frac{1}{100}$  in  $\frac{1}{100}$  in  $\frac{1}{100}$  in  $\frac{1}{100}$  $\frac{1}{2}$  in 100 nm CMOS applications and beyond. Costant means with replace TiSi<sub>2</sub> in in 100 nm CMOS applications and beyond. Costant processes will replace TiSi<sub>2</sub> in the bottombory beyond 100 nm. the technology beyond 100 nm.  $\sigma$  materials that have  $\sigma$ wentional<br>About a sold Ti-silicide process has been widely use in 350-250 nm technology. However, the sheet

### $\begin{array}{c|c}\n\hline\n\hline\n\end{array}$  New Materials for Interconnection.

**New Materials for Interconnection**<br>To achieve high-speed operation, the RC time delay of the interconnection must be<br>the intervention of fortune its <sup>19</sup> the delay resulting from interconnect increases significantly as the size decreases. This<br>the delay resulting from interconnect increases significantly as the size decreases. This the delay resulting from interconnect increases againstancy as the diversities scales dow<br>causes the total delay time to increase as the dimension of the device size scales dow to 250 nm. Consequently, both high-conductivity metals, such as Cu, and low-dielectric-<br>to 250 nm. Consequently, both high-conductivity metals, such as Cu, and low-dielectricto 250 nm. Consequently, both ingli-contactivity metals, start as ex, doped oxide) mate-<br>constant (low-k) insulators, such as organic (polyimide) or inorganic (F-doped oxide) materials offer major performance gains. Cu exhibits superior performance because of its high beyond <sup>100</sup> nm. resistant to electromigration. The delay using the Cu and low-K inaterial shows a signal<br>Format decrease compared with that of the conventional Al and oxide. Hence, Cu with the achieve technology had the RC time decrease compared with that of the convention of the interconnection. Fig. 14 of Chapter 3 of Chapter 3 of Chapter 3 of Chapter shown the delayar is essential in multilevel interconnection for future deep-submicron technology. gate del del del del del del de<br>1990 - Carlos de Carlos de la contradicación de la contradicación de la contradicación de la contradicación<br>1990 - Carlos de La Carlos de la contradicación de la contradicación de la contrad decreases as the channel length decreases as the channel length decreases as the channel length decreases of  $\mathbb{R}^n$ . neanwinie<br>1990: This 100 times 1<br>L-h-coma ei  $n_{\rm H}$  with the physical thickness when high-k materials when high-k materials when high-k materials when high-k materials when  $\mu$ Fornitride,

 is propor- tionalthe numberof gates and the frequency at whichthey are switched (clock fre-

 $\overline{z}$ 

is the capacitance per device,

is the applied voltage, <sup>n</sup> is the numberof devices per chip, andfis the clack frequency.

packageIs limitedbythe

ofthe package material, unless auxiliaryliquid or gas cooling

1/2CV? nf, when <sup>C</sup>

this power dissipation in an TC

be expresse<sup>d</sup> as <sup>P</sup>

temperaturerise caused. by

thermal conductivity

**Power Limitations**<br>The power required merely to charge and discharge circuit nodes in an IC is propor-<br>tional to the number of gates and the frequency at which they are switched (clock fretional to the number of gates and the frequency at which they are switched (clock fretional to the number of gates and the requested as  $P = 1/2CV^2$  of, when C is the capacitance<br>quency). The power can be expressed as  $P = 1/2CV^2$  of, when C is the capacitance quency). The power can be expressed as  $\mathbf{r} = \mathbf{r} \mathbf{z} \mathbf{c} \mathbf{v} \mathbf{v}$  device because  $\mathbf{r} \mathbf{c} \mathbf{w}$  is the number of devices per chip, and  $\mathbf{f}$  is the conductivity of the superior performance of the con compared with 2,7 and the matter of active per earth, and IC pack<br>frequency. The temperature rise caused by this power dissipation in an IC pack equency. The temperature rise caused by this power<br>limited by the thermal conductivity of the package mater cooling is used. The maximum allowable temperature rise is limited by the bandgap of the semiconductor (~100°C for Si with a bandgap of 1.1 eV). For such a temperature per<br>ock<br>e is ge is about  $10$ 

W. As a result, we must limit either the maximum clock rate or the number of gates on a chip. As an example, in an IC containing 100 nm MOS devices with  $C = 5 \times 10^{-2}$  fF, running at a 20 GHz clock rate, the maximum number of gates we can have is about  $10^7$ if we assume a 10% duty cycle. This is a design constraint fixed by basic material parameters.

#### **SOI** Integration

Mentioned in Section 14.2.2 was the isolation of the SOI wafer. Recently SOI technology has received more attention. The advantages of the SOI integration become signifs and the minimum reactive tensor of the state of the state of the state of the minimum reactive tensor of the state o e iengui approacnes 100 mm.<br>olev well structure and isolat result in the must limit the must limit the maximum contract the maximum contract rate of the number of gates o<br>The number of gates on the number of the example, in an IClation at the bottom of the junction. Hence, the contact at a 20 GHz clock rate, the maximum numbers we can have the device point of view, the modern bulk silicon device and substrate to eliminate short-channel effects and punch-through. This high doping results in high capacitance when the junction is reversed bias. On the other hand, in SOI, the maximum capacitance between the junction and substrate is the capacitance of the buried insulator whose dielectric constant is three times smaller than that of silicon (3.9) has reduced more attention. The advanced more attention. The advanced more constant is different to the set of the social states of the social states of the SOT integration becomes the social states of the SOT integration minimum feature length approximation can achieve 25% faster speed or require 50% less power or nology.<sup>20</sup> SRAM, DRAM, CPU, and rf CMOS have all been successfully fabricated using junctions are directly and the South through the SOI technology. Therefore SOI is a key candidate for the solid solid through the SOI technology. Therefore SOI is a key candidate for the nology, considered in the following section. notogy, considered in the following social.

#### $\blacktriangleright$  EXAMPLE 5  $\mathbb{R}$ example short-channeleft short-channeleft and punch-through doping. This high doping  $\mathbb{R}$

Therefore

he For an equivalent oxide thickness of 1.5 nm, what will be the ph must be capacitance between and substrate insulator whose capacitance of the bure size.<sup>19</sup> three size.<sup>19</sup> three times smaller than the times smaller than that  $\epsilon / \epsilon_0 = 7$ , Ta<sub>2</sub>O<sub>5</sub> (25), or TiO<sub>2</sub> (30) are used?

**SOLUTION** For nitride,

Thus,

\n
$$
\left(\frac{\varepsilon_{ox}}{1.5}\right) = \left(\frac{\varepsilon_{\text{nitride}}}{d_{\text{nitride}}}\right),
$$
\nte-  
\n
$$
d_{\text{nitride}} = 1.5 \left(\frac{7}{3.9}\right) = 2.69 \text{ nm}.
$$

Using the same calculation, we obtain 9.62 nm for Ta<sub>2</sub>O<sub>5</sub> and 10.77 nm for TiO<sub>2</sub>.

14.5.2 System-On-A-Chip

componentdensity and improved fabrication technology have helped the

as <sup>a</sup> camera,radio, television, or persona<sup>l</sup> computer (PC), on <sup>a</sup> sin-

application in the PC's mother-board. Components

7), TayO, (25), or TiO, (80) are used?

of the system-on-a-chip (SOC), that is, an IC

system. The designers can

shows the SOC

system, such

at the right." There

chip

The increased component density and improved fabrication technology have helped the realization of the system-on-a-chip (SOC), that is, an IC chip that contain a complete electronic system. The designers can build all the circuitry needed for a complete electronic system, such as a camera, radio, television, or personal computer (PC), on a single chip. Figure 37 shows the SOC application in the PC's mother-board. Components (11 chips in this case) once found on boards are becoming virtual components on the chip at the right.<sup>21</sup> There are two obstacles in the realization of the SOC. The first is the huge comchip at the right.<sup>21</sup>

plexity of the design. Since the component board is presently designed by different companies and different design tools, it is difficult to integrate them into one chip. The other

#### 526 Chapter 14. Integrated Devices



Fig. 37 System-on-a-chip of a conventional personal computer mother-board.<sup>21</sup>

is the difficulty of fabrication. In general, the fabricating processes of the DRAM are significantly different from those of logic IC (e.g., CPU). Speed is the first priority for the logic, whereas leakage of the stored charge is the priority for memory. Therefore, multilevel interconnection using five to six levels of metals is essential for logic IC to improve the speed. However, DRAM needs only two to three levels. In addition, to increase the speed, a silicide process must be used to reduce the series resistance, and ultrathin gate oxide is needed to increase the drive current. These requirements are not critical for the memory.

To achieve the SOC goal, an embedded DRAM technology is introduced, i.e., to merge logic and DRAM into a single chip with compatible processes. Figure 38 shows the schematic cross section of the embedded DRAM, including the DRAM cells and the logic CMOS devices.<sup>22</sup> Some processing steps are modified as a compromise. The trench-type capaci-



Fig. 38 Schematic cross section of the embedded DRAM including DRAM cells and logic MOSFETs. There is no height difference in the trench capacitor cell because of the DRAM cell structure. M1 to M5 are metal interconnections, and V1 to V4 are via holes.<sup>22</sup>

tor, instead of the stacked type, is used so that there is no height difference in the DRAM cell structure. In addition, multiple gate oxide thicknesses exist on the same wafer to accommodate multiple supply voltages and/or combine memory and logic circuits on one chip.

#### **SUMMARY**

In this chapter we considered processing technologies for passive components, active devices, and IC. Three major IC technologies based on the bipolar transistor, the MOS-FET, and the MESFET were discussed in detail. It appears that the MOSFET will be the dominant technology at least until 2014 because of its superior performance compared with the bipolar transistor. For 100 nm CMOS technology, a good candidate is the combination of an SOI-substrate with interconnections using  $Cu$  and low- $k$  materials.

Because the rapid reduction in feature length, the technology will soon reach its practical limit as the channel length is reduced to about 20 nm. What will be the device beyond the CMOS is the question being asked by research scientists. Major candidates include many innovative devices based on quantum mechanical effects. This is because when the lateral dimension is reduced to below 100 nm, depending on the materials and the temperature of operation, electronic structures will exhibit nonclassical behaviors. The operation of such devices will be on the scale of single-electron transport. This approach has been demonstrated by the single-electron memory cell. The realization of such systems with trillions of components will be a major challenge beyond CMOS.<sup>23</sup>

#### **REFERENCES**

÷

- 1. For a detailed discussion on IC process integration, see C. Y. Liu and W. Y. Lee, "Process Integration," in C. Y. Chang and S. M. Sze, Eds., ULSI Technology, McGraw-Hill, New York, 1996.
- 2. T. Tachikawa, "Assembly and Packaging," in C. Y. Chang and S. M. Sze, Eds., ULSI Technology, McGraw-Hill, New York, 1996.
- 3. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, Cambridge Univ. Press, Cambridge, U.K., 1998, Ch. 2.
- 4. D. Rise, "Isoplanar-S Scales Down for New Heights in Performance," Electronics, 53, 137 (1979).
- 5. T. C. Chen, et. al., "A submicrometer High-Performance Bipolar Technology," IEEE Electron. Device Lett., 10(8), 364, (1989).
- 6. G. P. Li et. al., "An Advanced High-Performance Trench-Isolated Self-Aligned Bipolar Technology," IEEE Trans. Electron Devices, 34(10), 2246 (1987).
- 7. W. E. Beasle, J. C. C. Tsai, and R. D. Plummer, Eds., Quick Reference Manual for Semiconductor Engineering, Wiley, New York, 1985.
- 8. R. W. Hunt, "Memory Design and Technology," in M. J. Howes and D. V. Morgan, Eds., Large Scale Integration, Wiley, New York, 1981.
- 9. A. K. Sharma, Semiconductor Memories-Technology, Testing, and Reliability, IEEE, New York, 1997;
- 10. U. Hamann, "Chip Cards-The Application Revolution," IEEE Tech. Dig. Int. Electron Devices Meet., p. 15, 1997.
- 11. R. D. Rung, H. Momose, and Y. Nagakubo, "Deep Trench Isolation CMOS Devices," IEEE Tech, Dig. Int. Electron. Devices Meet., p. 237, 1982.
- 12. D. M. Bron, M. Ghezzo, and J. M. Primbley, "Trends in Advanced CMOS Process Technology," Proc. IEEE, p. 1646, (1986).
- 13. H. Higuchi, et al., "Performance and Structure of Scaled-Down Bipolar Devices Merge with CMOSFETs." IEEE Tech.Dig. Int. Electron. Devices Meet., 694, 1984.
- 14. M. A. Hollis and R. A. Murphy, "Homogeneous Field-Effect Transistors," in S. M. Sze, Ed., High-Speed Semiconductor Devices, Wiley, New York, 1990.

#### 528 Chapter 14. Integrated Devices

- 15. H. P. Singh, et al., "GaAs Low Power Integrated Circuits for a High Speed Digital Signal Processor" IEEE Trans. Electron Devices, 36, 240 (1989).
- 16. International Technology Roadmap for Semiconductor (ITRS), Semiconductor Ind. Assoc., San Jose. 1999
- 17. Y. Taur and E. J. Nowak, "CMOS Devices below 0.1 µm: How High Will Performance Go?" IEEF. Tech. Dig. Int. Electron Devices Meet., 215, 1997.
- 18. L. Peters, "Is the 0.18 µm Node Just a Roadside Attraction," Semicond. Int., 22, 46 (1999).
- 19. M. T. Bohr, "Interconnect Scaling-The Real Limiter to High Performance ULSI," IEEE Tech. Dio Int. Electron Devices Meet., p. 241, 1995.
- 20. E. Leobandung, et al., "Scalability of SOI Technology into 0.13 µm 1.2 V CMOS Generation," IEEE Int. Electron Devices Meet., p. 403, 1998.
- 21. B. Martin, "Electronic Design Automation," IEEE Spectr., 36, 61 (1999).
- 22. H. Ishiuchi, et al., "Embedded DRAM Technologies," IEEE Tech. Dig. Int. Electron Devices Meet., p. 33.1997
- 23. S. Luryi, J. Xu, and A. Zaslavsky, Eds, Future Trends in Microelectronics, Wiley, New York, 1999,

#### PROBLEMS (\* DENOTES DIFFICULT PROBLEMS) **State**

#### FOR SECTION 14.1 PASSIVE COMPONENTS

- 1. For a sheet resistance of 1 kQ/ $\Box$ , find the maximum resistance that can be fabricated on a  $2.5 \times 2.5$  mm chip using 2 µm lines with a 4 µm pitch (i.e., distance between the centers of the parallel lines).
- 2. Design a mask set for a 5 pF MOS capacitor. The oxide thickness is 30 nm. Assume that the minimum window size is  $2 \times 10$  µm and the maximum registration errors are 2 µm.
- 3. Draw a complete step-by-step set of masks for the spiral inductor with three turns on a substrate.
- 4. Design a 10 nH square spiral inductor in which the total length of the interconnect is 350  $\mu$ m; the spacing between turns is 2  $\mu$ m.

#### FOR SECTION 14.2 BIPOLAR TECHNOLOGY

- 5. Draw the circuit diagram and device cross section of a clamped transistor.
- 6. Identify the purpose of the following steps in self-aligned double-polysilicon bipolar structure: (a) undoped polysilicon in trench in Fig. 13a, (b) the poly 1 in Fig. 13b, and (c) the poly 2 in Fig. 13d.

#### FOR SECTION 14.3 MOSFET TECHNOLOGY

- \*7. In NMOS processing, the starting material is a p-type 10 Ω-cm <100>-oriented silicon wafer. The source and drain are formed by arsenic implantation of  $10^{16}$  ions/cm<sup>2</sup> at 30 keV through a gate oxide of 25 nm. (a) Estimate the threshold voltage change of the device. (b) Draw the doping profile along a coordinate perpendicular to the surface and passing through the channel region or the source region.
- 8. (a) Why is <100>-orientation preferred in NMOS fabrication? (b) What are the disadvantages if too thin a field oxide is used in NMOS devices? (c) What problems occur if a polysilicon gate is used for gate lengths less than 3 µm? Can another material be substituted for polysilicon? (d) How is a self-aligned gate obtained and what are its advantages? (e) What purpose does P-glass serve?
- \*9. For a floating-gate nonvolatile memory, the lower insulator has a dielectric constant of  $4$ and is 10 nm thick. The insulator above the floating gate has a dielectric constant of 10 and is 100 nm thick. If the current density *J* in the lower insulators is given by  $J = \sigma \mathcal{E}$ ,

where  $\sigma = 10^{-7}$  S/cm, and the current in the other insulator is negligibly small, find the threshold voltage shift of the device caused by a voltage of 10 V applied to the control gate for (a)  $0.25 \mu s$ , and (b) a sufficiently long time that *J* in the lower insulator becomes negligibly small.

- 10. Draw a complete step-by step set of masks for CMOS inverter shown in Fig. 23. Pay particular attention to the cross section shown in Fig. 23c for your scale.
- \*11. A 0.5 µm digital CMOS technology has 5 µm wide transistors. The minimum wire width is 1 um and the metallization layer consists of 1 um thick aluminum. Assume that  $\mu_n$  is 400 cm<sup>2</sup>/V-s,  $d$  is 10-nm,  $V_{DD}$  is 3.3 V, and the threshold voltage is 0.6 V. Finally, assume that the maximum voltage drop that can be tolerated is 0.1 V when a 1  $\mu$ m<sup>2</sup> cross section aluminum wire is carrying the maximum current that can be supplied by the NMOS transistor. How long a wire can be allowed? Use a simple square-law, long-channel model to predict the MOS current drive (resistivity of aluminum is  $2.7 \times 10^{-8}$   $\Omega$ -cm).
- 12. Plot the cross-sectional views of a twin-tub CMOS structure of the following stages of processing: (a) n-tub implant, (b) p-tub implant, (c) twin-tub drive-in, (d) nonselective  $p^*$ source/drain implant, (e) selective  $n^*$ -source/drain implant using photoresist as mask, and (f) P-glass deposition.
- 13. Why do we use a  $p^*$ -polysilicon gate for PMOS?
- 14. What is the boron penetration problem in  $p^*$ -polysilicon PMOS? How would you eliminate it?
- 15. To obtain a good interfacial property, a buffered layer is usually deposited between the high-k material and substrate. Calculate the effective oxide thickness if the stacked gate dielectric structure is (a) a buffered nitride of 0.5 nm and (b) a  $Ta_2O_5$  of 10 nm.
- 16. Describe the disadvantages of LOCOS technology and the advantages of shallow-trench isolation technology.

#### FOR SECTION 14.4 MESFET TECHNOLOGY

- 17. What is the purpose for the polyimide used in Fig. 34f?
- 18. What is the reason that it is difficult to make bipolar transistor and MOSFET in GaAs?

#### FOR SECTION 14.5 CHALLENGES FOR MICROELECTRONICS

- 19. (a) Calculate the RC time constant of a aluminum runner  $0.5 \mu$ m thick formed on a thermally grown  $SiO_2$  0.5  $\mu$ m thick. The length and width of the runner are 1 cm and 1  $\mu$ m, respectively. The resistivity of the runner is  $10^{-5}$  Q-cm. (b) What will be the RC time constant for a polysilicon runner ( $R_{\Pi}$ = 30  $\Omega/\square$ ) of identical dimension?
- 20. Why do we need multiple oxide thicknesses for a system-on-a-chip (SOC)?
- 21. Normally we need a buffered layer placed between a high- $k$  Ta<sub>2</sub>O<sub>5</sub> and the silicon substrate. Calculate the effective oxide thickness (EOT) when the stacked gate dielectric is Ta<sub>2</sub>O<sub>5</sub> ( $k = 25$ ) with a thickness of 75Å on a buffered nitride layer ( $k = 7$  and a thickness of 10 Å). Also calculate EOT for a buffered oxide layer ( $k = 3.9$ , and a thickness of 5 Å).

# Appendix A

# List of Symbols

of



 $(continued)$ 

531