То:	Mail Stop 8	REPORT ON THE
	Director of the U.S. Patent and Trademark Office	FILING OR DETERMINATION OF AN
	P.O. Box 1450	ACTION REGARDING A PATENT OR
	Alexandria, VA 22313–1450	TRADEMARK

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Southern District of California on the following: \_X\_ Patents or \_\_\_\_ Trademarks:

DOCKET NO.	DATE FILED	US District Court Southern District of California	
3:18-cv-01784-MMA-JLB	8/1/18	San Diego, CA	
PLAINTIFF		DEFENDANT	
Bell Northern Research, LLC		Huawei Technologies Co., Ltd. , et al.	
PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.	
<b>1.</b> 7,319,889	<b>6.</b> 8,792,432	11.	
<b>2.</b> 8,204,554	7.	12.	
<b>3.</b> 7,990,842	8.	13.	
<b>4.</b> 8,416,862	9.	14.	
<b>5.</b> 6.941.156	10.	15.	

In the above–entitled case, the following patents(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY	
	Amendment Answer Cross	Bill Other Pleading
PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.
1.	6.	11.
2.	7.	12.
3.	8.	13.
4.	9.	14.
5.	10.	15.

In the above-entitled case, the following decision has been rendered or judgment issued:

DECISION/JUDGMENT			
CLERK	(BY) DEPUTY CLERK	DATE	
John Morrill			

То:	Mail Stop 8	REPORT ON THE
	Director of the U.S. Patent and Trademark Office	FILING OR DETERMINATION OF AN
	P.O. Box 1450	ACTION REGARDING A PATENT OR
	Alexandria, VA 22313–1450	TRADEMARK

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Southern District of California on the following: \_X\_ Patents or \_\_\_\_ Trademarks:

DOCKET NO.	DATE FILED	US District Court Southern District of California
3:18-cv-01785-WQH-BLM	8/1/18	San Diego, CA
PLAINTIFF		DEFENDANT
Bell Northern Research, LLC		Kvocera Corporation, et al.
PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.
<b>1.</b> 7.319.889	<b>6.</b> 8.792.432	11.
2. 8,204,554	7.	12.
<b>3.</b> 7,990,842	8.	13.
<b>4.</b> 8,416,862	9.	14.
5, 6,941,156	10.	15.

In the above–entitled case, the following patents(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY	
	AmendmentAnswerCross	BillOther Pleading
PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.
1.	6.	11.
2.	7.	12.
3.	8.	13.
4.	9.	14.
5.	10.	15.

In the above–entitled case, the following decision has been rendered or judgment issued:

DECISION/JUDGMENT			
CLERK	(BY) DEPUTY CLERK	DATE	
John Morrill			

To:	Mail Stop 8	REPORT ON THE
	Director of the U.S. Patent and Trademark Office	FILING OR DETERMINATION OF AN
	P.O. Box 1450	ACTION REGARDING A PATENT OR
	Alexandria, VA 22313–1450	TRADEMARK

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Southern District of California on the following: \_X\_ Patents or \_\_\_\_ Trademarks:

DOCKET NO.	DATE FILED	US District Court Southern District of California
3:18-cv-01786-MMA-WVG	8/1/18	San Diego, CA
PLAINTIFF		DEFENDANT
Bell Northern Research, LLC		ZTE Corporation , et al.
PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.
1. 7.319.889	<b>6.</b> 8.792.432	11.
<b>2.</b> 8,204,554	7.	12.
<b>3.</b> 7,990,842	8.	13.
<b>4.</b> 8,416,862	9.	14.
5, 6,941,156	10.	15.

In the above–entitled case, the following patents(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY	
	AmendmentAnswerCross	BillOther Pleading
PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.
1.	6.	11.
2.	7.	12.
3.	8.	13.
4.	9.	14.
5.	10.	15.

In the above–entitled case, the following decision has been rendered or judgment issued:

DECISION/JUDGMENT		
CLERK	(BY) DEPUTY CLERK	DATE
John Morrill		



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

 APPLICATION NO.
 ISSUE DATE
 PATENT NO.
 ATTORNEY DOCKET NO.
 CONFIRMATION NO.

 11/237,341
 04/09/2013
 8416862
 BP4880
 6712

51472

7590

03/20/2013

GARLICK & MARKISON P.O. BOX 160727 AUSTIN, TX 78716-0727

# **ISSUE NOTIFICATION**

The projected patent number and issue date are specified above.

# Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment is 2247 day(s). Any patent to issue from the above-identified application will include an indication of the adjustment on the front page.

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Application Assistance Unit (AAU) of the Office of Data Management (ODM) at (571)-272-4200.

APPLICANT(s) (Please see PAIR WEB site http://pair.uspto.gov for additional applicants):

Carlos Aldana, San Francisco, CA; Joonsuk Kim, San Jose, CA;

The United States represents the largest, most dynamic marketplace in the world and is an unparalleled location for business investment, innovation, and commercialization of new technologies. The USA offers tremendous resources and advantages for those who invest and manufacture goods here. Through SelectUSA, our nation works to encourage and facilitate business investment. To learn more about why the USA is the best country in the world to develop technology, manufacture products, and grow your business, visit <u>SelectUSA.gov</u>.

IR103 (Rev. 10/09)

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/237,341	09/28/2005	Carlos Aldana	BP4880	6712
51472 GARLICK & N	7590 03/01/201 // ARKISON	3	EXAM	IINER
P.O. BOX 1607	127		NEFF, MI	CHAEL R
AUSTIN, TX 7	8/10-0/2/		ART UNIT	PAPER NUMBER
			2631	
			NOTIFICATION DATE	DELIVERY MODE
			03/01/2013	ELECTRONIC

# Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

MMURDOCK@TEXASPATENTS.COM ghmptocor@texaspatents.com smcwhinnie@texaspatents.com

		Application No.	Applicant(s)					
Respo	onse to Rule 312 Communication	11/237,341	ALDANA ET AL.					
		Examiner	Art Unit					
		MICHAEL NEFF	2631					
	The MAILING DATE of this communication ap	ppears on the cover sheet with the	correspondence address –					
1. 🛛 The	amendment filed on <u>07 February 2013</u> under 37 CFF	R 1.312 has been considered, and ha	as been:					
a) 🛚	entered.							
b) 🔲	entered as directed to matters of form not affecting	the scope of the invention.						
c) 🔲	disapproved because the amendment was filed after	er the payment of the issue fee.						
	Any amendment filed after the date the issue fee is paid must be accompanied by a petition under 37 CFR 1.313(c)(1)							
	and the required fee to withdraw the application	from issue.						
d) 🗌	disapproved. See explanation below.							
e) 🔲	entered in part. See explanation below.							
/Shuwan	g Liu/	/MICHAEL R. NEFF/						
	ory Patent Examiner, Art Unit 2631	Examiner, Art Unit 2631						

U.S. Patent and Trademark Office PTOL-271 (Rev. 04-01)

OK TO ENTER: /M.N./

02/25/2013

Serial No.: 11/237,341

Examiner: Michael R. Neff

**IN THE SPECIFICATION** 

Please amend the Cross References to Related Applications paragraph as follows:

This application is a continuation-in-part of U.S. Utility Application No. 11/168,793,

filed June 28, 2005 which claims priority to U.S. Provisional Patent Application Serial No.

60/673,451, filed April 21, 2005, and this application also claims priority to U.S. Provisional

Patent Application Serial No. 60/698,686, filed July 13, 2005, all of which are incorporated

herein by reference for all purposes.

Page 2

# PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail Mail Stop ISSUE FEE

Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450 or Fax (571)-273-2885

maintenance fee notifica	itions.							correspondence address as
	ENCE ADDRESS (Note: Use Bl		of address)	Fee pap	(s) Transmittal. Thi ers. Each additiona	s certif I paper	icate cannot be used f	or domestic mailings of the for any other accompanying nt or formal drawing, must
GARLICK & I P.O. BOX 1607 AUSTIN, TX 78	27	V2012		I he	Cert reby certify that thi	tificate	of Mailing or Trans	mission g deposited with the United st class mail in an envelope above, or being facsimile tte indicated below.
								(Depositor's name)
								(Signature)
								(Date)
APPLICATION NO.	FILING DATE			FIRST NAMED INVENTOR		ATTO	RNEY DOCKET NO.	CONFIRMATION NO.
11/237,341	09/28/2005			Carlos Aldana			BP4880	6712
TITLE OF INVENTION	: Efficient feedback of c	hannel informat	ion in a c	losed loop beamforming w	ireless communicat	ion sys	tem	
APPLN. TYPE	SMALL ENTITY	ISSUE FEE	DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE	E FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1770	)	\$300	\$0 •		\$2070	03/28/2013
EXAM	IINER	ART UN	IT	CLASS-SUBCLASS	J			
NEFF, MI	CHAEL R	2631		375-299000				
CFR 1.363).  Change of corresp Address form PTO/Sl	ence address or indicatio condence address (or Cha B/122) attached. li2ation (or "Fee Address i)2ation more recent) attach	nge of Correspo	ondence	2. For printing on the p (1) the names of up to or agents OR, alternati (2) the name of a singly registered attorney or 2 registered patent atto- listed, no name will be	o 3 registered paten vely, e firm (having as a agent) and the name rneys or agents. If	membes of u	er a 2 Holly L	& Markison . Rudnick
3. ASSIGNEE NAME A	ND RESIDENCE DATA	A TO BE PRIN	TED ON	THE PATENT (print or ty	pe)			
				4 ,		ee is id	lentified below, the d	ocument has been filed for
(A) NAME OF ASSI				(B) RESIDENCE: (CITY				
Broadcom (	Corporation			Irvine, CA				
Please check the appropr	riate assignee category or	categories (wil	l not be pi	rinted on the patent):	Individual 🔽 Co	rporati	on or other private gro	oup entity 🗖 Government
4a. The following fee(s)  Issue Fee  Publication Fee (N  Advance Order - #	No small entity discount p	permitted)	41	b. Payment of Fee(s): (Plea A check is enclosed. Payment by credit can The Director is hereby overpayment, to Depo	d. Form PTO-2038	-is-attac	shed.	shown above) ficiency, or credit any n extra copy of this form).
	itus (from status indicate as SMALL ENTITY state		1.27.	☐ b. Applicant is no lon	ger claiming SMAI	L ENT	FITY status. See 37 Cl	FR 1.27(g)(2).
NOTE: The Issue Fee an		uired) will not b	e accepte	d from anyone other than t				ne assignee or other party in
Authorized Signature	/Holly L. Ruc	lnick/			Date _02/28	8/201	13	
Typed or printed nam	e Holly L. Ruc	lnick			Registration N	o4	43,065	
This collection of informan application. Confiden	nation is required by 37 C	FR 1.311. The U.S.C. 122 and	information 137 CFR	on is required to obtain or a	retain a benefit by the	ne publ	ic which is to file (and to complete, including	by the USPTO to process) g gathering, preparing, and

submitting the completed application form to the USF10. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PTOL-85 (Rev. 02/11) Approved for use through 08/31/2013.

OMB 0651-0033

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE

PTO/SB/47 (03-09)

Approved for use through 09/31/2012. OMB 0651-0016
U.S. Patent and Trademark Office; U. S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# "FEE ADDRESS" INDICATION FORM

Address to: Mail Stop M Correspondence Commissioner for Patents - OR - P.O. Box 1450 Alexandria, VA 22313-1450	Fax to: 571-273-6500
INSTRUCTIONS: The issue fee must have been paid to only an address represented by a Customer Number cafee purposes (hereafter, fee address). A fee address significant maintenance fees should be mailed to a different addrest When to check the first box below: If you have a Custon check the second box below: If you have no Custon in which case a completed Request for Customer Numbers information on Customer Numbers, see the Manufacture.	an be established as the fee address for maintenance hould be established when correspondence related to ss than the correspondence address for the application. Stomer Number to represent the fee address. When omer Number representing the desired fee address, ber (PTO/SB/125) must be attached to this form. For
For the following listed application(s), please recognize at 1.363 the address associated with:	s the "Fee Address" under the provisions of 37 CFR
X Customer Number: 51472	
OR  The attached Request for Customer Number (PTO)	/SB/125) form.
PATENT NUMBER (if known)	APPLICATION NUMBER
	11/237,341
Completed by (check one):	
Applicant/Inventor	/Holly L. Rudnick/
p	Signature
X Attorney or Agent of record 43,065	Holly L. Rudnick Typed or printed name
(Reg. No.)	(2) 1) 050 5052
Assignee of record of the entire interest. See 37 CFR Statement under 37 CFR 3.73(b) is enclosed. (Form PTO/SB/96)	3.71. (214) 836-3372 Requester's telephone number
Assignee recorded at Reel Frame	February 28, 2013
	Date
NOTE: Signatures of all the inventors or assignees of record of the entire interest signature is required, see below*.	or their representative(s) are required. Submit multiple forms if more that one
X * Total offorms are submitted.	

This collection of information is required by 37 CFR 1.363. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 5 m inutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alex andria, VA 22313-1450. DO NOT SEND COMPLETE D FORMS TO THIS A DDRESS. SEND TO: Mail Stop M Correspondence, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

# Certification Under 37 C.F.R. 1.8

Date of Mailing or Transmission: February 28, 2013. I hereby certify that I have caused the document indicated herein on the date indicated above to be transmitted via the Office electronic filing system in accordance with 37 C.F.R. Sec. 1.6(a)(4).

BY: /Vicki L. Andrews/ Name: Vicki L. Andrews/
signature typed name

# PATENT APPLICATION IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

First Named Inventor: Carlos Aldana Examiner: Michael R. Neff

Confirmation No. 6712

Title: Efficient feedback of channel information in a closed loop beamforming wireless

communication system

# COMMENT ON STATEMENT OF REASONS FOR ALLOWANCE

Date: February 28, 2013

Mail Stop Issue Fee Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

Applicant recognizes that in accordance with M.P.E.P. § 1302.14, the Examiner's reasons for allowance need not set forth all of the details as to why the claims are allowed. Applicant does not concede that the Examiner's stated reasons for allowance are the only grounds for patentability of the allowed claims or that any element excluded from the Examiner's Reasons for Allowance is taught or suggested by the art of record. Further, Applicant does not concede that all of the elements identified by the Examiner are necessary to distinguish the prior art of record or to satisfy the requirements of 35 U.S.C. § 112. In addition, the Examiner does not assert, and Applicant would not concede, that the Examiner's reasons have any bearing on the patentability of claims in any other applications directed to the disclosed subject matter.

Each dependent claim stands on its own and is allowable on its own merits. In particular, each dependent claim may be allowable on the basis of a combination of some of the features recited in the dependent claim and its base claim(s), which combination of features may not include all of the elements identified in the Examiner's reasons for allowance.

No additional fees are believed to be due. In the event that additional fees are due or a credit for an overpayment is due, the Commissioner is hereby authorized to charge any additional fees or credit any overpayment to Garlick & Markison Deposit Account No. 50-2126.

# RESPECTFULLY SUBMITTED,

By: /Holly L. Rudnick/ Reg. No. 43,065 Holly L. Rudnick Garlick & Markison P. O. Box 160727 Austin, TX 78716-0727 Phone: (214) 856-5372

Fax: (888) 332-2640 email: hrudnick@texaspatents.com

Electronic Patent Application Fee Transmittal						
Application Number:	11:	11237341				
Filing Date:	28-	-Sep-2005				
Title of Invention:	Efficient feedback of channel information in a closed loop beamforming wireless communication system					
First Named Inventor/Applicant Name:	Carlos Aldana					
Filer:	Holly L. Rudnick/Vicki Andrews					
Attorney Docket Number:	Attorney Docket Number: BP4880					
Filed as Large Entity						
Utility under 35 USC 111(a) Filing Fees						
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)	
Basic Filing:						
Pages:						
Claims:						
Miscellaneous-Filing:						
Petition:						
Patent-Appeals-and-Interference:						
Post-Allowance-and-Post-Issuance:						
Utility Appl Issue Fee		1501	1	1770	1770	
Publ. Fee- early, voluntary, or normal		1504	1	300	300	

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Extension-of-Time:				
Miscellaneous:				
	Total in USD (\$) 2070			

Electronic Acknowledgement Receipt					
EFS ID:	15075456				
Application Number:	11237341				
International Application Number:					
Confirmation Number:	6712				
Title of Invention:	Efficient feedback of channel information in a closed loop beamforming wireless communication system				
First Named Inventor/Applicant Name:	Carlos Aldana				
Customer Number:	51472				
Filer:	Holly L. Rudnick/Vicki Andrews				
Filer Authorized By:	Holly L. Rudnick				
Attorney Docket Number:	BP4880				
Receipt Date:	28-FEB-2013				
Filing Date:	28-SEP-2005				
Time Stamp:	11:38:03				
Application Type:	Utility under 35 USC 111(a)				

# **Payment information:**

Submitted with Payment	yes
Payment Type	Credit Card
Payment was successfully received in RAM	\$2070
RAM confirmation Number	13391
Deposit Account	502126
Authorized User	ANDREWS, VICKI

The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:

Charge any Additional Fees required under 37 C.F.R. Section 1.20 (Post Issuance fees)

Charge any Additional Fees required under 37 C.F.R. Section 1.21 (Miscellaneous fees and charges)

<b>File Listing</b>	:				
Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	Issue Fee Payment (PTO-85B)	BP4880-IssueFeeTransmittal.	98311	no	1
·	issue ree rayment (r 10-05b)	pdf	d8ca02910caa264b0649593a0e1a95cb8f8 5aa5f	110	
Warnings:					
Information:					
2	Miscellaneous Incoming Letter	BP4880-Fee-Address-Form.pdf	1612868	no	1
	Miscellaneous moonling Letter	bi 4000 i ee Address i omi.pai	1430eb624d6618253af655c926936b49882 59515	110	
Warnings:					
Information:					
3	Post Allowance Communication -	BP4880-Comment.pdf	11023	no	2
	Incoming		d28a0702b40e2c3098a1c0c05f77da69293 e2af4		_
Warnings:					
Information:					
4	Fee Worksheet (SB06)	fee-info.pdf	31528	no	2
	. ce transmeet (3500)	ice ino.pai	6c4844e4c3f5c5fd4fc1e87ee0bc04c30d79 5fee		
Warnings:					
Information:					
		Total Files Size (in bytes)	17	53730	

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

# New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

### National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

# New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

Certification Under 37 C.F.R. 1.8

Date of Mailing or Transmission: February 7, 2013, I hereby certify that I have caused the document indicated herein on the date indicated above to be transmitted via the Office electronic filing system in accordance with 37 C.F.R. Sec. 1.6(a)(4).

Name: Vicki L. Andrews BY: /Vicki L. Andrews / signature typed name

# PATENT APPLICATION IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Carlos Aldana Docket: BP4880 11/237,341 **Art Unit:** 2631 Serial No.:

Filed: 09/28/2005 **Examiner:** Michael R. Neff

Title: Efficient Feedback of Channel Information in a Closed Loop Beamforming

Wireless Communication System

# **AMENDMENT UNDER § 312**

February 7, 2013

M/S Issue Fee Commissioner for Patents P. O. Box 1450 Alexandria, VA 22313-1450

# 1.312 AMENDMENT

This amendment is being filed to amend the priority paragraph. No new matter is being added herein.

Serial No.: 11/237,341 Examiner: Michael R. Neff

**IN THE SPECIFICATION** 

Please amend the Cross References to Related Applications paragraph as follows:

This application is a continuation-in-part of U.S. Utility Application No. 11/168,793,

filed June 28, 2005 which claims priority to U.S. Provisional Patent Application Serial No.

60/673,451, filed April 21, 2005, and this application also claims priority to U.S. Provisional

Patent Application Serial No. 60/698,686, filed July 13, 2005, all of which are incorporated

herein by reference for all purposes.

Page 2

Serial No.: 11/237,341 Examiner: Michael R. Neff

**REMARKS** 

The amendment to the section entitled "Cross Reference to Related Applications" is

made to clarify and more clearly identify the priority claims. No new matter has been added.

The priority claim as amended does not make any priority claim that was not previously made in

Applicants provide herewith a Supplemental Application Data Sheet.

Applicants respectfully request an updated Filing Receipt.

No additional fees are believed to be due. In the event that additional fees are due or a

credit for an overpayment is due, the Commissioner is hereby authorized to charge any

additional fees or credit any overpayment to Garlick & Markison Deposit Account No. 50-2126.

The Examiner is invited to contact the undersigned by telephone or email if the Examiner

believes that such a communication would advance the prosecution of the present invention.

RESPECTFULLY SUBMITTED,

By: /Holly L. Rudnick/ Reg. No. 43,065

Holly L. Rudnick Garlick & Markison

P.O. Box 160727

Austin, TX 78716-0727

Phone: (214) 856-5372

Fax: (888) 332-2640

email: hrudnick@texaspatents.com

Page 3

U.S. Application Number: 11/237,341

# SUPPLEMENTAL APPLICATION DATA SHEET

Kindly amend the domestic benefit claim, as follows:

This application is a continuation-in-part of U.S. Utility Application No. 11/168,793, filed June 28, 2005 which claims priority to U.S. Provisional Patent Application Serial No. 60/673,451, filed April 21, 2005, and this application also claims priority to U.S. Provisional Patent Application Serial No. 60/698,686, filed July 13, 2005, all of which are incorporated herein by reference for all purposes.

# RESPECTFULLY SUBMITTED,

By: /Holly L. Rudnick/ Reg. No. 43,065 Holly L. Rudnick Garlick & Markison P. O. Box 160727 Austin, TX 78716-0727

Phone: (214) 856-5372 Fax: (888) 332-2640

email: hrudnick@texaspatents.com

Electronic Acknowledgement Receipt					
EFS ID:	14904853				
Application Number:	11237341				
International Application Number:					
Confirmation Number:	6712				
Title of Invention:	Efficient feedback of channel information in a closed loop beamforming wireless communication system				
First Named Inventor/Applicant Name:	Carlos Aldana				
Customer Number:	51472				
Filer:	Jessica Smith/VICKI ANDREWS				
Filer Authorized By:	Jessica Smith				
Attorney Docket Number:	BP4880				
Receipt Date:	07-FEB-2013				
Filing Date:	28-SEP-2005				
Time Stamp:	16:06:19				
Application Type:	Utility under 35 USC 111(a)				

# Payment information:

Submitted with Payment	no
------------------------	----

# File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1		BP4880-312-Amendment-bz.	19206	ves	4
'		pdf	6f8d1f515916217e9df591d9caa2f38258d5 7c5e	,	7

Multipart Description/PDF files i	Multipart Description/PDF files in .zip description				
Document Description	Start	End			
Amendment after Notice of Allowance (Rule 312)	1	1			
Specification	2	2			
Applicant Arguments/Remarks Made in an Amendment	3	4			
Warnings:					
Information:					
Total Files Size (in byte	es): 19	206			

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

# New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

## National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

# New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

12/28/2012

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450

www.uspto.gov

# NOTICE OF ALLOWANCE AND FEE(S) DUE

**GARLICK & MARKISON** P.O. BOX 160727 AUSTIN, TX 78716-0727

EXAMINER NEFF, MICHAEL R ART UNIT PAPER NUMBER 2631

DATE MAILED: 12/28/2012

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/237 341	09/28/2005	Carlos Aldana	RP4880	6712

TITLE OF INVENTION: Efficient feedback of channel information in a closed loop beamforming wireless communication system

APPLN. TYPE	SMALL ENTITY	ISSUE FEE DUE	PUBLICATION FEE DUE	PREV. PAID ISSUE FEE	TOTAL FEE(S) DUE	DATE DUE
nonprovisional	NO	\$1770	\$300	\$0	\$2070	03/28/2013

THE APPLICATION IDENTIFIED ABOVE HAS BEEN EXAMINED AND IS ALLOWED FOR ISSUANCE AS A PATENT. PROSECUTION ON THE MERITS IS CLOSED. THIS NOTICE OF ALLOWANCE IS NOT A GRANT OF PATENT RIGHTS. THIS APPLICATION IS SUBJECT TO WITHDRAWAL FROM ISSUE AT THE INITIATIVE OF THE OFFICE OR UPON PETITION BY THE APPLICANT. SEE 37 CFR 1.313 AND MPEP 1308.

THE ISSUE FEE AND PUBLICATION FEE (IF REQUIRED) MUST BE PAID WITHIN THREE MONTHS FROM THE MAILING DATE OF THIS NOTICE OR THIS APPLICATION SHALL BE REGARDED AS ABANDONED. STATUTORY PERIOD CANNOT BE EXTENDED. SEE 35 U.S.C. 151. THE ISSUE FEE DUE INDICATED ABOVE DOES NOT REFLECT A CREDIT FOR ANY PREVIOUSLY PAID ISSUE FEE IN THIS APPLICATION. IF AN ISSUE FEE HAS PREVIOUSLY BEEN PAID IN THIS APPLICATION (AS SHOWN ABOVE), THE RETURN OF PART B OF THIS FORM WILL BE CONSIDERED A REQUEST TO REAPPLY THE PREVIOUSLY PAID ISSUE FEE TOWARD THE ISSUE FEE NOW

# HOW TO REPLY TO THIS NOTICE:

I. Review the SMALL ENTITY status shown above.

If the SMALL ENTITY is shown as YES, verify your current SMALL ENTITY status:

A. If the status is the same, pay the TOTAL FEE(S) DUE shown

B. If the status above is to be removed, check box 5b on Part B -Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and twice the amount of the ISSUE FEE shown above, or

If the SMALL ENTITY is shown as NO:

A. Pay TOTAL FEE(S) DUE shown above, or

B. If applicant claimed SMALL ENTITY status before, or is now claiming SMALL ENTITY status, check box 5a on Part B - Fee(s) Transmittal and pay the PUBLICATION FEE (if required) and 1/2 the ISSUE FEE shown above.

II. PART B - FEE(S) TRANSMITTAL, or its equivalent, must be completed and returned to the United States Patent and Trademark Office (USPTO) with your ISSUE FEE and PUBLICATION FEE (if required). If you are charging the fee(s) to your deposit account, section "4b" of Part B - Fee(s) Transmittal should be completed and an extra copy of the form should be submitted. If an equivalent of Part B is filed, a request to reapply a previously paid issue fee must be clearly made, and delays in processing may occur due to the difficulty in recognizing the paper as an equivalent of Part B.

III. All communications regarding this application must give the application number. Please direct all communications prior to issuance to Mail Stop ISSUE FEE unless advised to the contrary.

IMPORTANT REMINDER: Utility patents issuing on applications filed on or after Dec. 12, 1980 may require payment of maintenance fees. It is patentee's responsibility to ensure timely payment of maintenance fees when due.

Page 1 of 3

PTOL-85 (Rev. 02/11)

# PART B - FEE(S) TRANSMITTAL

Complete and send this form, together with applicable fee(s), to: Mail Mail Stop ISSUE FEE

Commissioner for Patents P.O. Box 1450 Alexandria, Virginia 22313-1450

(571)-273-2885 or <u>Fax</u>

INSTRUCTIONS: This form should be used for transmitting the ISSUE FEE and PUBLICATION FEE (if required). Blocks 1 through 5 should be completed where appropriate. All further correspondence including the Patent, advance orders and notification of maintenance fees will be mailed to the current correspondence address as indicated unless corrected below or directed otherwise in Block 1, by (a) specifying a new correspondence address; and/or (b) indicating a separate "FEE ADDRESS" for

maintenance fee notifications Note: A certificate of mailing can only be used for domestic mailings of the Fee(s) Transmittal. This certificate cannot be used for any other accompanying papers. Each additional paper, such as an assignment or formal drawing, must have its own certificate of mailing or transmission. CURRENT CORRESPONDENCE ADDRESS (Note: Use Block 1 for any change of address) 12/28/2012 **GARLICK & MARKISON** Certificate of Mailing or Transmission I hereby certify that this Fee(s) Transmittal is being deposited with the United States Postal Service with sufficient postage for first class mail in an envelope addressed to the Mail Stop ISSUE FEE address above, or being facsimile transmitted to the USPTO (571) 273-2885, on the date indicated below. P.O. BOX 160727 AUSTIN, TX 78716-0727 (Signatur APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 09/28/2005 11/237.341 Carlos Aldana BP4880 TITLE OF INVENTION: Efficient feedback of channel information in a closed loop beamforming wireless communication system APPLN. TYPE SMALL ENTITY ISSUE FEE DUE PUBLICATION FEE DUE PREV. PAID ISSUE FEE TOTAL FEE(S) DUE DATE DUE \$2070 03/28/2013 nonprovisional CLASS-SUBCLASS EXAMINER ART UNIT NEFF, MICHAEL R 375-299000 1. Change of correspondence address or indication of "Fee Address" (37 CFR 1.363). 2. For printing on the patent front page, list (1) the names of up to 3 registered patent attorneys or agents OR, alternatively, ☐ Change of correspondence address (or Change of Correspondence Address form PTO/SB/122) attached. (2) the name of a single firm (having as a member a registered attorney or agent) and the names of up to 2 registered patent attorneys or agents. If no name is listed, no name will be printed. Tree Address" indication (or "Fee Address" Indication form PTO/SB/47; Rev 03-02 or more recent) attached. Use of a Customer Number is required. 3. ASSIGNEE NAME AND RESIDENCE DATA TO BE PRINTED ON THE PATENT (print or type) PLEASE NOTE: Unless an assignee is identified below, no assignee data will appear on the patent. If an assignee is identified below, the document has been filed for recordation as set forth in 37 CFR 3.11. Completion of this form is NOT a substitute for filing an assignment. (A) NAME OF ASSIGNEE (B) RESIDENCE: (CITY and STATE OR COUNTRY) Please check the appropriate assignee category or categories (will not be printed on the patent): 🔲 Individual 📮 Corporation or other private group entity 📮 Government 4a. The following fee(s) are submitted: 4b. Payment of Fee(s): (Please first reapply any previously paid issue fee shown above) ☐ Issue Fee A check is enclosed. Publication Fee (No small entity discount permitted) Payment by credit card. Form PTO-2038 is attached. The Director is hereby authorized to charge the required fee(s), any deficiency, or credit any overpayment, to Deposit Account Number \_\_\_\_\_\_ (enclose an extra copy of this fo ■ Advance Order - # of Copies (enclose an extra copy of this form). 5. Change in Entity Status (from status indicated above) a. Applicant claims SMALL ENTITY status. See 37 CFR 1.27 b. Applicant is no longer claiming SMALL ENTITY status. See 37 CFR 1.27(g)(2). NOTE: The Issue Fee and Publication Fee (if required) will not be accepted from anyone other than the applicant; a registered attorney or agent; or the assignee or other party in interest as shown by the records of the United States Patent and Trademark Office. Authorized Signature Date Typed or printed name Registration No.

This collection of information is required by 37 CFR 1.311. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, Virginia 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PTOL-85 (Rev. 02/11) Approved for use through 08/31/2013.

U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE OMB 0651-0033



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS

P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 11/237.341 09/28/2005 Carlos Aldana BP4880 6712 EXAMINER 12/28/2012 **GARLICK & MARKISON** NEFF, MICHAEL R P.O. BOX 160727 AUSTIN, TX 78716-0727 ART UNIT PAPER NUMBER

DATE MAILED: 12/28/2012

# Determination of Patent Term Adjustment under 35 U.S.C. 154 (b)

(application filed on or after May 29, 2000)

The Patent Term Adjustment to date is 1948 day(s). If the issue fee is paid on the date that is three months after the mailing date of this notice and the patent issues on the Tuesday before the date that is 28 weeks (six and a half months) after the mailing date of this notice, the Patent Term Adjustment will be 1948 day(s).

If a Continued Prosecution Application (CPA) was filed in the above-identified application, the filing date that determines Patent Term Adjustment is the filing date of the most recent CPA.

Applicant will be able to obtain more detailed information by accessing the Patent Application Information Retrieval (PAIR) WEB site (http://pair.uspto.gov).

Any questions regarding the Patent Term Extension or Adjustment determination should be directed to the Office of Patent Legal Administration at (571)-272-7702. Questions relating to issue and publication fee payments should be directed to the Customer Service Center of the Office of Patent Publication at 1-(888)-786-0101 or (571)-272-4200.

# **Privacy Act Statement**

The Privacy Act of 1974 (P.L. 93-579) requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom
  of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of
  records may be disclosed to the Department of Justice to determine whether disclosure of these
  records is required by the Freedom of Information Act.
- A record from this system of records may be disclosed, as a routine use, in the course of presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to opposing counsel in the course of settlement negotiations.
- 3. A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- 5. A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

	Application No.	Applicant(s)			
	11/237,341	ALDANA ET AL.			
Notice of Allowability	Examiner	Art Unit			
	MICHAEL NEFF	2631			
The MAILING DATE of this communication appear All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RI	(OR REMAINS) CLOSED in this app or other appropriate communication GHTS. This application is subject to	olication. If not included will be mailed in due course. THIS			
1. $\boxtimes$ This communication is responsive to <u>Patent Board decision</u>	filed 12/14/2012.				
2.  An election was made by the applicant in response to a rest requirement and election have been incorporated into this action.		ne interview on; the restriction			
<ol> <li>The allowed claim(s) is/are <u>1-20</u>. As a result of the allowed of Highway program at a participating intellectual property office <a href="http://www.uspto.gov/patents/init_events/pph/index.jsp">http://www.uspto.gov/patents/init_events/pph/index.jsp</a> or set</li> </ol>	ce for the corresponding application.	For more information, please see			
<ul> <li>4. ☐ Acknowledgment is made of a claim for foreign priority under</li> <li>a) ☐ All</li> <li>b) ☐ Some*</li> <li>c) ☐ None</li> <li>of the:</li> </ul>	er 35 U.S.C. § 119(a)-(d) or (f).				
<ol> <li>Certified copies of the priority documents have</li> </ol>	been received.				
2.   Certified copies of the priority documents have	been received in Application No	·			
<ol><li>Copies of the certified copies of the priority do</li></ol>	3.   Copies of the certified copies of the priority documents have been received in this national stage application from the				
International Bureau (PCT Rule 17.2(a)).					
* Certified copies not received:					
Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONN THIS THREE-MONTH PERIOD IS NOT EXTENDABLE.		complying with the requirements			
5. CORRECTED DRAWINGS ( as "replacement sheets") mus-	t be submitted.				
including changes required by the attached Examiner's Paper No./Mail Date	s Amendment / Comment or in the O	ffice action of			
Identifying indicia such as the application number (see 37 CFR 1 each sheet. Replacement sheet(s) should be labeled as such in the					
6.   DEPOSIT OF and/or INFORMATION about the deposit of B attached Examiner's comment regarding REQUIREMENT FO					
Attachment(s)	5. ⊠ Examiner's Amendn	cont/Commont			
<ol> <li>Notice of References Cited (PTO-892)</li> <li>Information Disclosure Statements (PTO/SB/08),</li> </ol>	_	nt of Reasons for Allowance			
Paper No./Mail Date		The of Fleasons for Allowance			
Examiner's Comment Regarding Requirement for Deposit of Biological Material	7.				
4. ☑ Interview Summary (PTO-413), Paper No./Mail Date 12/17/2012.					
/MICHAEL R. NEFF/ Examiner, Art Unit 2631					

U.S. Patent and Trademark Office PTOL-37 (Rev. 09-12)

Notice of Allowability

Part of Paper No./Mail Date 20121217

	Application No.	Applicant(s)	
Examiner-Initiated Interview Summary	11/237,341	ALDANA ET AL.	
Examiner-initialed interview Summary	Examiner	Art Unit	
	MICHAEL NEFF	2631	
All participants (applicant, applicant's representative, PTO	personnel):		
(1) <u>MICHAEL NEFF</u> .	(3)		
(2) <u>Holly Rudnick</u> .	(4)		
Date of Interview: 17 December 2012.			
Type: 🛛 Telephonic 🔲 Video Conference 🗎 Personal [copy given to: 🗌 applicant [	applicant's representative]		
Exhibit shown or demonstration conducted: Yes If Yes, brief description:	⊠ No.		
Issues Discussed 101 112 102 103 Other (For each of the checked box(es) above, please describe below the issue and details			
Claim(s) discussed: <u>6</u> .			
Identification of prior art discussed: <u>n/a</u> .			
Substance of Interview (For each issue discussed, provide a detailed description and indicate if agreement reference or a portion thereof, claim interpretation, proposed amendments, arguments.)		dentification or clarifica	ation of a
Discussed examiners amendments to detail every element	of the claimed equations.		
Applicant recordation instructions: It is not necessary for applicant to p	rovide a separate record of the substa	ance of interview.	
<b>Examiner recordation instructions</b> : Examiners must summarize the substance of any interview of record. A complete and proper recordation of the substance of an interview should include the items listed in MPEP 713.04 for complete and proper recordation including the identification of the general thrust of each argument or issue discussed, a general indication of any other pertinent matters discussed regarding patentability and the general results or outcome of the interview, to include an indication as to whether or not agreement was reached on the issues raised.			
☐ Attachment			
/MICHAEL R. NEFF/ Examiner, Art Unit 2631			

Application/Control Number: 11/237,341 Page 2

Art Unit: 2631

# **DETAILED ACTION**

# **EXAMINER'S AMENDMENT**

1. An Examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to the applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

Authorization for this Examiner's amendment was given in a telephonic interview with Holly Rudnick on 12/17/2012.

Please make the following amendments to the claims:

- In claim 6, line 8; please amend 'Rotation.' to read "Rotation, wherein N is a number of transmit antennas, M is a number of receive antennas, and wherein i and j are each integers."
- 2) In claim 14, line 8; please amend 'Rotation.' to read "Rotation, wherein N is a number of transmit antennas, M is a number of receive antennas, and wherein i and j are each integers."
- 3) In claim 19, line 11; please amend 'Rotation.' to read "Rotation, wherein N is a number of transmit antennas, M is a number of receive antennas, and wherein i and j are each integers."

# Response to Arguments

2. Applicant's request for reconsideration of the finality of the rejection of the last Office action is persuasive in light of the Patent Board decision and, therefore, the finality of that action is withdrawn.

Application/Control Number: 11/237,341 Page 3

Art Unit: 2631

# Allowable Subject Matter

Claims 1-20 are allowed.

4. The following is an examiner's statement of reasons for allowance: The above cited claims are allowable in light of the grounds presented in the response and decision from the Patent Board of Appeals.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to MICHAEL NEFF whose telephone number is (571)270-1848. The examiner can normally be reached on Monday - Friday 8:00am - 4:30pm EST ALT Fridays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Shuwang Liu can be reached on (571)272-3036. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 11/237,341 Page 4

Art Unit: 2631

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/MICHAEL R. NEFF/ Examiner, Art Unit 2631 /Shuwang Liu/ Supervisory Patent Examiner, Art Unit 2631

# **EAST Search History**

# EAST Search History (Prior Art)

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	2	"US 20060239374"	US-PGPUB; USPAT; USOCR; DERWENT	OR	ON	2008/07/24 08:45
S2	19	("20050286663"   "20060067428"   "20060155534"   "20060234645"   "3858221"   "3916533"   "4843631"   "5541607").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 08:54
S3	508	375/299.cds.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 09:54
S4	17	((CARLOS) near2 (ALDANA)).INV.	US-PGPUB; USPAT	OR	ON	2008/07/24 09:55
S5	37	((JOONSUK) near2 (KIM)).INV.	US-PGPUB; USPAT	OR	ON	2008/07/24 09:55
S6	51	S4 or S5	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 09:56
S7	23	S6 and beamform\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 09:56
S8	267	SVD and beamform\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 10:01
S9	15	S8 and (response same unitary)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 10:05
S10	45	(response same (unitary with matrix) same transmitt\$3 same receiv\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 10:12
S11	65	(feedback\$3 same (unitary with matrix) same transmitt\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 11:12
S12	320	(feedback\$3 same ((unitary with matrix) or beamforming) same transmitt\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 11:12
S13	89	S12 and SVD	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 11:13
S14	101	SVD and (beamforming same matrix same transmitt\$3 same receiv\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/25 09:41
S15	78	S14 and (diagonal with matrix)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/25 09:42
S16	4	(US-20050286663-\$ or US- 20020187753-\$ or US-20040042558- \$ or US-20030139196-\$).did.	US-PGPUB	OR	ON	2008/07/25 13:56

 $file: ///CI/Users/mneff/Documents/e-Red\% 20 Folder/11237341/EAST Search History. 11237341\_Accessible Version. htm [12/17/2012~1:23:24~PM]$ 

S17	0	S16 and polar	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/25 13:56
S18	7	polar same cartesian same beamforming same matrix	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/25 13:56
S19	0	polar same scalar same beamforming same matrix	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/25 13:59
S20	193	polar same cartesian same matrix	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/25 13:59
S21	2	"5541607".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/25 14:01
S22	6966	power same ((beam adj form\$3) or beamforming)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2009/06/01 14:15
S23	338	SVD and beamform\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2009/06/01 14:16
S24	139	S22 and S23	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2009/06/01 14:16
\$25	3194	power with ((beam adj form\$3) or beamforming)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2009/06/01 14:18
S26	97	\$25 and \$23	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2009/06/01 14:18
S27	754	Sest and feedback\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2009/06/01 14:18
S28	69	\$27 and \$23	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2009/06/01 14:18
S29	233	\$25 and (power with feedback\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2009/06/01 14:19
830	24	S29 and S23	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2009/06/01 14:19
S34	2	US-20060239374-\$.did.	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT	OR	ON	2012/12/17 09:40

# **EAST Search History (Interference)**

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	3776	375/260.ccls.	USPAT; UPAD	OR	ON	2012/12/17 13:20
L2	88	1 and beamform\$4.clm.	USPAT; UPAD	OR	ON	2012/12/17 13:21
L3	7	2 and unitary.clm.	USPAT; UPAD	OR	ON	2012/12/17 13:21

L4	3	3 and wireless.clm.	USPAT; UPAD	OR	ON	2012/12/17 13:22
L5	1	4 and channel.clm.	USPAT; UPAD	OR	ON	2012/12/17 13:22
L6	1	5 and response.clm.	USPAT; UPAD	OR	ON	2012/12/17 13:22
S31	7	references.clm. and polar.clm. and unitary.clm.	USPAT; UPAD	OR	ON	2009/10/09 08:32
S32	427	375/299.ccls.	USPAT; UPAD	OR	ON	2009/10/09 08:32
S33	0	S31 and S32	USPAT; UPAD	OR	ON	2009/10/09 08:32

12/17/2012 1:23:22 PM

C:\ Users\ mneff\ Documents\ EAST\ Workspaces\ 11237341.wsp

# Search Notes 11 Ex M

Application/Control No.	Applicant(s)/Patent Under Reexamination
11237341	ALDANA ET AL.
Examiner	Art Unit
MICHAEL R NEFF	2611

	SEARCHED		
Class	Subclass	Date	Examiner
375	267	7/24/2008	MRN

SEARCH NOTES					
Search Notes	Date	Examiner			
Class / Subclass search performed with keyword limitations	7/24/2008	MRN			
Inventor / Double patenting search performed in EAST database	7/24/2008	MRN			
prior art evaluated in light of applicants arguments	1/7/2009	MRN			
Review of decision by appeal board	12/17/2012	MRN			
Review of claims for 112 and 101 issues	12/17/2012	MRN			
Reivew of art	12/17/2012	MRN			
Review of claims for minor informalities	12/17/2012	MRN			

	INTERFERENCE SEARCH		
Class	Subclass	Date	Examiner
375	260	12/17/2012	MRN

/MICHAEL R NEFF/ Examiner.Art Unit 2611	

U.S. Patent and Trademark Office Part of Paper No.: 20121217

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Issue Classification	11237341	ALDANA ET AL.
	Examiner	Art Unit

ORIGINAL						INTERNATIONAL CLASSIFICATION							ON							
	CLASS SUBCLASS					CLASS SUBCLASS								С	LAIMED			N	ON-	CLAIMED
375	375 260					Н	0	4	К	1 / 10 (2006.0)										
CROSS REFERENCE(S)					-															
CLASS	SUBCLASS (ONE SUBCLASS PER BLOCK)					Г														
375	267	350																		
						_														
						_														
		-				⊢														
						⊢														
		+				⊢					$\vdash$									
	<del>                                     </del>					$\vdash$														
	<del>                                     </del>					$\vdash$					$\vdash$									
	<del>                                     </del>					$\vdash$														

	Claims re	numbere	d in the s	ame orde	r as prese	ented by a	pplicant		СР	A [	] T.D.		R.1.4	47	
Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original	Final	Original
1	1	17	17												
2	2	18	18												
3	3	19	19												
4	4	20	20												
5	5														
6	6														
7	7														
8	8														
9	9														
10	10														
11	11														
12	12														
13	13														
14	14														
15	15														
16	16														

/MICHAEL NEFF/ Examiner.Art Unit 2631	12/17/2012	Total Clain	ns Allowed:
(Assistant Examiner)	(Date)	-	
/SHUWANG LIU/ Supervisory Patent Examiner.Art Unit 2631	12/17/2012	O.G. Print Claim(s)	O.G. Print Figure
(Primary Examiner)	(Date)	1	4

U.S. Patent and Trademark Office Part of Paper No. 20121217

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Index of Claims	11237341	ALDANA ET AL.
	Examiner	Art Unit
	MICHAEL R NEFF	2611

✓	✓ Rejected		Can	celled		N	Non-E	Non-Elected		Α	Ар	peal		
= Allowed		÷	Res	tricted		I Interference		Interference		terference		O Obje		ected
			•											
☐ Clai	ims renumbered i	in the same	order as pr	esented by a	pplica	ant		☐ CPA		] T.E	).	R.1.47		
	CLAIM						DATE							
Final	Original	07/25/2008	01/07/2009	12/17/2012										
1	1	✓	✓	=										

Cialilis	renambered	in the same	order as pr	escrited by a	гррпсан		□ OFA		, <sub> </sub>	n.1.47				
CL	AIM		DATE											
Final	Original	07/25/2008	01/07/2009	12/17/2012										
1	1	✓	✓	=										
2	2	✓	✓	=										
3	3	✓	✓	=										
4	4	✓	✓	=										
5	5	✓	✓	=										
6	6	✓	✓	=										
7	7	✓	✓	=										
8	8	✓	✓	=										
9	9	✓	✓	=										
10	10	✓	<b>√</b>	=										
11	11	✓	✓	=										
12	12	✓	✓	=										
13	13	✓	✓	=										
14	14	✓	✓	=										
15	15	✓	✓	=										
16	16	✓	✓	=										
17	17	✓	✓	=										
18	18	✓	✓	=										
19	19	✓	✓	=										
20	20		<b>√</b>											

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
11/237,341	09/28/2005	Carlos Aldana	BP4880	6712	
51472 GARLICK & N	7590 12/14/201 MARKISON	EXAMINER			
P.O. BOX 160	727		NEFF, MICHAEL R		
AUSTIN, TX 78716-0727			ART UNIT	PAPER NUMBER	
			2631		
			NOTIFICATION DATE	DELIVERY MODE	
			12/14/2012	ELECTRONIC	

# Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

MMURDOCK@TEXASPATENTS.COM ghmptocor@texaspatents.com smcwhinnie@texaspatents.com

# UNITED STATES PATENT AND TRADEMARK OFFICE BEFORE THE PATENT TRIAL AND APPEAL BOARD Ex parte CARLOS ALDANA and JOONSUK KIM

Appeal 2010-006042 Application 11/237,341 Technology Center 2600

Before, KEVIN F. TURNER, JONI Y. CHANG, and THOMAS L. GIANNETTI, *Administrative Patent Judges*.

CHANG, Administrative Patent Judge.

**DECISION ON APPEAL** 

Appellants appeal under 35 U.S.C. § 134(a) from a final rejection of claims 1-20. We have jurisdiction under 35 U.S.C. § 6(b). We *reverse*.

# STATEMENT OF THE CASE

# Appellants' Invention

Appellants' claimed invention relates to beamforming wireless communication systems. (Abs.) Figure 3, reproduced below, is a block diagram showing a wireless communication device in accordance with Appellants' invention:




Figure 3 illustrates a wireless communication device.

Appellants' wireless communication device includes the host device 18-32 (*e.g.*, a laptop computer or cellular telephone) and an associated radio 60 that has a baseband processing module 100, memory 65, radio frequency (RF) transmitters 106-110, a transmit/receive (T/R) module 114, and RF receivers 118-120. (Spec. 12:29-13:1.) The baseband processing module

100 using the operational instructions stored in memory 65 executes digital receiver functions (*e.g.*, digital intermediate frequency to baseband conversion, demodulation, and constellation demapping) and digital transmitter functions (*e.g.*, encoding, scrambling, and interleaving). (Spec. 13:1-10.) To improve wireless communications, Appellants' baseband processing module 100 includes a transmitter beamforming (V) module 132 and a receiver beamforming module (U) 144. (Spec. 15:21-24; 16:17-19; 19:9-14; Figs. 4-5.)

In general, beamforming is a processing technique to create a focused antenna beam by shifting a signal in time or in phase to provide gain of the signal in a desired direction and to attenuate the signal in other directions. (Spec. 4:20-22.)

# Representative Claim

Claim 1, reproduced below, is representative:

1. A method for feeding back transmitter beamforming information from a receiving wireless communication device to a transmitting wireless communication device, the method comprising:

the receiving wireless communication device receiving a preamble sequence from the transmitting wireless device;

the receiving wireless device estimating a channel response based upon the preamble sequence;

the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U);

the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information; and

the receiving wireless device wirelessly sending *the transmitter* beamforming information to the transmitting wireless device. (Emphasis added.)

# Rejections on Appeal

- 1. Claims 1, 3, 4, 7, 8, 9, 11, 12, 17 and 18 are rejected under 35 U.S.C. § 103(a) as being unpatentable over Kim<sup>1</sup> and Hwang<sup>2</sup>;
- 2. Claims 5, 6, 13, 14, 19 and 20 are rejected under 35 U.S.C. § 103(a) over Kim, Hwang, and Ma<sup>3</sup>; and
- 3. Claims 2, 10, 15 and 16 are rejected under 35 U.S.C. § 103(a) over Kim, Hwang, and Reinhardt<sup>4</sup>. (App. Br. 8; Reply Br. 2.)<sup>5</sup>

# PRINCIPLES OF LAW

During examination of a patent application, claims are given "their broadest reasonable interpretation consistent with the specification" and "in light of the specification as it would be interpreted by one of ordinary skill in the art." *In re Am. Acad. of Sci. Tech. Ctr.*, 367 F.3d 1359, 1364 (Fed. Cir. 2004). "The broadest-construction rubric coupled with the term 'comprising' does not give the PTO an unfettered license to interpret claims to embrace anything remotely related to the claimed invention." *In re Suitco Surface, Inc.*, 603 F.3d 1255, 1260 (Fed. Cir. 2010). And an inventor may choose to be his own lexicographer and to give terms uncommon meanings, but "he must set out his uncommon definition in some manner within the

<sup>&</sup>lt;sup>1</sup> Kim et al, U.S. Publication No. 2002/0187753, Dec. 12, 2002.

<sup>&</sup>lt;sup>2</sup> Hwang et al., U.S. Publication No. 2004/0042558, Mar. 4, 2004.

<sup>&</sup>lt;sup>3</sup> Ma et al., "A unified algebraic transformation approach for parallel recursive and adaptive filtering and SVD algorithms", IEEE Transactions on Signal Processing, Vol. 49, No. 2, Feb. 2001.

<sup>&</sup>lt;sup>4</sup> Reinhardt, U.S. Patent No. 5,541,607, Jul. 30, 1996.

<sup>&</sup>lt;sup>5</sup> Appellants' Appeal Brief was filed July 20, 2009, and Reply Brief was filed December 10, 2009.

patent disclosure so as to give one of ordinary skill in the art notice of the change." *In re Paulsen*, 30 F.3d 1475, 1480 (Fed. Cir. 1994). When an explicit definition is provided by the applicant for a term, that definition will control interpretation of the term as it is used in the claim. *Toro Co. v. White Consolidated Industries Inc.*, 199 F.3d 1295, 1302 (Fed. Cir. 1999).

A conclusion of obviousness requires an accounting for all of the limitations in a claim. *CFMT, Inc. v. Yieldup Int'l. Corp.*, 349 F.3d 1333, 1342 (Fed. Cir. 2003). There must be a factual basis to support a conclusion of obviousness. *In re Warner*, 379 F.2d 1011, 1017 (CCPA 1967) ("A rejection based on section 103 clearly must rest on a factual basis, and these facts must be interpreted without hindsight reconstruction of the invention from the prior art.") Further, "rejections on obviousness grounds cannot be sustained by mere conclusory statements; instead, there must be some articulated reasoning with some rational underpinning to support the legal conclusion of obviousness." *KSR Int'l Co. v. Teleflex Inc.*, 550 U.S. 398, 418 (2007).

# ANALYSIS

Independent claims 1, 9, and 17 recite the following limitations "determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U)" and "decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information." The Examiner relies upon Kim to describe these disputed limitations. (Ans. 3-4.)

However, Appellants contend that the combination of Kim and Hwang does not teach or suggest those disputed limitations. (App. Br. 12.) In particular, Appellants argue that Kim's disclosure of "determining the

transmission power information does not teach or suggest any mechanism for determining 'transmitter beamforming information'" since the term "beamforming" is defined in the specification as referring to "shifting as signal in time or phase" and not in terms of "power." (App. Br. 13.)

We find Appellants' arguments persuasive. As an initial matter, we note that the Examiner's inclusion of newly cited references in the Answer (Ans.13), without designating them as a new ground of rejection, does not provide Appellants with an adequate opportunity to respond. *See In re Kronig*, 539 F.2d 1300, 1302 (CCPA 1976). Further, the rejection statement itself does not include any of the newly cited references, and relies merely upon Kim to describe the disputed limitations (Ans. 3-4). Therefore, our review does not include any consideration of those newly cited references (*e.g.*, whether the claimed subject matter would have been obvious over Kim, Tirkkonen, and Hwang). The principal issue in this appeal is whether Kim describes the disputed limitations as recited in the claims.

As to claim interpretation, we recognize that Appellants' specification defines the term "beamforming" as "a processing technique to create a focused antenna beam by **shifting a signal in time or in phase** to provide gain of the signal in a desired direction and to attenuate the signal in other directions." (Spec. 4:20-22, emphasis added.) Appellants also cite several references in the specification to support this definition. (Spec. 4:2-29.) Furthermore, Appellants' usage of the term "beamforming" is consistent with that definition. Notably, Appellants' specification discloses that "[t]he beamforming module 132 generates the **beamforming unitary matrix** V to satisfy the conditions of... a second row of polar coordinates including **phase shift values**." (Spec. 16:22-31, emphasis added.)

Accordingly, we conclude that in light of Appellants' specification, one of ordinary skill in the art would interpret the claim term "beamforming" as referring to "shifting a signal in time or phase" rather than allocating the transmitter power as taught by Kim. (App. Br. 12-13.) Applying this claim construction, we do not find that Kim teaches or suggests a step or mechanism for determining an estimated transmitter beamforming unitary matrix and decomposing the beamforming matrix to produce the transmitter beamforming information.

It is not disputed that Kim does not expressly teach the disputed limitations. (Final rejection 2-3.) The Examiner seems to imply that Kim inherently or implicitly discloses the disputed limitations because the Examiner states that "although the disclosure does not explicitly state 'beamforming', the Examiner interprets the decomposition means as pointed out in paragraph 0009 and further cited areas which provide for the determination of feedback information which directly effects the functionality of the transmitter antenna array properties to fully encompass the claimed limitations as currently stated." (Id.) Regarding Kim, the Examiner also states that "accounting for equation 2, the transmit power can be seen to directly affect the beamforming matrices." (Advisory Action.) The Examiner finds that it would have been "obvious to one of ordinary skill in the art that the feedback and application of power information has a direct relationship in appropriate system to the beamforming functionality of the system, and therefore that the power information constitutes 'beamforming information' in the sense that is information utilized by the system or method to ultimately achieve beamforming adjustments." (Ans. 12, emphasis added.)

Upon consideration of Kim and the Examiner's findings, we find that the cited portions of Kim refer to a method of determining the transmission **power** to be allocated to the transmitting antennas. (Kim ¶¶ 0007, 0009, 0017, 0019, 0024, 0065.) Further, we agree with Appellants that Kim's equation 2 describes a relationship between matrices used to allocate transmission **power** among different channels. Kim's matrices are **power** matrices, rather than "beamforming" matrices that include time or phase shift values. It could well be that such matrices, those of Kim and of the instant claims, are synonymous in the art of wireless communication systems, but the Examiner has not shown the same in the appealed rejection.

Additionally, a determination of feedback power information is not necessarily a determination of the transmitter "beamforming" information even if the feedback power information affects the functionality of the transmitter antenna array properties. *In re Oelrich*, 666 F.2d 578, 581 (CCPA 1981) (Inherency may not be established by probabilities or possibilities. The mere fact that a certain thing may result from a given set of circumstances is not sufficient.) Kim does not teach or suggest decomposing an estimated transmitter "beamforming" unitary matrix to produce the transmitter "beamforming" information.

Accordingly, the Examiner's determination that Kim discloses the disputed limitations is not supported by a preponderance of the evidence. As such, we cannot sustain the rejections of claims 1-20 based on Kim and Hwang.

### CONCLUSION

For the foregoing reasons, we reverse the obviousness rejections of claims 1-20 based on Kim and Hwang.

# Appeal 2010-006042 Application 11/237,341

# <u>REVERSED</u>

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR ATTORNEY DOCKS		CONFIRMATION NO.
11/237,341	09/28/2005 Carlos Aldana		BP4880	6712
	7590 04/19/201 RRISON & MARKISO	EXAMINER		
P.O. BOX 160' AUSTIN, TX 7	727	NEFF, MICHAEL R		
AUSTIN, IA	8/10-0/2/	ART UNIT	PAPER NUMBER	
		2611		
			NOTIFICATION DATE	DELIVERY MODE
			04/19/2010	ELECTRONIC

# Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

MMURDOCK@TEXASPATENTS.COM SMCWHINNIE@TEXASPATENTS.COM



# United States Patent and Trademark Office

Under Secretary of Commerce for Intellectual Property and Director of the United States Patent and Trademark Office P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

GARLICK HARRISON & MARKISON P.O. BOX 160727 AUSTIN, TX 78716-0727

Appeal No: 2010-006042 Application: 11/237,341 Appellant: Carlos Aldana et al.

# Board of Patent Appeals and Interferences Docketing Notice

Application 11/237,341 was received from the Technology Center at the Board on March 29, 2010 and has been assigned Appeal No: 2010-006042.

In all future communications regarding this appeal, please include both the application number and the appeal number.

The mailing address for the Board is:

BOARD OF PATENT APPEALS AND INTERFERENCES UNITED STATES PATENT AND TRADEMARK OFFICE P.O. BOX 1450 ALEXANDRIA, VIRGINIA 22313-1450

The facsimile number of the Board is 571-273-0052. Because of the heightened security in the Washington D.C. area, facsimile communications are recommended. Telephone inquiries can be made by calling 571-272-9797 and referencing the appeal number listed above.

By order of the Board of Patent Appeals and Interferences.

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/237,341	09/28/2005	09/28/2005 Carlos Aldana		6712
	7590 03/22/201 RRISON & MARKISO	EXAMINER		
P.O. BOX 1607 AUSTIN, TX 7	727	NEFF, MICHAEL R		
AUSTIN, TA /	8/10-0/2/		ART UNIT	PAPER NUMBER
		2611		
			NOTIFICATION DATE	DELIVERY MODE
			03/22/2010	ELECTRONIC

# Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

MMURDOCK@TEXASPATENTS.COM SMCWHINNIE@TEXASPATENTS.COM



# UNITED STATES DEPARTMENT OF COMMERCE

DATE MAILED:

**U.S. Patent and Trademark Office** Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

APPLICATION NO./ CONTROL NO.	FILING DATE	FIRST NAMED INVENTOR / PATENT IN REEXAMINATION	ATTORNEY DOCKET NO			
11237341	9/28/2005	ALDANA ET AL.	BP4880			
			EXAMINER			
GARLICK HARRISON & MARKISON P.O. BOX 160727			MICHAEL R. NEFF			
AUSTIN, TX 78716-07	27		ART UNIT	PAPER		
			2611	20100311		

Please find below and/or attached an Office communication concerning this application or proceeding.

**Commissioner for Patents** 

The reply brief filed 12/10/2009 has been entered and considered. The application has been forwarded to the Board of Patent Appeals and Interferences for decision on the appeal.

/Shuwang Liu/ Supervisory Patent Examiner, Art Unit 2611

/MICHAEL R. NEFF/ Examiner, Art Unit 2611

PTO-90C (Rev.04-03)

# DOCKET NO. BP4880

Customer No. 51,472

# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Carlos Aldana Art Unit: 2611
Serial No.: 11/237,431 Conf. No.: 6712

Filed: September 28, 2005 Examiner: Michael R. Neff

Title: Efficient Feedback of Channel Information in a Closed Loop Beamforming

Wireless Communication System

Mail Stop Appeal Brief-Patents Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

### REPLY BRIEF

This Reply Brief is respectfully submitted in connection with the above-identified application in response to the Examiner's Answer dated November 12, 2009.

.

### **RESPONSE TO EXAMINER'S ANSWER**

The grounds of rejection to be reviewed on appeal in this matter include: "(1) Whether Claims 1, 3, 4, 7, 8, 9, 11, 12, 17 and 18 are unpatentable under 35 U.S.C. § 103(a) over Kim et al. (US Patent Application Publication No. 2002/0187753) in view of Hwang et al. (U.S. Patent Application Publication No. 2004/0042558); (2) Whether Claims 5, 6, 13, 14, 19 and 20 are unpatentable under 35 U.S.C. § 103(a) over Kim et al. and Hwang et al. in view of Ma et al. (US Publication "A unified algebraic transformation approach for parallel recursive and adaptive filtering and SVD algorithms", IEEE 2001); and (3) Whether Claims 2, 10, 15 and 16 are unpatentable under 35 U.S.C. § 103(a) over Kim et al. and Hwang et al. in view of Reinhardt (U.S. Patent No. 5,541,607)."

Appellant has argued that the combination of *Kim* and *Hwang* does not teach or suggest the following features recited in independent Claim 1 (and similarly recited in independent Claims 9 and 17): (1) "the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U);" and (2) "the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information."

The Examiner has cited *Kim* as teaching the above-listed features. Appellant traversed the Examiner's position that *Kim* taught the above-cited features in the Appeal Brief filed by Appellant on July 20, 2009.

In particular, on page 13 of the Appeal Brief, Appellant argued: "Kim only teaches systems and methods for a receiver to calculate transmit power information (e.g., the transmission power to be allocated by a transmitter to transmitting antennae) and for feeding

back the calculated transmit power information to the transmitter. By contrast, the present invention is directed to systems and method for 'feeding back transmitter <u>beamforming</u> information.' Beamforming is defined in the specification on page 4 as referring to 'shifting a signal in time or phase.' This has nothing to do with the transmit power. Thus, a reference (i.e., *Kim* or *Hwang*) that teaches determining transmitter power information does not teach or suggest any mechanism for determining "transmitter beamforming information."

In response, on page 12 of the Examiner's Answer, the Examiner stated: "The Examiner interprets the prior art of record to provide that it would be obvious to one of ordinary skill in the art that the feedback and application of power information has a direct relationship in appropriate system to the beamforming functionality of the system, and therefore that the power information constitutes 'beamforming information' in the sense that is information utilized by the system or method to ultimately achieve beamforming adjustments."

Appellants respectfully disagree with this statement. As Appellant noted in Appellant's Appeal Brief, the term "beamforming" is defined in the specification on page 4 as referring to "shifting a signal in time or phase." Appellant's specification does not define "beamforming" in terms of power, nor does Appellant's specification indicate that the power applied to the system would in any way be related to the beamforming functionality of the system. Instead, Appellant's specification defined "beamforming" only in terms of time/phase shifting. Therefore, the term "beamforming information" when interpreted in light of the specification (as required by the Examiner) does not refer to nor is it derived from any type of power information.

On page 13 of the Examiner's Answer, the Examiner went on to cite several references in support of the Examiner's position that power information has a direct relationship to the beamforming functionality of the system. With respect to one of the cited references, *Tirkkonen*,

the Examiner stated: "As a specific example of the disclosures, the Examiner points to Tirkkonen et al. at paragraph 0017 'Beamforming is another technique used in MIMO systems, which can be used at either the transmitter or receiver antennas, for concentrating the energy of certain channels. For example, by applying power weighting factors to each of the transmitting antennas depending on their estimated channel quality, it is possible to optimize the capacity or performance of the system as a whole."

Initially, Appellant notes that the Examiner did not cite any of these references during prosecution, and therefore, Appellant has not had an adequate opportunity to respond to this argument. However, again, Appellant's specification does not define the term "beamforming" in terms of "power." Therefore, even though the prior art indicates that the performance of the system can be optimized by applying power weighting factors to each of the transmitting antennas, this has nothing to do with Appellant's claimed invention. Appellant's claimed "beamforming information" is defined as concerning shifts in time/phase, not power. In theory, Appellant's invention could also utilize the teachings of *Tirkkonen* to further optimize Appellant's system, but the teachings of *Tirkkonen*, *Kim* and the other cited references do not provide any mechanism for producing "beamforming information," as defined in Appellant's specification.

It is submitted in view of the foregoing that the combination of *Kim* and *Hwang* does not teach or suggest each of the features of Claims 1, 9 and 17, arranged as they are in the claims. For at least these reasons, Appellant respectfully submits that Claims 1, 9 and 17 (and all claims that depend therefrom) are not obvious over the prior art of record. Accordingly, Appellants respectfully request the withdrawal of the §103(a) rejection and full allowance of Claims 1, 3, 4, 7, 8, 9, 11, 12, 17 and 18.

Moreover, the aforementioned Claims 2, 5, 6, 10, 13-16, 19 and 20 recite all of the

exemplary features discussed above with respect to the rejection of independent Claims 1, 9 and

17. Therefore, Appellant respectfully submits that the rejections of Claims 5, 6, 13, 14, 19 and

20 are overcome for at least the same reasons given above with respect to the rejections of

Claims 1, 9 and 17.

**CONCLUSION** 

The Appellants have demonstrated that the present invention as claimed is clearly

distinguishable over the prior art cited of record. Therefore, the Appellants respectfully request

the Board of Patent Appeals and Interferences to reverse the final rejection of the Examiner and

instruct the Examiner to issue a notice of allowance of all claims.

RESPECTFULLY SUBMITTED,

Date: December 10, 2009

/Holly L. Rudnick/Reg. No. 43,065

Holly L. Rudnick Attorney for Applicant

Garlick, Harrison & Markison

P.O. Box 160727

Austin, Texas 78716

(Direct) (214) 387-8097

(Fax) (214) 387-7949

(Email hrudnick@texaspatents.com)

5

MediaTek Exhibit 1002, Page 55 of 516

Electronic Acknowledgement Receipt				
EFS ID:	6614688			
Application Number:	11237341			
International Application Number:				
Confirmation Number:	6712			
Title of Invention:	Efficient feedback of channel information in a closed loop beamforming wireless communication system			
First Named Inventor/Applicant Name:	Carlos Aldana			
Customer Number:	51472			
Filer:	Holly L. Rudnick/Sherry Wolf McWhinnie			
Filer Authorized By:	Holly L. Rudnick			
Attorney Docket Number:	BP4880			
Receipt Date:	10-DEC-2009			
Filing Date:	28-SEP-2005			
Time Stamp:	18:11:36			
Application Type:	Utility under 35 USC 111(a)			

# Payment information:

Submitted with Payment	no
------------------------	----

# File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	Reply Brief Filed	BP4880_Reply_Brief_12102009. pdf	21228	no	5
'	neply blici riled		93a2833fc6efe2b3ab668fac743659cd7dba fa15		
Warnings:					
Information:					

# Total Files Size (in bytes):

21228

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

# New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

### National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

# New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
11/237,341	09/28/2005 Carlos Aldana		BP4880	6712	
	7590 11/12/200 RRISON & MARKISO	EXAMINER			
P.O. BOX 1607 AUSTIN, TX 7	727	NEFF, MICHAEL R			
AUSTIN, TA /	8/10-0/2/		ART UNIT	PAPER NUMBER	
			2611		
			NOTIFICATION DATE	DELIVERY MODE	
			11/12/2009	ELECTRONIC	

# Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

MMURDOCK@TEXASPATENTS.COM JIVY@TEXASPATENTS.COM SMCWHINNIE@TEXASPATENTS.COM

# UNITED STATES PATENT AND TRADEMARK OFFICE



Commissioner for Patents United States Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450 www.usplo.gov

# BEFORE THE BOARD OF PATENT APPEALS AND INTERFERENCES

Application Number: 11/237,341 Filing Date: September 28, 2005 Appellant(s): ALDANA ET AL.

Holly L. Rudnick For Appellant

**EXAMINER'S ANSWER** 

This is in response to the appeal brief filed 7/20/2009 appealing from the Office action mailed 1/23/2009.

Art Unit: 2611

# (1) Real Party in Interest

A statement identifying by name the real party in interest is contained in the brief.

# (2) Related Appeals and Interferences

The examiner is not aware of any related appeals, interferences, or judicial proceedings which will directly affect or be directly affected by or have a bearing on the Board's decision in the pending appeal.

# (3) Status of Claims

The statement of the status of claims contained in the brief is correct.

# (4) Status of Amendments After Final

The appellant's statement of the status of amendments after final rejection contained in the brief is correct.

# (5) Summary of Claimed Subject Matter

The summary of claimed subject matter contained in the brief is correct.

# (6) Grounds of Rejection to be Reviewed on Appeal

The appellant's statement of the grounds of rejection to be reviewed on appeal is correct.

# (7) Claims Appendix

The copy of the appealed claims contained in the Appendix to the brief is correct.

# (8) Evidence Relied Upon

5,541,607 Reinhardt 7-1996

Art Unit: 2611

2004/0042558 A1 Hwang et al. 3-2004

2002/0187753 A1 Kim et al. 12-2002

Ma, Jun "A Unified Algebraic Transformation Approach for Parallel Recursive and Adaptive Filtering and SVD Algorithms" IEEE Transactions on Signal Processing, Vol. 49, no. 2 (February 2001), pp 424-437

# (9) Grounds of Rejection

The following ground(s) of rejection are applicable to the appealed claims:

# Claim Rejections - 35 USC § 103

- 1. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- Claims 1, 3, 4, 7, 8, 9, 11, 12, 17 and 18 are rejected under 35 U.S.C.
   103(a) as being unpatentable over Kim et al. (herein after Kim) (US
   Publication 2002/0187753 A1) in view of Hwang et al. (herein after Hwang)
   (US 2004/0042558 A1).

Re Claims 1 and 17; Kim discloses a method for feeding back transmitter beamforming information from a receiving wireless communication device to a transmitting wireless communication device, the method comprising: the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming matrix (U) (Paragraphs 0007, 0009, 0017, 0019, 0065); the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information (Paragraphs 0009, 0017, 0019 0065); and the receiving wireless device wirelessly sending the transmitter

Art Unit: 2611

beamforming information to the transmitting wireless device (Abstract; Figure 4; Paragraph 0009, 0017, 0019, 0024); however Kim does not explicitly disclose wherein (1) the receiving wireless communication device receiving a preamble sequence from the transmitting wireless device; the receiving wireless device estimating a channel response based upon the preamble sequence; or (2) wherein the receiver beamforming matrix (U) is unitary.

However regarding item (1); Kim does disclose the detection and use of the pilot signal to determine channel response values; providing the following disclosures for the limitations of mention: the receiving wireless communication device receiving a preamble sequence from the transmitting wireless device (Abstract; Figure 4; Paragraphs 0017, 0019, 0024); the receiving wireless device estimating a channel response based upon the preamble sequence (Figure 4; Paragraph 0017, 0019).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made that the pilot and preamble signals would provide functionally equivalent results for the processing of the channel response.

Regarding item (2); Hwang discloses a beamforming device wherein the receiver and transmitter beamforming matrices are unitary and derived from a channel response value (Paragraphs 0027-0029).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made that the use of unitary matrices for both the transmitter and receiver beamforming matrices as disclosed by Hwang, while not

Art Unit: 2611

explicitly disclosed by Kim; is a common and well known practice for the derivation of beamforming matrices through the decomposition of the channel response values for a given system.

Re Claim 9; Kim discloses a wireless communication device comprising: a plurality of Radio Frequency (RF) components operable to receive an RF signal and to convert the RF signal to a baseband signal (Paragraph 0019); and a baseband processing module operable to: determine an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming matrix (U) (Paragraphs 0007, 0009, 0017, 0019, 0065); decompose the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information(Paragraphs 0009, 0017, 0019, 0065); and form a baseband signal employed by the plurality of RF components to wirelessly send the transmitter beamforming information to the transmitting wireless device (0017-0019); however Kim does not explicitly disclose receiving a preamble sequence carried by the baseband signal; estimate a channel response based upon the preamble sequence; or (2) wherein the receiver beamforming matrix (U) is unitary.

However regarding item (1); Kim does disclose the detection and use of the pilot signal to determine channel response values; providing the following disclosures for the limitations of mention: receiving a preamble sequence carried by the baseband signal; (Abstract; Figure 4; Paragraphs 0017, 0019, 0024);

Page 6

Application/Control Number: 11/237,341

Art Unit: 2611

estimate a channel response based upon the preamble sequence (Figure 4; Paragraph 0017, 0019).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made that the pilot and preamble signals would provide functionally equivalent results for the processing of the channel response.

Regarding item (2); Hwang discloses a beamforming device wherein the receiver and transmitter beamforming matrices are unitary and derived from a channel response value (Paragraphs 0027-0029).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made that the use of unitary matrices for both the transmitter and receiver beamforming matrices as disclosed by Hwang, while not explicitly disclosed by Kim; is a common and well known practice for the derivation of beamforming matrices through the decomposition of the channel response values for a given system.

Re Claims 3 and 11; the combined disclosures of Kim and Hwang disclose the method of claims 1 and 9; Hwang further discloses wherein the channel response (H), estimated transmitter beamforming unitary matrix (V), and the receiver beamforming unitary matrix (U) are related by the equation: H = UDV\* where, D is a diagonal matrix (Paragraphs 00247-0029).

Art Unit: 2611

Re Claims 4, 12 and 18; the combined disclosures of Kim and Hwang disclose the method of claims 3, 9 and 17; Hwang further discloses wherein the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U) comprises performing a Singular Value Decomposition (SVD) operation (0027-0029).

Re claim 7; the combined disclosures of Kim and Hwang disclose the method of claim 1; Kim further discloses wherein: the transmitting wireless device transmits on N antennas (48; 72); and the receiving wireless device receives on M antennas (60; 40).

Re claim 8; the combined disclosures of Kim and Hwang disclose the method of claim 1; Kim further discloses wherein at least one of the transmitting wireless device and the receiving wireless device supports Multiple Input Multiple Output (MIMO) operations (Figure 1; 48, 60).

3. Claims 5, 6, 13, 14, 19 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim and Hwang as applied to claims 1, 13 and 19; and further in view of Ma et al. (herein after Ma) (US Publication "A unified algebraic transformation approach for parallel recursive and adaptive filtering and SVD algorithms", IEEE 2001).

Re Claims 5 and 13; the combined disclosures of Kim and Hwang disclose the method of claims 1 and 9; but fail however to explicitly disclose wherein the

Art Unit: 2611

receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information comprises the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) using a QR decomposition technique.

This decomposition technique is however disclosed by Ha. Ha discloses a means of QR matrix decomposition (Abstract; Section V and Section VI).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made the use of a QR decomposition technique as disclosed by Ha in order to gain the added benefit of decomposing the transmitter information to a vector format therefore reducing the total bandwidth used for the feed backing of information as disclosed by Kim for beamforming adjustments in the transmitter.

Re claims 6 and 14; the combined disclosures of Kim, Hwang, and Ha disclose the method of claims 5 and 13; Ha further discloses means of utilizing a QR decomposition comprising a Givens Rotation in a matrix decomposition utilizing an SVD decomposition algorithm (Section V and Section VI). The Examiner interprets this disclosure as fully encompassing the scope of the claimed limitations within the claims as mentioned above, wherein the disclosure describes a functionally equivalent process to that of the current application only suffering deficiencies to design choices made within the current application but still utilizing the basis of the prior arts disclosure towards the decomposition algorithms.

Art Unit: 2611

Re Claims 19 and 20; the combined disclosures of Kim and Hwang disclose the method of claim 17; but fail however to explicitly disclose wherein utilizing a QR decomposition comprising a Givens Rotation and the equation as claimed in the current application; and wherein the transmitter beamforming information comprises element values of the diagonal matrix D and element values of the Givens Rotation matrix as recited in claim 20.

However; Ha discloses means of utilizing a QR decomposition comprising a Givens Rotation in a matrix decomposition utilizing an SVD decomposition algorithm (Abstract; Section II, Section V and Section VI). The Examiner interprets this disclosure as fully encompassing the scope of the claimed limitations within the claims as mentioned above, wherein the disclosure describes a functionally equivalent process to that of the current application only suffering deficiencies to design choices made within the current application but still utilizing the basis of the prior arts disclosure towards the decomposition algorithms.

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made the use of a QR decomposition technique as disclosed by Ha in order to gain the added benefit of decomposing the transmitter information to a vector format therefore reducing the total bandwidth used for the feed backing of information as disclosed by Kim for beamforming adjustments in the transmitter.

Art Unit: 2611

4. Claims 2, 10, 15 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim and Hwang et as applied to claims 1 and 9; and further in view of Reinhardt (US Patent 5,541,607).

Re Claims 2 and 10; the combined disclosures of Kim and Hwang disclose the method of claims 1 and 9; but fail however to explicitly disclose wherein the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U) comprises: the receiving wireless device producing the estimated transmitter beamforming unitary matrix (V) in Cartesian coordinates; and the receiving wireless device converting the estimated transmitter beamforming unitary matrix (V) to polar coordinates.

This method is however disclosed by Reinhardt. Reinhardt discloses a method of converting parameters from Cartesian to polar coordinates which are further utilized for transmitter beamforming (Figures 3 and 6; 78, 98; Col. 3 line 65-Col. 4 line 5; Col. 6 line 66- Col. 7 line 7).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the use of polar coordinates in the beamforming process as disclosed by Reinhardt within the beamforming system of Poon in order to gain the benefit increasing the system efficiency for a plurality of beams by replacing the power and bandwidth consuming rectangular coordinates.

Art Unit: 2611

Re claim 15; the combined disclosures of Kim, Hwang and Reinhardt disclose the method of claim 10; Kim further discloses wherein: the transmitting wireless device transmits on N antennas (48; 72); and the receiving wireless device receives on M antennas (60; 40).

Re claim 16; the combined disclosures of Kim, Hwang and Reinhardt disclose the method of claim 10; Kim further discloses wherein at least one of the transmitting wireless device and the receiving wireless device supports Multiple Input Multiple Output (MIMO) operations (Figure 1; 48, 60).

# (10) Response to Argument

A. With respect to claims 1, 9 and 17

The applicant argues that Kim et al. "does not disclose systems and method for "feeding back transmitter beamforming information." Beamforming is defined in the specification on page 4 as referring to "shifting a signal in time or phase." This has nothing to do with the transmit power. Thus, a reference (i.e., Kim or Hwang) that teaches determining transmitter power information does not teach or suggest any mechanism for determining "transmitter beamforming information.""

Response - The Examiner has carefully read and considered the applicant's argument's regarding the application of Kim et al. to claims 1, 9 and 17 (all independent claims). However the Examiner believes that the current

Art Unit: 2611

interpretation and application of the Kim et al. reference is proper. The Examiner interprets the prior art of record to provide that it would be obvious to one of ordinary skill in the art that the feedback and application of power information has a direct relationship in appropriate system to the beamforming functionality of the system, and therefore that the power information constitutes 'beamforming information' in the sense that is information utilized by the system or method to ultimately achieve beamforming adjustments.

The Examiner has directed the applicant to several aspects of the Kim et al. disclosure, inclusive of Paragraphs 0009, 0017 and equation 2 as pointed out in the Advisory action filed 4/2/2009; as well as the other cited paragraphs as pointed out through the Final Office Action filed 1/23/2009.

Equation (2) is as follows:

UDVhH'=UDVh

The Examiner has interpreted the prior art to show that as the power information is received and processed, to maintain the equivalency property of the equation that further adjustments would be made to the variable aspects of the system taken account for in the equation (the beamforming properties). The Examiner has taken this interpretation and standpoint based on the disclosure of other references, which is believed to show the correlation to the interpretation and the understanding of one of ordinary skill in the art. As an example of arts which the examiner believes to uphold this relationship the following are provided:

Art Unit: 2611

Hottinen et al. US 2004/0018818 A1

Paragraphs 0015, 0027, 0050-0052

Tirkkonen et al. US 2004/0171359 A1

Paragraphs 0010, 0017-0018

Kim et al. US 2006/0098754 A1

Abstract, Paragraphs 0006, 0009, 0014-0017, 0022

Kotecha et al. US 2008/0080634 A1

Abstract, Paragraph 0007 and 0017

Per the disclosure of these references, the examiner believes that the argued relationship is shown to be well known, and thus the grounds of rejection maintained.

As a specific example of the disclosures, the Examiner points to Tirkkonen et al. at paragraph 0017 "Beamforming is another technique used in MIMO systems, which can be used at either the transmitter or receiver antennas, for concentrating the energy of certain channels. For example, by applying power weighting factors to each of the transmitting antennas depending on their estimated channel quality, it is possible to optimize the capacity or performance of the system as a whole."

The Examiner believes that through the above cited references the interpreted relationship is upheld as being obvious to one of ordinary skill in the art for the provided system structure and that the application of the prior art as cited is proper.

Art Unit: 2611

Regarding - Prima Facie case of obviousness for combination.

Response - The applicant has only argued the grounds of establishing a prima facie case of obviousness through the alleged improper limitation rejection, not the art combinations. As the limitation rejection is addressed above all further

(11) Related Proceeding(s) Appendix

arguments are believed to be rendered moot/answered.

No decision rendered by a court or the Board is identified by the examiner in the Related Appeals and Interferences section of this examiner's answer.

For the above reasons, it is believed that the rejections should be sustained.

Respectfully submitted,

/MICHAEL R. NEFF/

Examiner, Art Unit 2611

Conferees:

/Shuwang Liu/

Supervisory Patent Examiner, Art Unit 2611

/CHIEH M FAN/

Supervisory Patent Examiner, Art Unit 2611

DOCKET NO. BP4880

Customer No. 51,472

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Carlos Aldana

Serial No. 11/237,431

Filed: September 28, 2005

For: Efficient Feedback of Channel Information in a Closed Loop

Beamforming Wireless Communication System

Art Unit No.: 2611

Examiner: Michael R. Neff

Mail Stop Appeal Brief-Patents Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

RESPONSE TO NON-COMPLIANT APPEAL BRIEF

The Appellants have appealed to the Board of Patent Appeals and Interferences from the

decision of the Examiner dated January 23, 2009, finally rejecting Claims 1-20. The Appellants

filed a Notice of Appeal and Pre-Appeal Brief Request for Review on April 23, 2009. A Notice

of Panel Decision from Pre-Appeal Brief Review was mailed on June 19, 2009. As such, the

time period for filing an Appeal Brief was reset to expire on July 19, 2009. As July 19, 2009

was a Sunday, the time period for filing the Appeal Brief was extended until July 20, 2009. An

Appeal Brief was previously filed on July 20, 2009. After filing, a notice of Non-Compliant

Appeal Brief was received having a date mailed of August 25, 2009, thus resetting the time

period for filing a compliant Appeal Brief to September 25, 2009. The Appellants respectfully

1

MediaTek Exhibit 1002, Page 73 of 516

submit only the section, Status of Claims, which was found to be defective. The statutory fee of \$540.00 was previously paid on July 20, 2009.

The Appellants respectfully request the Board of Patent Appeals and Interferences to

reverse the final rejection of the Examiner and instruct the Examiner to issue a notice of

allowance of all claims.

Respectfully submitted,

Date: August 26, 2009

/Holly L. Rudnick/Reg. No. 43,065

Holly L. Rudnick Attorney for Applicant

Garlick, Harrison & Markison P.O. Box 160727 Austin, Texas 78716 (Direct) (214) 387-8097 (Fax) (214) 387-7949

(Email hrudnick@texaspatents.com)

2

# STATUS OF CLAIMS

Claims 1-20 are pending in the above-identified patent application. Claims 1-20 have been rejected, and are presented for appeal herein. Claims 1-20 are shown in the attached Claims Appendix.

Electronic Acknowledgement Receipt				
EFS ID:	5961386			
Application Number:	11237341			
International Application Number:				
Confirmation Number:	6712			
Title of Invention:	Efficient feedback of channel information in a closed loop beamforming wireless communication system			
First Named Inventor/Applicant Name:	Carlos Aldana			
Customer Number:	51472			
Filer:	Holly L. Rudnick/Sherry Wolf McWhinnie			
Filer Authorized By:	Holly L. Rudnick			
Attorney Docket Number:	BP4880			
Receipt Date:	26-AUG-2009			
Filing Date:	28-SEP-2005			
Time Stamp:	20:49:25			
Application Type:	Utility under 35 USC 111(a)			

# Payment information:

Submitted with Payment	no
------------------------	----

# File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1 Supplement	Supplemental Appeal Brief	mpliant_AB_08262009.pdf	10893	no	3
	Supplemental Appear one		f05a5f9b5185d49269f0763e4a8f75cf0a713 151		
Warnings:					
Information:					

## Total Files Size (in bytes):

10893

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

#### New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

## National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

## New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.



# UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.		LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/237,341	09/28/2005		Carlos Aldana	BP4880	6712
51472	51472 7590 08/25/2009			EXAM	INER
		ON & MARKISO	N		
P.O. BOX 1 AUSTIN, T		-0727		ART UNIT	PAPER NUMBER

DATE MAILED: 08/25/2009

Please find below and/or attached an Office communication concerning this application or proceeding.

Application No.	Applicant(s)
11/237,341	ALDANA ET AL.
Examiner	Art Unit
NEFF	2611
	11/237,341 Examiner

--The MAILING DATE of this communication appears on the cover sheet with the correspondence address--

The Appeal Brief filed on 01 September 0720 is defective for failure to comply with one or more provisions of 37 CFR 41.37.

To avoid dismissal of the appeal, applicant must file anamended brief or other appropriate correction (see MPEP 1205.03) within ONE MONTH or THIRTY DAYS from the mailing date of this Notification, whichever is longer. EXTENSIONS OF THIS TIME PERIOD MAY BE GRANTED UNDER 37 CFR 1.136.

1.	The brief does not contain the items required under 37 CFR 41.37(c), or the items are not under the proper heading or in the proper order.
2. 🛛	The brief does not contain a statement of the status of all claims, (e.g., rejected, allowed, withdrawn, objected to, canceled), or does not identify the appealed claims (37 CFR 41.37(c)(1)(iii)).
3. 🗌	At least one amendment has been filed subsequent to the final rejection, and the brief does not contain a statement of the status of each such amendment (37 CFR 41.37(c)(1)(iv)).
4.	(a) The brief does not contain a concise explanation of the subject matter defined in each of the independent claims involved in the appeal, referring to the specification by page and line number and to the drawings, if any, by reference characters, and/or (b) the brief fails to: (1) identify, for each independent claim involved in the appeal and for each dependent claim argued separately, every means plus function and step plus function under 35 U.S.C. 112, sixth paragraph, and/or (2) set forth the structure, material, or acts described in the specification as corresponding to each claimed function with reference to the specification by page and line number, and to the drawings, if any, by reference characters (37 CFR 41.37(c)(1)(v)).
5. 🗌	The brief does not contain a concise statement of each ground of rejection presented for review (37 CFR 41.37(c)(1)(vi))
6. 🗀	The brief does not present an argument under a separate heading for each ground of rejection on appeal (37 CFR 41.37(c)(1)(vii)).
7.	The brief does not contain a correct copy of the appealed claims as an appendix thereto (37 CFR 41.37(c)(1)(viii)).
8.	The brief does not contain copies of the evidence submitted under 37 CFR 1.130, 1.131, or 1.132 or of any other evidence entered by the examiner <b>and relied upon by appellant in the appeal</b> , along with a statement setting forth where in the record that evidence was entered by the examiner, as an appendix thereto (37 CFR 41.37(c)(1)(ix)).
9. 🗌	The brief does not contain copies of the decisions rendered by a court or the Board in the proceeding identified in the Related Appeals and Interferences section of the brief as an appendix thereto (37 CFR 41.37(c)(1)(x)).
10.	Other (including any explanation in support of the above items):
	(2) The brief list claims 1-20 as being both cancelled and on appeal. Please clarify.
	Realis 2

REGINALD TYSON

PATENT APPEALS SPECIALIST

571-272-1634

DOCKET NO. BP4880

Customer No. 51,472

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Carlos Aldana

Serial No. 11/237,341

Filed: September 28, 2005

For: Efficient Feedback of Channel Information in a Closed Loop

Beamforming Wireless Communication System

Art Unit No.: 2611

Examiner: Michael R. Neff

Mail Stop Appeal Brief-Patents Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

the statutory fee of \$540.00.

APPEAL BRIEF

The Appellants have appealed to the Board of Patent Appeals and Interferences from the decision of the Examiner dated January 23, 2009, finally rejecting Claims 1-20. The Appellants filed a Notice of Appeal and Pre-Appeal Brief Request for Review on April 23, 2009. A Notice of Panel Decision from Pre-Appeal Brief Review was mailed on June 19, 2009. As such, the time period for filing an Appeal Brief was reset to expire on July 19, 2009. As July 19, 2009 was a Sunday, the time period for filing the Appeal Brief was extended until July 20, 2009. The Appellants respectfully submit this brief on appeal with

1

# REAL PARTY IN INTEREST

This application is currently owned by Broadcom Corporation, a California corporation having its principal place of business in Irvine, California.

# RELATED APPEALS AND INTERFERENCES

There are no known appeals or interferences that will directly affect or be directly affected by or have a bearing on the Board's decision in this pending appeal.

# STATUS OF CLAIMS

Claims 1-20 are pending in the above-identified patent application. Claims 1-20 have been cancelled. Claims 1-20 have been rejected, and are presented for appeal herein. Claims 1-20 are shown in the attached Claims Appendix.

## **STATUS OF AMENDMENTS**

A Final Office Action was mailed on January 23, 2009. A Request for Reconsideration, which did not amend any of the clams, was mailed by Appellant on March 18, 2009. An Advisory Action was mailed on April 2, 2009. In the Advisory Action, the Examiner stated that the request for reconsideration was considered but did not place the application in condition for allowance because Appellant's arguments were not found to be persuasive.

#### SUMMARY OF INVENTION

According to one embodiment, as claimed in Claim 1, a method, as shown in Figure 7, for feeding back transmitter beamforming information from a receiving wireless communication device to a transmitting wireless communication device is provided. *Application, page 21, lines 16-25.* The method includes the receiving wireless communication device receiving a preamble sequence from the transmitting wireless device, estimating a channel response based upon the preamble sequence and determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U). *Application, page 21, line 26 – page 22, line 4.* The method further includes the receiving wireless communication device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information and wirelessly sending the transmitter beamforming information to the transmitting wireless device. *Application, page 22, lines 4-28.* 

According to another embodiment, as claimed in Claim 9, a wireless communication device, as shown in Figures 3, 5 and 6, is provided. The wireless communication device includes a plurality of Radio Frequency (RF) components operable to receive an RF signal and to convert the RF signal to a baseband signal and a baseband processing module 100-RX. Application, page 14, line 29 – page 15, line 6; and page 19, lines 9-14. The baseband processing module is operable, as shown in Figure 7, to receive a preamble sequence carried by the baseband signal, estimate a channel response based upon the preamble sequence, determine an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U). Application, page 21, line 16 – page 22, line 4. The baseband processing module is further operable to decompose the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information and form a baseband signal employed by the plurality of RF

components to wirelessly send the transmitter beamforming information to the transmitting wireless device. *Application*, page 22, lines 4-28.

According to yet another embodiment, as claimed in Claim 17, a method, as shown in Figure 8, is provided for feeding back transmitter beamforming information from a receiving wireless communication device to a transmitting wireless communication device. Application, page 22, line 30 – page 23, line 3. The method includes the receiving wireless communication device receiving a preamble sequence from the transmitting wireless device and estimating a channel response based upon the preamble sequence. Application, page 23, lines 5-8. The method further includes the receiving wireless device decomposing the channel response based upon the channel response and a receiver beamforming unitary matrix (U) to produce an estimated transmitter beamforming unitary matrix (V), decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information and wirelessly sending the transmitter beamforming information to the transmitting wireless device. Application, page 23, lines 10-23.

## GROUNDS OF REJECTION TO BE REVIEWED ON APPEAL

- (1) Whether Claims 1, 3, 4, 7, 8, 9, 11, 12, 17 and 18 are unpatentable under 35 U.S.C. § 103(a) over Kim et al. (US Patent Application Publication No. 2002/0187753) in view of Hwang et al. (U.S. Patent Application Publication No. 2004/0042558);
- (2) Whether Claims 5, 6, 13, 14, 19 and 20 are unpatentable under 35 U.S.C. § 103(a) over Kim et al. and Hwang et al. in view of Ma et al. (US Publication "A unified algebraic transformation approach for parallel recursive and adaptive filtering and SVD algorithms", IEEE 2001); and
- (3) Whether Claims 2, 10, 15 and 16 are unpatentable under 35 U.S.C. § 103(a) over Kim et al. and Hwang et al. in view of Reinhardt (U.S. Patent No. 5,541,607).

#### ARGUMENT

## I. OVERVIEW

Claims 1, 3, 4, 7, 8, 9, 11, 12, 17 and 18 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Kim et al. (US Patent Application Publication No. 2002/0187753), hereinafter *Kim*, in view of Hwang et al. (U.S. Patent Application Publication No. 2004/0042558), hereinafter *Hwang*. In addition, Claims 5, 6, 13, 14, 19 and 20 were rejected under 35 U.S.C. § 103(a) as being unpatentable over *Kim* and *Hwang* in view of Ma et al. (US Publication "A unified algebraic transformation approach for parallel recursive and adaptive filtering and SVD algorithms", IEEE 2001), hereinafter *Ma*. Furthermore, Claims 2, 10, 15 and 16 were rejected under 35 U.S.C. § 103(a) as being unpatentable over *Kim* and *Hwang* in view of Reinhardt (U.S. Patent No. 5,541,607), hereinafter *Reinhardt*.

#### II. REJECTION OF CLAIMS UNDER 35 U.S.C. 103(a)

#### A. STANDARD

In *ex parte* examination of patent applications, the Patent Office bears the burden of establishing a *prima facie* case of obviousness. MPEP § 2142; *In re Fritch*, 972 F.2d 1260, 1262, 23 U.S.P.Q.2d 1780, 1783 (Fed. Cir. 1992). The initial burden of establishing a *prima facie* basis to deny patentability to a claimed invention is always upon the Patent Office. MPEP § 2142; *In re Oetiker*, 977 F.2d 1443, 1445, 24 U.S.P.Q.2d 1443, 1444 (Fed. Cir. 1992); *In re Piasecki*, 745 F.2d 1468, 1472, 223 U.S.P.Q. 785, 788 (Fed. Cir. 1984). Only when a *prima facie* case of obviousness is established does the burden shift to the applicant to produce evidence of nonobviousness. MPEP § 2142; *In re Oetiker*, 977 F.2d 1443, 1445, 24 U.S.P.Q.2d 1443, 1444 (Fed. Cir. 1992); *In re Rijckaert*, 9 F.3d 1531, 1532, 28 U.S.P.Q.2d 1955, 1956 (Fed. Cir. 1993). If the Patent Office does not produce a *prima facie* case of unpatentability, then without more the applicant is entitled to grant of a patent. *In re Oetiker*,

977 F.2d 1443, 1445, 24 U.S.P.Q.2d 1443, 1444 (Fed. Cir. 1992); *In re Grabiak*, 769 F.2d 729, 733, 226 U.S.P.Q. 870, 873 (Fed. Cir. 1985).

A *prima facie* case of obviousness is established when the teachings of the prior art itself suggest the claimed subject matter to a person of ordinary skill in the art. *In re Bell*, 991 F.2d 781, 783, 26 U.S.P.Q.2d 1529, 1531 (Fed. Cir. 1993). To establish a *prima facie* case of obviousness, three basic criteria must be met. First, there must be some suggestion or motivation, either in the references themselves or in the knowledge generally available to one of ordinary skill in the art, to modify the reference or to combine reference teachings. Second, there must be a reasonable expectation of success. Finally, the prior art reference (or references when combined) must teach or suggest all the claim limitations. The teaching or suggestion to make the claimed invention and the reasonable expectation of success must both be found in the prior art, and not based on applicant's disclosure. MPEP § 2142.

#### B. THE KIM REFERENCE

Kim recites a radio communication apparatus that includes a transmitter having a plurality of transmitting antennae, in which each of the transmitting antennae uses a transmission power that is allocated according to a feedback signal from a receiver. The feedback signal is derived in a receiver using an algorithm that analyzes and processes a previously received signal from the plurality of transmitting antennae. Only information on the amount of transmission power to be allocated to a first transmitting antenna from the plurality of transmitting antennae is fed back. See, Abstract.

In *Kim*, two conventional power allocation mechanisms are discussed: the equal power allocation method and the water-filling method. *See, paragraph [0005]*. In the equal power allocation method, transmission power is allocated equally to base-band signals of transmitting antennae. *See, paragraph [00006]*. In the water-filling method, channel

response information is estimated by a receiver and fed back from the receiver to the transmitter, and the transmitter allocates transmission power to antennae using the limited total power as the determinant for maximizing the channel capacity. For example, as described in paragraph [0009] of *Kim*:

"In this method, a conventional radio communication apparatus having multiinput and multi-output is converted into a radio communication apparatus having several parallel elements, with each having single inputs and single outputs, by decoupling conversion for completely canceling interference between signals. In such a decoupling conversion, a V matrix in the transmitter and a Uh matrix in the receiver are used to diagonalize the channel response matrix H' through single value decomposition, using the following equation:

UDv"H'=UDVh(2)"

## C. THE HWANG REFERENCE

Hwang recites a method for transmitting and receiving signals using multi-antennas are disclosed. A transmitter includes: a V generator which generates a beamforming matrix V for a predetermined channel and a water filling unit that allocates transmit power among the antennas. The water filling unit does not perform water filling for a training signal that is pre-known by a receiving apparatuses, but does performs water filling for a user signal to be transmitted. The transmitter further includes a control value detector, which extracts control values from signals received from the receiving apparatuses through the multi-antennas, and outputs a maximum value among the extracted values to the water filling unit. See, Abstract.

# D. CLAIMS 1, 3, 4, 7, 8, 9, 11, 12, 17 and 18, as rejected using *KIM* and *HWANG*

The Examiner has not shown that the combination of *Kim* and *Hwang* teaches all of the elements of Claims 1, 3, 4, 7, 8, 9, 11, 12, 17 and 18. Specifically, Appellants respectfully submit that the combination of *Kim* and *Hwang* does not teach or suggest at least

the following features recited in independent Claim 1 (and similarly recited in independent Claims 9 and 17): (1) "the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U);" and (2) "the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information."

In the Final Office Action, the Examiner indicated that *Kim* disclosed the above-referenced features and further stated that "although the disclosure [of Kim] does not explicitly state 'beamforming', the Examiner interprets the decomposition means as pointed out in paragraph 0009 and further cited areas which provide for the determination of feedback information which directly effects the functionality of the transmitter antenna array properties to fully encompass the claimed limitations as currently stated."

However, as Appellant argued in response to the Final Office Action, Appellant does not agree with the Examiner's interpretation of *Kim*. The decomposition described in paragraph [0009] of *Kim* and all other cited passages of *Kim* merely refer to a method of determining the "<u>transmission power</u>" to be allocated to each of the transmit antennas. *See, Kim et al.*, paragraphs [0008], [0009]-[0013], [0017], [0019], [0020], [0023] and [0065].

For example, paragraph [0019] of  $\mathit{Kim}$  states that the receiver includes "an allocation power calculator for calculating the  $\underline{\text{transmission power}}$  to be allocated to each of the baseband signals of the plurality of first transmitting antennae using the estimated channel response" (emphasis added). The allocation power calculator is further explained in paragraph [0020] of  $\mathit{Kim}$ .: "The allocation power calculator preferably determines powers  $p_1$ ,  $p_2$ , ...,  $p_{nT}$ ; which maximize channel capacity  $C_{prop}$  as the  $\underline{\text{transmission power}}$  to be allocated to the base-band signals of the plurality of first transmitting antennae" (emphasis added).

As another example, paragraph [0023] of *Kim* describes the method as "a radio communication method performed by such a radio communication apparatus having maximized channel capacity, including: allocating <u>transmission power</u> of each of a plurality of base-band signals of a plurality of first transmitting antennae, which contain an information signal given from outside, using feedback information recovered from a feedback signal, modulating the plurality of base-band signals with the allocated transmission power, converting the modulated base-band signals into RF signals, and transmitting the RF signals; and estimating the channel response experienced during the transmission of the RF signals, recovering the information signal from the RF signals using the estimated channel response, and transmitting the feedback signal containing information regarding the <u>transmission power</u> to be allocated, calculated using the estimated channel response, to the transmitter by radio" (emphasis added).

As can be seen from the above cited passages, *Kim* only teaches systems and methods for a receiver to calculate transmit power information (e.g., the transmission power to be allocated by a transmitter to transmitting antennae) and for feeding back the calculated transmit power information to the transmitter. By contrast, the present invention is directed to systems and method for "feeding back transmitter <u>beamforming</u> information." Beamforming is defined in the specification on page 4 as referring to "shifting a signal in time or phase." This has nothing to do with the transmit power. Thus, a reference (i.e., *Kim or Hwang*) that teaches determining transmitter power information does not teach or suggest any mechanism for determining "transmitter beamforming information."

In the Advisory Action mailed on April 2, 2009, the Examiner stated that "accounting for equation 2 [in Kim et al.], the transmit power can be seen to directly effect the beamforming matrices." However, equation 2 in Kim et al. merely describes a relationship between matrices used to allocate transmit power among different channels. The matrices in

equation 2 are power matrices, not beamforming matrices. Thus, equation 2 does not imply any direct relationship between the transmit power and beamforming.

It is submitted in view of the foregoing that the combination of *Kim* and *Hwang* does not teach or suggest each of the features of Claims 1, 9 and 17, arranged as they are in the claims. For at least these reasons, Appellant respectfully submits that Claims 1, 9 and 17 (and all claims that depend therefrom) are not obvious over the prior art of record. Accordingly, Appellants respectfully request the withdrawal of the \$103(a) rejection and full allowance of Claims 1, 3, 4, 7, 8, 9, 11, 12, 17 and 18.

## E. CLAIMS 5, 6, 13, 14, 19 and 20 as rejected using KIM, HWANG and MA

The Examiner has not shown that the combination of *Kim*, *Hwang* and *Ma* teaches or suggests all of the elements of Claims 5, 6, 13, 14, 19 and 20 and therefore has failed to establish a *prima facie* case of obviousness with respect to Claims 5, 6, 13, 14, 19 and 20.

The aforementioned Claims 5, 6, 13, 14, 19 and 20 recite all of the exemplary features discussed above with respect to the rejection of independent Claims 1, 9 and 17. Therefore, the rejections of Claims 5, 6, 13, 14, 19 and 20 are overcome for at least the same reasons given above with respect to the rejections of Claims 1, 9 and 17.

Therefore, Appellant respectfully submits the Examiner has not made a *prima facie* case that the combination of *Kim*, *Hwang* and *Ma* teaches or suggests Appellants' invention, as recited in Claims 5, 6, 13, 14, 19 and 20. Accordingly, Appellants respectfully request the withdrawal of the § 103 rejection and full allowance of Claims 5, 6, 13, 14, 19 and 20.

# F. CLAIMS 2, 10, 15 and 16 as rejected using KIM, HWANG and REINHARDT

The Examiner has not shown that the combination of *Kim*, *Hwang* and *Reinhardt* teaches or suggests all of the elements of Claims 2, 10, 15 and 16 and therefore has failed to establish a *prima facie* case of obviousness with respect to Claims 2, 10, 15 and 16.

The aforementioned Claims 2, 10, 15 and 16 recite all of the exemplary features discussed above with respect to the rejection of independent Claims 1 and 9. Therefore, the rejections of Claims 2, 10, 15 and 16 are overcome for at least the same reasons given above with respect to the rejections of Claims 1 and 9.

Therefore, Appellant respectfully submits the Examiner has not made a *prima facie* case that the combination of *Kim*, *Hwang* and *Reinhardt* teaches or suggests Appellants' invention, as recited in Claims 2, 10, 15 and 16. Accordingly, Appellants respectfully request the withdrawal of the § 103 rejection and full allowance of Claims 2, 10, 15 and 16.

CONCLUSION

The Appellants have demonstrated that the present invention as claimed is clearly

distinguishable over the prior art cited of record. Therefore, the Appellants respectfully

request the Board of Patent Appeals and Interferences to reverse the final rejection of the

Examiner and instruct the Examiner to issue a notice of allowance of all claims.

Respectfully submitted,

Date: July 20, 2009

/Holly L. Rudnick/Reg. No. 43,065 Holly L. Rudnick

Attorney for Applicant

Garlick, Harrison & Markison P.O. Box 160727 Austin, Texas 78716 (Direct) (214) 387-8097 (Fax) (214) 387-7949

(Email hrudnick@texaspatents.com)

16

## **CLAIMS APPENDIX**

 A method for feeding back transmitter beamforming information from a receiving wireless communication device to a transmitting wireless communication device, the method comprising:

the receiving wireless communication device receiving a preamble sequence from the transmitting wireless device;

the receiving wireless device estimating a channel response based upon the preamble sequence;

the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U);

the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information; and

the receiving wireless device wirelessly sending the transmitter beamforming information to the transmitting wireless device.

2. The method of claim 1 wherein the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U) comprises:

the receiving wireless device producing the estimated transmitter beamforming unitary matrix (V) in Cartesian coordinates; and

the receiving wireless device converting the estimated transmitter beamforming unitary matrix (V) to polar coordinates.

3. The method of claim 1 wherein the channel response (H), estimated transmitter beamforming unitary matrix (V), and the receiver beamforming unitary matrix (U) are related by the equation:

H = UDV\*

where, D is a diagonal matrix.

- 4. The method of claim 3, wherein the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U) comprises performing a Singular Value Decomposition (SVD) operation.
- 5. The method of claim 1, wherein the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information comprises the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) using a QR decomposition technique.
- 6. The method of claim 5, wherein the QR decomposition technique comprises a Givens Rotation operation performed according to the equation:

$$V = \prod_{i=1}^{M} \left[ D_i \begin{pmatrix} 1_{i-1} & e^{j\phi_{ii}} & \dots & e^{j\phi_{iN}} \end{pmatrix} \prod_{j=i}^{N-1} G_j (\psi_{i,j}) \right] \times \widetilde{I}_{NxM}$$

Where:

D<sub>i</sub> is an NxN diagonal matrix with diagonal components in arguments;

 $I_{NxM}$  is an NxM identity matrix, where  $(I)_{ii} = 1$  for i=1,..., min(M,N); and

wherein the transmitter beamforming information includes angles corresponding to elements of the diagonal matrix D and elements of the Givens Rotation.

7. The method of claim 1, wherein: the transmitting wireless device transmits on N antennas; and the receiving wireless device receives on M antennas.

- 8. The method of claim 1, wherein at least one of the transmitting wireless device and the receiving wireless device supports Multiple Input Multiple Output (MIMO) operations.
  - 9. A wireless communication device comprising:

a plurality of Radio Frequency (RF) components operable to receive an RF signal and to convert the RF signal to a baseband signal; and

a baseband processing module operable to:

receive a preamble sequence carried by the baseband signal;

estimate a channel response based upon the preamble sequence;

determine an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U);

decompose the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information; and

form a baseband signal employed by the plurality of RF components to wirelessly send the transmitter beamforming information to the transmitting wireless device.

10. The wireless communication device of claim 9, wherein in determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U), the baseband processing module is operable to:

produce the estimated transmitter beamforming unitary matrix (V) in Cartesian coordinates; and

convert the estimated transmitter beamforming unitary matrix (V) to polar coordinates.

11. The wireless communication device of claim 9, wherein the channel response (H), estimated transmitter beamforming unitary matrix (V), and the receiver beamforming unitary matrix (U) are related by the equation:

H = UDV\*

where, D is a diagonal matrix.

- 12. The wireless communication device of claim 9, wherein in determining the estimated transmitter beamforming unitary matrix (V) based upon the channel response and the receiver beamforming unitary matrix (U), the baseband processing module performs Singular Value Decomposition (SVD) operations.
- 13. The wireless communication device of claim 9, wherein in decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information, the baseband processing module decomposes the estimated transmitter beamforming unitary matrix (V) using a QR decomposition technique.
- 14. The wireless communication device of claim 13, wherein the QR decomposition technique comprises a Givens Rotation operation performed according to the equation:

$$V = \prod_{i=1}^{M} \left[ D_i \begin{pmatrix} 1_{i-1} & e^{j\phi_{ii}} & \dots & e^{j\phi_{iN}} \end{pmatrix} \prod_{j=i}^{N-1} G_j (\psi_{i,j}) \right] \times \widetilde{I}_{NxM}$$

Where:

D<sub>i</sub> is an NxN diagonal matrix with diagonal components in arguments;

 $I_{NxM}$  is an NxM identity matrix, where  $(I)_{ii} = 1$  for i=1,..., min(M,N); and

wherein the transmitter beamforming information includes angles corresponding to elements of the diagonal matrix D and elements of the Givens Rotation.

- 15. The wireless communication device of claim 10, wherein: the transmitting wireless device transmits on N antennas; and the wireless communication device includes M antennas.
- 16. The wireless communication device of claim 10, wherein the wireless communication device supports Multiple Input Multiple Output (MIMO) operations.

17. A method for feeding back transmitter beamforming information from a receiving wireless communication device to a transmitting wireless communication device, the method comprising:

the receiving wireless communication device receiving a preamble sequence from the transmitting wireless device;

the receiving wireless device estimating a channel response based upon the preamble sequence;

the receiving wireless device decomposing the channel response based upon the channel response and a receiver beamforming unitary matrix (U) to produce an estimated transmitter beamforming unitary matrix (V);

the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information; and

the receiving wireless device wirelessly sending the transmitter beamforming information to the transmitting wireless device.

- 18. The method of claim 17, wherein the receiving wireless device decomposing the channel response based upon the channel response and a receiver beamforming unitary matrix (U) to produce an estimated transmitter beamforming unitary matrix (V) includes performing a Singular Value Decomposition (SVD) operation.
- 19. The method of claim 17, wherein the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information comprises the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) using a Givens Rotation operation performed according to the equation:

$$V = \prod_{i=1}^{M} \left[ D_i \begin{pmatrix} 1_{i-1} & e^{j\phi_{ii}} & \dots & e^{j\phi_{iN}} \end{pmatrix} \prod_{j=i}^{N-1} G_j (\psi_{i,j}) \right] \times \widetilde{I}_{NxM}$$

Where:

 $D_{i}\ is\ an\ NxN\ diagonal\ matrix\ with\ diagonal\ components\ in\ arguments;$ 

 $I_{NxM}$  is an NxM identity matrix, where  $(I)_{ii} = 1$  for  $i=1,...,\min(M,N)$ ; and

wherein the transmitter beamforming information includes angles corresponding to elements of the diagonal matrix D and elements of the Givens Rotation.

20. The method of claim 19, wherein the transmitter beamforming information comprises element values of the diagonal matrix D and element values of the Givens Rotation matrix.

# EVIDENCE APPENDIX

None.

# RELATED PROCEEDING APPENDIX

None.

Electronic Patent Application Fee Transmittal						
Application Number:	11:	11237341				
Filing Date:	28-	28-Sep-2005				
Title of Invention:	Efficient feedback of channel information in a closed loop beamforming wireless communication system				op beamforming	
First Named Inventor/Applicant Name:	Ca	rlos Aldana				
Filer:	Но	lly L. Rudnick/Sherr	y Wolf McWhin	nie		
Attorney Docket Number:	ttorney Docket Number: BP4880					
Filed as Large Entity						
Utility under 35 USC 111(a) Filing Fees						
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)	
Basic Filing:						
Pages:						
Claims:						
Miscellaneous-Filing:						
Petition:						
Patent-Appeals-and-Interference:						
Filing a brief in support of an appeal 1402 1 540 540						
Post-Allowance-and-Post-Issuance:						
Extension-of-Time:						

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Miscellaneous:				
Total in USD (\$)			540	

Electronic Acknowledgement Receipt				
EFS ID:	5735018			
Application Number:	11237341			
International Application Number:				
Confirmation Number:	6712			
Title of Invention:	Efficient feedback of channel information in a closed loop beamforming wireless communication system			
First Named Inventor/Applicant Name:	Carlos Aldana			
Customer Number:	51472			
Filer:	Holly L. Rudnick/Sherry Wolf McWhinnie			
Filer Authorized By:	Holly L. Rudnick			
Attorney Docket Number:	BP4880			
Receipt Date:	20-JUL-2009			
Filing Date:	28-SEP-2005			
Time Stamp:	17:34:07			
Application Type:	Utility under 35 USC 111(a)			

# **Payment information:**

Submitted with Payment	yes
Payment Type	Credit Card
Payment was successfully received in RAM	\$540
RAM confirmation Number	4061
Deposit Account	502126
Authorized User	MCWHINNIE,SHERRY

The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:

Charge any Additional Fees required under 37 C.F.R. Section 1.16 (National application filing, search, and examination fees)

Charge any Additional Fees required under 37 C.F.R. Section 1.17 (Patent application and reexamination processing fees)

Charge any Additional Fees required under 37 C.F.R. Section 1.21 (Miscellaneous fees and charges)

## File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1 Appeal Brief Filed	Appeal Brief Filed	BP4880_Appeal_Brief_0720200	83581	no	24
	9.pdf	5f4a23494e390b1bdc2a524477db2903098 8edc8	l I	24	
Warnings:					
Information:					
2	Fee Worksheet (PTO-875)	fee-info.pdf	30054	no	2
	, , , , , , , , , , , , , , , , , , , ,	fa63269e34cca1707e506847a841d59b43b 24aae			
Warnings:					
Information:					
		Total Files Size (in bytes)	1	13635	

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

#### New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

#### National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

#### New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
11/237,341	09/28/2005	Carlos Aldana	BP4880	6712		
	7590 06/19/200 RRISON & MARKISO		EXAMINER			
P.O. BOX 1607	727	NEFF, MICHAEL R				
AUSTIN, TX 78716-0727		78/10-0/2/		PAPER NUMBER		
		2611				
			MAIL DATE	DELIVERY MODE		
			06/19/2009	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

# Notice of Panel Decision from Pre-Appeal Brief Review Application/Control No. Applicant(s)/Patent under Reexamination ALDANA ET AL. Art Unit 2611

This is in response to the Pre-Appeal Brief Request for Review filed 23 April 2009. 1. Improper Request – The Request is improper and a conference will not be held for the following reason(s): The Notice of Appeal has not been filed concurrent with the Pre-Appeal Brief Request. The request does not include reasons why a review is appropriate. A proposed amendment is included with the Pre-Appeal Brief request. Other: The time period for filing a response continues to run from the receipt date of the Notice of Appeal or from the mail date of the last Office communication, if no Notice of Appeal has been received. 2. Proceed to Board of Patent Appeals and Interferences – A Pre-Appeal Brief conference has been held. The application remains under appeal because there is at least one actual issue for appeal. Applicant is required to submit an appeal brief in accordance with 37 CFR 41.37. The time period for filing an appeal brief will be reset to be one month from mailing this decision, or the balance of the two-month time period running from the receipt of the notice of appeal, whichever is greater. Further, the time period for filing of the appeal brief is extendible under 37 CFR 1.136 based upon the mail date of this decision or the receipt date of the notice of appeal, as applicable. The panel has determined the status of the claim(s) is as follows: Claim(s) allowed: Claim(s) objected to: Claim(s) rejected: 1-20. Claim(s) withdrawn from consideration: 3. Allowable application – A conference has been held. The rejection is withdrawn and a Notice of Allowance will be mailed. Prosecution on the merits remains closed. No further action is required by applicant at this time. 4. Reopen Prosecution – A conference has been held. The rejection is withdrawn and a new Office action will be mailed. No further action is required by applicant at this time. All participants: (3)Chieh Fan. (1) SHUWANG LIU. (2) Michael Neff. (4)\_\_\_ /Shuwang Liu/ /Chieh M Fan/ Supervisory Patent Examiner, Art Supervisory Patent Examiner, Art Unit 2611 Unit 2611

U.S. Patent and Trademark Office

Part of Paper No. 20090615

PTO/SB/33 (01-09)
Approved for use through 02/28/2009. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE Doc Code: AP.PRE.REQ

Onder the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.    Docket Number (Optional)				
PRE-APPEAL BRIEF REQUEST FOR REVIEW		<b>,</b> ,		
		BP4880		
I hereby certify that this correspondence is being deposited with the	Application N	umber	Filed	
United States Postal Service with sufficient postage as first class mail in an envelope addressed to "Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450" [37 CFR 1.8(a)]	11/237,341		2005-09-28	
on	First Named	nventor	·	
Signature	Carlos Alda	ana		
	Art Unit	E	Examiner	
Typed or printed name	2611		Michael R. Neff	
Applicant requests review of the final rejection in the above-identified application. No amendments are being filed with this request.				
This request is being filed with a notice of appeal.				
The review is requested for the reason(s) stated on the attached sheet(s).  Note: No more than five (5) pages may be provided.				
I am the	/Holly	L. Rudnick/		
applicant/inventor.		;	Signature	
assignee of record of the entire interest.  See 37 CFR 3.71. Statement under 37 CFR 3.73(b) is enclosed.	Holly	L. Rudnick		
(Form PTO/SB/96)		Typed	or printed name	
attorney or agent of record. 43,065	(214)	387-8097		
		Telep	phone number	
attorney or agent acting under 37 CFR 1.34.	April	23, 2009		
Registration number if acting under 37 CFR 1.34			Date	
NOTE: Signatures of all the inventors or assignees of record of the entire interest or their representative(s) are required. Submit multiple forms if more than one signature is required, see below*.				

This collection of information is required by 35 U.S.C. 132. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11, 1.14 and 41.6. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Mail Stop AF, Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s):Carlos AldanaDocket:BP4880Serial No.:11/237,341Art Unit:2611

Filed: September 28, 2005 Examiner: Michael R. Neff

**Title:** Efficient Feedback of Channel Information in a Closed Loop Beamforming

Wireless Communication System

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

# ARGUMENT ACCOMPANYING THE PRE-APPEAL BRIEF REQUEST FOR REVIEW

Sir:

Submitted with the Pre-Appeal Brief Request for Review are these arguments and remarks, which are being filed together with a Notice of Appeal, accompanied by the appropriate fee, and before the filing of an Appeal Brief. A Final Office Action was mailed on January 23, 2009, in which Claims 1-20 were pending in the application.

In the Final Office Action, the Examiner reasserted the rejections of Claims 1-20. In particular, Claims 1, 3, 4, 7, 8, 9, 11, 12, 17 and 18 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Kim et al. (US Patent Application Publication No. 2002/0187753) in view of Hwang et al. (U.S. Patent Application Publication No. 2004/0042558), Claims 5, 6, 13, 14, 19 and 20 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Kim et al. and Hwang et al. in view of Ma et al. (US Publication "A unified algebraic transformation approach for parallel recursive and adaptive filtering and SVD algorithms", IEEE 2001) and Claims 2, 10, 15 and 16 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Kim et al. and Hwang et al. in view of Reinhardt (U.S. Patent No. 5,541,607).

Applicant respectfully believes that there is a clear deficiency in the prima facie case in support of these rejections and requests review of the allowability of claims.

Independent Claim 1 is provided below as a representative claim:

1. A method for feeding back transmitter beamforming information from a receiving wireless communication device to a transmitting wireless communication device, the method comprising:

the receiving wireless communication device receiving a preamble sequence from the transmitting wireless device;

the receiving wireless device estimating a channel response based upon the preamble sequence;

the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U);

the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information; and

the receiving wireless device wirelessly sending the transmitter beamforming information to the transmitting wireless device

In the Final Office Action, the Examiner stated that "although the disclosure [of Kim] does not explicitly state 'beamforming', the Examiner interprets the decomposition means as pointed out in paragraph 0009 and further cited areas which provide for the determination of feedback information which directly effects the functionality of the transmitter antenna array properties to fully encompass the claimed limitations as currently stated."

However, as Applicant argued in response to the Final Office Action, the decomposition described in paragraph [0009] of Kim et al. and all other cited passages of Kim et al. merely refer to a method of determining the "transmission power" to be allocated to each of the transmit

antennas in order to cancel the interference between the signals produced by the antennas. See,

Kim et al., paragraphs [0008], [0009]-[0013], [0017], [0019], [0020], [0023] and [0065].

For example, paragraph [0019] of Kim et al. states that the receiver includes "an

allocation power calculator for calculating the transmission power to be allocated to each of the

base-band signals of the plurality of first transmitting antennae using the estimated channel

response" (emphasis added). The allocation power calculator is further explained in paragraph

[0020] of Kim et al.: "The allocation power calculator preferably determines powers  $p_1$ ,  $p_2$ , ...,

 $p_{nT}$ ; which maximize channel capacity  $C_{prop}$  as the <u>transmission power</u> to be allocated to the

base-band signals of the plurality of first transmitting antennae" (emphasis added).

As another example, paragraph [0023] of Kim et al. describes the method of Kim et al. as

"a radio communication method performed by such a radio communication apparatus having

maximized channel capacity, including: allocating transmission power of each of a plurality of

base-band signals of a plurality of first transmitting antennae, which contain an information

signal given from outside, using feedback information recovered from a feedback signal,

modulating the plurality of base-band signals with the allocated transmission power, converting

the modulated base-band signals into RF signals, and transmitting the RF signals; and estimating

the channel response experienced during the transmission of the RF signals, recovering the

information signal from the RF signals using the estimated channel response, and transmitting

the feedback signal containing information regarding the transmission power to be allocated,

calculated using the estimated channel response, to the transmitter by radio" (emphasis added).

As can be seen from the above cited passages, Kim et al. only teaches systems and

methods for a receiver to calculate transmit power information (e.g., the transmission power to

be allocated by a transmitter to transmitting antennae) and for feeding back the calculated

transmit power information to the transmitter. By contrast, the present invention is directed to

systems and method for "feeding back transmitter beamforming information." Beamforming is

defined in the specification on page 4 as referring to "shifting a signal in time or phase." This

has nothing to do with the transmit power. Thus, a reference (i.e., Kim et al.) that teaches

determining transmitter power information does not teach or suggest any mechanism for

determining "transmitter beamforming information."

More specifically, Kim et al. does not teach or suggest at least the following features

recited in independent Claim 1 (and similarly recited in independent Claims 9 and 17) (1) "the

receiving wireless device determining an estimated transmitter beamforming unitary matrix (V)

based upon the channel response and a receiver beamforming unitary matrix (U);" and (2) "the

receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V)

to produce the transmitter beamforming information." Moreover, Kim et al. in combination with

Hwang et al. also does not teach or suggest the above-recited features.

In the Advisory Action mailed on April 2, 2009, the Examiner stated that "accounting for

equation 2 [in Kim et al.], the transmit power can be seen to directly effect the beamforming

matrices." However, equation 2 in Kim et al. merely describes a relationship between matrices

used to allocate transmit power among different channels. The matrices in equation 2 are power

matrices, not beamforming matrices. Thus, equation 2 does not imply any direct relationship

between the transmit power and beamforming.

In view of the foregoing discussion, Applicant respectfully submits that the combination

of Kim et al. and Hwang et al. does not teach or suggest each and every element of independent

Claims 1, 9 and 17 (and their dependent claims) arranged as they are in the claims. Accordingly,

4

MediaTek Exhibit 1002, Page 114 of 516

Attorney Docket No. BP4880 Application No. 11/237,341

Examiner: Michael R. Neff

Applicant respectfully requests that the Examiner withdraw the § 103(a) rejections of Claims 1,

3, 4, 7, 8, 9, 11, 12, 17 and 18.

In addition, the aforementioned Claims 2, 5, 6, 10, 13-16, 19 and 20 recite all of the

exemplary features discussed above with respect to the rejection of Claims 1, 9 and 17.

Therefore, Applicant respectfully submits that Claims 2, 5, 6, 10, 13-16, 19 and 20 are not

obvious over the prior art of record. Accordingly, Applicant respectfully requests that the

Examiner withdraw the § 103 rejection of Claims 2, 5, 6, 10, 13-16, 19 and 20.

CONCLUSION

As a result of the foregoing, the Applicant asserts that the remaining claims in the

Application are in condition for allowance, and respectfully requests an early allowance of such

claims.

The Commissioner is hereby authorized to charge any additional fees connected with this

communication or credit any overpayment to Garlick Harrison & Markison Deposit Account No.

50-2126 (Ref. BP4880).

Dated: April 23, 2009

Respectfully submitted,

GARLICK HARRISON & MARKISON

/Holly L. Rudnick/Reg. No. 43,065

Holly L. Rudnick

Attorney for Applicant

Garlick Harrison & Markison

P.O. Box 160727

Austin, TX 78716-0727 (214) 387-8097/office

(214) 387-7949/facsimile

(e-mail: hrudnick@texaspatents.com)

Electronic Patent Application Fee Transmittal					
Application Number:	11	11237341			
Filing Date:	28	-Sep-2005			
Title of Invention:	Efficient feedback of channel information in a closed loop beamforming wireless communication system				
First Named Inventor/Applicant Name:	Carlos Aldana				
Filer:	Holly L. Rudnick/Melanie Murdock				
Attorney Docket Number:	BP4880				
Filed as Large Entity					
Utility under 35 USC 111(a) Filing Fees					
Description		Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Basic Filing:					
Pages:					
Claims:					
Miscellaneous-Filing:					
Petition:					
Patent-Appeals-and-Interference:					
Notice of appeal		1401	1	540	540
Post-Allowance-and-Post-Issuance:					
Extension-of-Time:					

Description	Fee Code	Quantity	Amount	Sub-Total in USD(\$)
Miscellaneous:				
	Tot	al in USD	(\$)	540

Electronic Acl	Electronic Acknowledgement Receipt		
EFS ID:	5210314		
Application Number:	11237341		
International Application Number:			
Confirmation Number:	6712		
Title of Invention:	Efficient feedback of channel information in a closed loop beamforming wireless communication system		
First Named Inventor/Applicant Name:	Carlos Aldana		
Customer Number:	51472		
Filer:	Holly L. Rudnick/Melanie Murdock		
Filer Authorized By:	Holly L. Rudnick		
Attorney Docket Number:	BP4880		
Receipt Date:	23-APR-2009		
Filing Date:	28-SEP-2005		
Time Stamp:	18:34:07		
Application Type:	Utility under 35 USC 111(a)		

## **Payment information:**

Culturalista di with Dawnsons	
Submitted with Payment	yes
Payment Type	Credit Card
Payment was successfully received in RAM	\$540
RAM confirmation Number	4816
Deposit Account	502126
Authorized User	MURDOCK,MELANIE

The Director of the USPTO is hereby authorized to charge indicated fees and credit any overpayment as follows:

Charge any Additional Fees required under 37 C.F.R. Section 1.16 (National application filing, search, and examination fees)

Charge any Additional Fees required under 37 C.F.R. Section 1.17 (Patent application and reexamination processing fees)

Charge any Additional Fees required under 37 C.F.R. Section 1.21 (Miscellaneous fees and charges)

### File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1	1 Notice of Appeal Filed BP4880_Notice_Apl.pdf		343823		2
1	Notice of Appear Filed	BF4880_Notice_Api.pui	479424b4d928560eb7f25b2ff06b1b7847d be8eb	no	2
Warnings:					
Information:					
2	Due Brief Confessor on version	DD4000 DADD ab 33 mdf	152826		1
2	Pre-Brief Conference request	BP4880_PABR_sb33.pdf	c7802d7840ae80aa0c7ba77caa77b29a13b a8a69	no	1
Warnings:					
Information:					
3	Pre-Brief Conference request	BP4880_PreApl_Brf_Req_Rvw.	110093	no	5
	Tre-bilet Contelence request	pdf	f4c6a42c7a8b5305356304ce4370682a232e 5cde	110	
Warnings:					
Information:					
4	F W (PTO 075)		30006		2
4 Fee Worksheet (PTO-875)	fee-info.pdf	9cadc5dd58bb330e883e3f50a50664676c8 18e12	no	2	
Warnings:		•			
Information:					
		Total Files Size (in bytes)	63	36748	· · ·

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

### New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

### National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

### New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

PTO/SB/31 (03-09)

Approved for use through 04/30/2009. OMB 0651-0031
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE of the a collection of information unless it displays a valid OMB control number.

Onder the Paperwork Reduction Act of 1995, no persons are required to respo	nd to a conection		
NOTICE OF ARREST EDGLATUE SYAMINED T	0	Docket Number (O	otional)
NOTICE OF APPEAL FROM THE EXAMINER TO		DD4000	
THE BOARD OF PATENT APPEALS AND INTERFERI	ENCES	BP4880	
I hereby certify that this correspondence is being facsimile transmitted	In re Applicat	tion of	
to the USPTO or deposited with the United States Postal Service with	Carlos Alc		
sufficient postage as first class mail in an envelope addressed to			lea .
"Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450" [37 CFR 1.8(a)]	Application N 11/237,34		Filed 2005-09-28
on			
	For Efficie	ent Feedback of	f Channel
Signature	Art Unit	Ex	aminer
Typed or printed	2611	l N	lichael R. Neff
name	2011	iv	ilichael II. I <b>V</b> ell
Applicant hereby appeals to the Board of Patent Appeals and Interference	e from the last	decision of the exami	ner
Applicant hereby appears to the Board of Fatent Appears and interference	is nom the last	decision of the exami	ner.
The fee feeth's Netice of Association (OT OFF) 44 (ONE) VAN		,	540.00
The fee for this Notice of Appeal is (37 CFR 41.20(b)(1))		`	<b></b>
Applicant claims small entity status. See 37 CFR 1.27. Therefore, the	ne fee shown ab	ove is reduced	8
by half, and the resulting fee is:		`	·
A check in the amount of the fee is enclosed.			
Payment by credit card. Form PTO-2038 is attached.			
The Director has already been authorized to charge fees in this app	lication to a Do	nosit Account	
The birector has already been authorized to charge lees in this app	ilication to a Dep	DOSIL ACCOUNT.	
The Director is hereby authorized to charge any fees which may be	roquired or ore	udit any avornavment	
The Director is hereby authorized to charge any fees which may be required, or credit any overpayment to Deposit Account No. 50-2126			
A netition for an extension of time under 37 CER 1 136(a) (PTO/SR/22) is enclosed			
A petition for an extension of time under 37 CFR 1.136(a) (PTO/SB/22) is enclosed.			
WARNING: Information on this form may become public. Credi be included on this form. Provide credit card information and a			
be included on this form. Provide credit card information and a	uliforization o	II F 10-2030.	
I am the			
applicant/inventor.	/Holly	L. Rudnick/	
армоституетто.		Si	gnature
assignee of record of the entire interest.	Holly	L. Rudnick	
See 37 CFR 3.71. Statement under 37 CFR 3.73(b) is enclosed. (Form PTO/SB/96)			printed name
,		.,,,	p
attorney or agent of record. 43,065 Registration number	(214)	387-8097	
Registration number		Teleph	one number
· ·			
attorney or agent acting under 37 CFR 1.34.  Registration number if acting under 37 CFR 1.34.	April	23, 2009	
Association number it dealing wheel or or it 1.04.			Date
Lucar of the control			
NOTE: Signatures of all the inventors or assignees of record of the entire Submit multiple forms if more than one signature is required, see below*.		representative(s) ar	e requirea.
*Total of forms are submitted			
*Total of forms are submitted.			

This collection of information is required by 37 CFR 41.31. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11, 1.14 and 41.6. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

### Privacy Act Statement

The **Privacy Act of 1974 (P.L. 93-579)** requires that you be given certain information in connection with your submission of the attached form related to a patent application or patent. Accordingly, pursuant to the requirements of the Act, please be advised that: (1) the general authority for the collection of this information is 35 U.S.C. 2(b)(2); (2) furnishing of the information solicited is voluntary; and (3) the principal purpose for which the information is used by the U.S. Patent and Trademark Office is to process and/or examine your submission related to a patent application or patent. If you do not furnish the requested information, the U.S. Patent and Trademark Office may not be able to process and/or examine your submission, which may result in termination of proceedings or abandonment of the application or expiration of the patent.

The information provided by you in this form will be subject to the following routine uses:

- The information on this form will be treated confidentially to the extent allowed under the Freedom of Information Act (5 U.S.C. 552) and the Privacy Act (5 U.S.C 552a). Records from this system of records may be disclosed to the Department of Justice to determine whether disclosure of these records is required by the Freedom of Information Act.
- A record from this system of records may be disclosed, as a routine use, in the course of
  presenting evidence to a court, magistrate, or administrative tribunal, including disclosures to
  opposing counsel in the course of settlement negotiations.
- A record in this system of records may be disclosed, as a routine use, to a Member of Congress submitting a request involving an individual, to whom the record pertains, when the individual has requested assistance from the Member with respect to the subject matter of the record.
- 4. A record in this system of records may be disclosed, as a routine use, to a contractor of the Agency having need for the information in order to perform a contract. Recipients of information shall be required to comply with the requirements of the Privacy Act of 1974, as amended, pursuant to 5 U.S.C. 552a(m).
- A record related to an International Application filed under the Patent Cooperation Treaty in this system of records may be disclosed, as a routine use, to the International Bureau of the World Intellectual Property Organization, pursuant to the Patent Cooperation Treaty.
- 6. A record in this system of records may be disclosed, as a routine use, to another federal agency for purposes of National Security review (35 U.S.C. 181) and for review pursuant to the Atomic Energy Act (42 U.S.C. 218(c)).
- 7. A record from this system of records may be disclosed, as a routine use, to the Administrator, General Services, or his/her designee, during an inspection of records conducted by GSA as part of that agency's responsibility to recommend improvements in records management practices and programs, under authority of 44 U.S.C. 2904 and 2906. Such disclosure shall be made in accordance with the GSA regulations governing inspection of records for this purpose, and any other relevant (i.e., GSA or Commerce) directive. Such disclosure shall not be used to make determinations about individuals.
- 8. A record from this system of records may be disclosed, as a routine use, to the public after either publication of the application pursuant to 35 U.S.C. 122(b) or issuance of a patent pursuant to 35 U.S.C. 151. Further, a record may be disclosed, subject to the limitations of 37 CFR 1.14, as a routine use, to the public if the record was filed in an application which became abandoned or in which the proceedings were terminated and which application is referenced by either a published application, an application open to public inspection or an issued patent.
- A record from this system of records may be disclosed, as a routine use, to a Federal, State, or local law enforcement agency, if the USPTO becomes aware of a violation or potential violation of law or regulation.

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
11/237,341	09/28/2005	Carlos Aldana	BP4880	6712
	7590 04/02/200 RRISON & MARKISO		EXAM	INER
P.O. BOX 1607 AUSTIN, TX 7	727		NEFF, MI	CHAEL R
AUSTIN, TA /	8/10-0/2/		ART UNIT	PAPER NUMBER
			2611	
			MAIL DATE	DELIVERY MODE
			04/02/2009	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

# Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)	
11/237,341	ALDANA ET AL.	
Examiner	Art Unit	
MICHAEL R. NEFF	2611	

Before the Filing of an Appeal Brief	Examiner	Art Unit	
	MICHAEL R. NEFF	2611	
The MAILING DATE of this communication appe	ears on the cover sheet with the c	orrespondence add	ress
THE REPLY FILED 18 March 2009 FAILS TO PLACE THIS AP	PLICATION IN CONDITION FOR	ALLOWANCE.	
1. The reply was filed after a final rejection, but prior to or on the same day as filing a Notice of Appeal. To avoid abandonment of this application, applicant must timely file one of the following replies: (1) an amendment, affidavit, or other evidence, which places the application in condition for allowance; (2) a Notice of Appeal (with appeal fee) in compliance with 37 CFR 41.31; or (3) a Request for Continued Examination (RCE) in compliance with 37 CFR 1.114. The reply must be filed within one of the following time periods:			hich places the (3) a Request
a) The period for reply expiresmonths from the mailing			
b) The period for reply expires on: (1) the mailing date of this A no event, however, will the statutory period for reply expire is	ater than SIX MONTHS from the mailing	date of the final rejection	n.
Examiner Note: If box 1 is checked, check either box (a) or ( MONTHS OF THE FINAL REJECTION. See MPEP 706.07)  Extensions of time may be obtained under 27 CEP 1.132(a). The data	f).		
Extensions of time may be obtained under 37 CFR 1.136(a). The date have been filed is the date for purposes of determining the period of ext under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the s set forth in (b) above, if checked. Any reply received by the Office later may reduce any earned patent term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL	tension and the corresponding amount of shortened statutory period for reply origing than three months after the mailing date	of the fee. The appropria nally set in the final Offic	ate extension fee e action; or (2) as
	liance with 27 CER 41 27 must be	ilad within two months	of the data of
<ol> <li>The Notice of Appeal was filed on A brief in comp filing the Notice of Appeal (37 CFR 41.37(a)), or any exter Notice of Appeal has been filed, any reply must be filed w</li> </ol>	nsion thereof (37 CFR 41.37(e)), to	avoid dismissal of the	
AMENDMENTS  The present assembles of the defend of the def	out miss to the date of filing a brief	will not be outoned be	
<ol> <li>The proposed amendment(s) filed after a final rejection, the state of the proposed amendment (s) filed after a final rejection, the state of the proposed amendment (s) filed after a final rejection, the state of the proposed amendment (s) filed after a final rejection, the proposed amendment (s) filed after a final rejection, the proposed amendment (s) filed after a final rejection, the proposed amendment (s) filed after a final rejection, the proposed amendment (s) filed after a final rejection, the proposed amendment (s) filed after a final rejection, the proposed amendment (s) filed after a final rejection, the proposed amendment (s) filed after a final rejection, the proposed amendment (s) filed after a final rejection, the proposed amendment (s) filed after a final rejection (s) filed after a filed after</li></ol>	nsideration and/or search (see NOT		cause
(c) They are not deemed to place the application in bet appeal; and/or	**	lucing or simplifying th	ne issues for
(d) They present additional claims without canceling a NOTE: (See 37 CFR 1.116 and 41.33(a)).	corresponding number of finally reje	cted claims.	
4. The amendments are not in compliance with 37 CFR 1.12	21. See attached Notice of Non-Co	mpliant Amendment (I	PTOL-324).
5. Applicant's reply has overcome the following rejection(s):		,	•
<ol> <li>Newly proposed or amended claim(s) would be all non-allowable claim(s).</li> </ol>	owable if submitted in a separate, t	imely filed amendmer	it canceling the
7.  For purposes of appeal, the proposed amendment(s): a) how the new or amended claims would be rejected is proved the status of the claim(s) is (or will be) as follows:		be entered and an ex	planation of
Claim(s) allowed:			
Claim(s) objected to: Claim(s) rejected:			
Claim(s) withdrawn from consideration:			
AFFIDAVIT OR OTHER EVIDENCE			
8. The affidavit or other evidence filed after a final action, but before or on the date of filing a Notice of Appeal will <u>not</u> be entered because applicant failed to provide a showing of good and sufficient reasons why the affidavit or other evidence is necessary and			
was not earlier presented. See 37 CFR 1.116(e).  9. The affidavit or other evidence filed after the date of filing a Notice of Appeal, but prior to the date of filing a brief, will not be entered because the affidavit or other evidence failed to overcome all rejections under appeal and/or appellant fails to provide a			
showing a good and sufficient reasons why it is necessary  10. The affidavit or other evidence is entered. An explanation	•	, ,, ,	
REQUEST FOR RECONSIDERATION/OTHER		•	
11. The request for reconsideration has been considered but does NOT place the application in condition for allowance because:  The examiner has carefully reviewed the applicants arguments but firmly believes that the previously provided grounds of			ounds of
rejection is proper for the claimed limitations. The applicant's argument is directed towards the limitation of feeding back beamforming information to the transmitter side of the communication device. Looking at the Kim reference previously provided the examiner maintains the rejection is proper, considering passages at paragraphs 0009 and 0017 wherein accounting for equation 2, the transmit power can be seen to directly effect the beamforming matrices. Therefore the Examiner has maintained all previously provided grounds of rejection			iously provided ounting for
12. Note the attached Information Disclosure Statement(s).	(PTO/SB/08) Paper No(s)		
13. Other:			

### Continuation Sheet (PTOL-303)

/Shuwang Liu/ Supervisory Patent Examiner, Art Unit 2611

/MICHAEL R. NEFF/ Examiner, Art Unit 2611

Application No.

U.S. Patent and Trademark Office PTOL-303 (Rev. 08-06)

Advisory Action Before the Filing of an Appeal Brief

Part of Paper No. 20090330

DOCKET NO. BP4880

Customer No. 51,472

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Carlos Aldana

Serial No. 11/237,341

Filed: September 28, 2005

For: Efficient Feedback of Channel Information in a

Closed Loop Beamforming Wireless Communication

System

Art Unit.: 2611

Examiner: Michael R. Neff

Mail Stop AF

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

RESPONSE TO OFFICIAL ACTION UNDER 37 C.F.R. § 1.116

Sir:

Applicant hereby submits this Response to the Final Office Action having a

mailed date of January 23, 2009, and makes the following arguments and remarks in

response thereto. As such, reconsideration of the action and allowance of the present

application are respectfully requested and are believed to be appropriate in view of the

following:

Amendments to the Specification – N/A;

Amendments to the Claims – N/A;

Amendments to the Drawings – N/A; and

**Remarks** beginning on page **2** of this paper.

1

MediaTek Exhibit 1002, Page 125 of 516

### REMARKS/ARGUMENTS

Claims 1-20 remain pending in the present application. No claims have been amended. Applicant respectfully requests favorable reconsideration of the claims in view of the following remarks.

Claims 1, 3, 4, 7, 8, 9, 11, 12, 17 and 18 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Kim et al. (US Patent Application Publication No. 2002/0187753) in view of Hwang et al. (U.S. Patent Application Publication No. 2004/0042558). Applicant respectfully traverses these rejections.

In the Final Office Action, the Examiner stated that "although the disclosure [of Kim] does not explicitly state 'beamforming', the Examiner interprets the decomposition means as pointed out in paragraph 0009 and further cited areas which provide for the determination of feedback information which directly effects the functionality of the transmitter antenna array properties to fully encompass the claimed limitations as currently stated."

Applicant respectfully disagrees. The decomposition described in paragraph [0009] of Kim et al. and all other cited passages of Kim et al. merely refer to a method of determining the "transmission power" to be allocated to each of the transmit antennas in order to cancel the interference between the signals produced by the antennas. See, Kim et al., paragraphs [0008], [0009]-[0013], [0017], [0019], [0020], [0023] and [0065].

For example, paragraph [0019] of Kim et al. states that the receiver includes "an allocation power calculator for calculating the <u>transmission power</u> to be allocated to each of the base-band signals of the plurality of first transmitting antennae using the estimated channel response" (emphasis added). The allocation power calculator is further

explained in paragraph [0020] of Kim et al.: "The allocation power calculator preferably determines powers  $p_1$ ,  $p_2$ , ...,  $p_{nT}$ ; which maximize channel capacity  $C_{prop}$  as the <u>transmission power</u> to be allocated to the base-band signals of the plurality of first transmitting antennae" (emphasis added).

As another example, paragraph [0023] of Kim et al. describes the method of Kim et al. as "a radio communication method performed by such a radio communication apparatus having maximized channel capacity, including: allocating transmission power of each of a plurality of base-band signals of a plurality of first transmitting antennae, which contain an information signal given from outside, using feedback information recovered from a feedback signal, modulating the plurality of base-band signals with the allocated transmission power, converting the modulated base-band signals into RF signals, and transmitting the RF signals; and estimating the channel response experienced during the transmission of the RF signals, recovering the information signal from the RF signals using the estimated channel response, and transmitting the feedback signal containing information regarding the transmission power to be allocated, calculated using the estimated channel response, to the transmitter by radio" (emphasis added).

As can be seen from the above cited passages, Kim et al. only teaches systems and methods for a receiver to calculate transmit power information (e.g., the transmission power to be allocated by a transmitter to transmitting antennae) and for feeding back the calculated transmit power information to the transmitter. By contrast, the present invention is directed to systems and method for "feeding back transmitter <u>beamforming</u> information." Beamforming is defined in the specification on page 4 as referring to "shifting a signal in time or phase." This has nothing to do with the transmit power.

Thus, a reference (i.e., Kim et al.) that teaches determining transmitter power information does not teach or suggest any mechanism for determining "transmitter beamforming information."

More specifically, Kim et al. does not teach or suggest at least the following features recited in independent Claim 1 (and similarly recited in independent Claims 9 and 17) (1) "the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U);" and (2) "the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information." Moreover, Kim et al. in combination with Hwang et al. also does not teach or suggest the above-recited features.

In view of the foregoing discussion, Applicant respectfully submits that the combination of Kim et al. and Hwang et al. does not teach or suggest each and every element of independent Claims 1, 9 and 17 (and their dependent claims) arranged as they are in the claims. Accordingly, Applicant respectfully requests that the Examiner withdraw the § 103(a) rejections of Claims 1, 3, 4, 7, 8, 9, 11, 12, 17 and 18.

Claims 5, 6, 13, 14, 19 and 20 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Kim et al. and Hwang et al. in view of Ma et al. (US Publication "A unified algebraic transformation approach for parallel recursive and adaptive filtering and SVD algorithms", IEEE 2001). In addition, Claims 2, 10, 15 and 16 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Kim et al. and Hwang et al. in view of Reinhardt (U.S. Patent No. 5,541,607).

Appl. No. 11/237,341 Atty. Docket No. BP4880

The aforementioned Claims 2, 5, 6, 10, 13-16, 19 and 20 are dependent upon

claims that Applicant believes are now allowable. Therefore, for at least the same

reasons given above with respect to the rejections of Claims 1, 9 and 17, Applicant

respectfully submits that Claims 2, 5, 6, 10, 13-16, 19 and 20 are not obvious over the

prior art of record. Accordingly, Applicant respectfully requests that the Examiner

withdraw the § 103 rejection of Claims 2, 5, 6, 10, 13-16, 19 and 20.

**CONCLUSION** 

As a result of the foregoing, the Applicant asserts that the remaining Claims in the

Application are in condition for allowance, and respectfully requests an early allowance

of such Claims.

The Commissioner is hereby authorized to charge any additional fees connected

with this communication or credit any overpayment to Garlick Harrison & Markison

Deposit Account No. 50-2126 (Ref. BP4880).

Respectfully submitted,

Date: March 18, 2009

/Holly L. Rudnick/Reg. No. 43,065

Holly L. Rudnick

Attorney for Applicant

**Garlick Harrison & Markison** 

P.O. Box 160727

Austin, TX 78716-0727

(214) 387-8097/office

(214) 387-7949/facsimile

5

MediaTek Exhibit 1002, Page 129 of 516

Electronic Acknowledgement Receipt		
EFS ID:	4986527	
Application Number:	11237341	
International Application Number:		
Confirmation Number:	6712	
Title of Invention:	Efficient feedback of channel information in a closed loop beamforming wireless communication system	
First Named Inventor/Applicant Name:	Carlos Aldana	
Customer Number:	51472	
Filer:	Holly L. Rudnick/Sherry Wolf McWhinnie	
Filer Authorized By:	Holly L. Rudnick	
Attorney Docket Number:	BP4880	
Receipt Date:	18-MAR-2009	
Filing Date:	28-SEP-2005	
Time Stamp:	08:45:34	
Application Type:	Utility under 35 USC 111(a)	

# Payment information:

Submitted with Payment	no
------------------------	----

# File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1		BP4880_Resp_to_Final_OA_03 182009.pdf	<b>22237</b> 35a66ed9cbd44d054cf81bebfd335a7368fe d388	yes	5

	Multipart Description/PDF files in .zip description					
	Document Description	Start	<b>End</b>			
	Amendment After Final	1				
	Applicant Arguments/Remarks Made in an Amendment	2	5			
Warnings:		-				
Information:						
	Total Files Size (in bytes):	22	237			

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

### New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

### National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

### New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

PTO/SB/06 (07-06)
Approved for use through 1/31/2007. OMB 0651-0032
U.S. Patent and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

PATENT APPLICATION FEE DETERMINATION RECORD Substitute for Form PTO-875					Α	Application or Docket Number 11/237,341		Filing Date 09/28/2005		To be Mailed		
	APPLICATION AS FILED – PART I  (Column 1) (Column 2) SMALL ENTITY OR SMALL ENTITY											
			NUM	MBER EXTRA		RATE (\$)	FEE (\$)		RATE (\$)	FEE (\$)		
BASIC FEE (37 CFR 1.16(a), (b), or (c))		or (c))	N/A			N/A		N/A		1	N/A	
	SEARCH FEE (37 CFR 1.16(k), (i), (	or (m))	N/A	N/A			N/A			N/A		
	EXAMINATION FE (37 CFR 1.16(o), (p),		N/A		N/A			N/A			N/A	
	ΓAL CLAIMS CFR 1.16(i))		mir	nus 20 = *			x \$ =		OR	x \$ =		
	EPENDENT CLAIM CFR 1.16(h))			minus 3 = *			X \$ =		]	x \$ =		
	If the specification and drawings exceed 100 sheets of paper, the application size fee due is \$250 (\$125 for small entity) for each additional 50 sheets or fraction thereof. See 35 U.S.C. 41(a)(1)(G) and 37 CFR 1.16(s).											
Ш	MULTIPLE DEPEN	IDENT CLAIM PR	ESENT (3	7 CFR 1.16(j))			П			1		
* If	the difference in colu	ımn 1 is less than	zero, ente	r "0" in colum	n 2.			TOTAL		]	TOTAL	
APPLICATION AS AMENDED - PART II  (Column 1) (Column 2) (Column 3)					SMAL	L ENTITY	OR		ER THAN ALL ENTITY			
AMENDMENT	03/18/2009	CLAIMS REMAINING AFTER AMENDMENT		HIGHEST NUMBER PREVIOUS PAID FOR	LY	PRESENT EXTRA		RATE (\$)	Additional Fee (\$)		RATE (\$)	ADDITIONAL FEE (\$)
ME	Total (37 CFR 1.16(i))	* 20	Minus	** 20		= 0		x \$ =		OR	X \$52=	0
Ä	Independent (37 CFR 1.16(h))	* 3	Minus	***3		= 0		x \$ =		OR	X \$220=	0
₹MI	Application Si	ze Fee (37 CFR 1	.16(s))									
FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))								OR				
							TOTAL ADD'L FEE		OR	TOTAL ADD'L FEE	0	
		(Column 1)		(Column 2	2)	(Column 3)						
⊥		CLAIMS REMAINING AFTER AMENDMENT		HIGHES' NUMBER PREVIOUS PAID FO	R SLY	PRESENT EXTRA		RATE (\$)	ADDITIONAL FEE (\$)		RATE (\$)	ADDITIONAL FEE (\$)
EN.	Total (37 CFR 1.16(i))	*	Minus	**		=		x \$ =		OR	x \$ =	
DMENT	Independent (37 CFR 1.16(h))	*	Minus	***		=		x \$ =		OR	x \$ =	
	Application Si	ze Fee (37 CFR 1	.16(s))							]		
Application Size Fee (37 CFR 1.16(s))  FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.16(j))							OR					
TOTAL ADD'L FEE							OR	TOTAL ADD'L FEE				
* If the entry in column 1 is less than the entry in column 2, write "0" in column 3.  ** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20".  *** If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3".  The "Highest Number Previously Paid For" (Total or Independent) is the highest number found in the appropriate box in column 1.												

This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.			
ATEICATION NO.	TENODATE	TIKST WAVED HVERTOR	ATTORNET BOCKET NO.	CONTINUATION NO.			
11/237,341	11/237,341 09/28/2005 Carlos Aldana		BP4880	6712			
	7590 01/23/200 RRISON & MARKISO		EXAMINER				
P.O. BOX 1607		NEFF, MICHAEL R					
A031IN, 12 /	AUSTIN, TX 78716-0727			PAPER NUMBER			
		2611					
			MAIL DATE	DELIVERY MODE			
			01/23/2009	PAPER			

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)			
Office Addison Occurrence	11/237,341	ALDANA ET AL.			
Office Action Summary	Examiner	Art Unit			
	MICHAEL R. NEFF	2611			
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address			
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING D.  - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tin will apply and will expire SIX (6) MONTHS from , cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 05 N	ovember 2008.				
2a)☑ This action is <b>FINAL</b> . 2b)☐ This	action is non-final.				
3) Since this application is in condition for alloward	nce except for formal matters, pro	secution as to the merits is			
closed in accordance with the practice under E	Ex parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.			
Disposition of Claims					
4)⊠ Claim(s) <u>1-20</u> is/are pending in the application					
4a) Of the above claim(s) is/are withdraw	wn from consideration.				
5) Claim(s) is/are allowed.					
6)⊠ Claim(s) <u>1-20</u> is/are rejected.					
7) Claim(s) is/are objected to.					
8) Claim(s) are subject to restriction and/o	r election requirement.				
Application Papers					
9)☐ The specification is objected to by the Examine	r.				
10)☐ The drawing(s) filed on is/are: a)☐ acc	epted or b) $\square$ objected to by the $\square$	Examiner.			
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).					
11)☐ The oath or declaration is objected to by the Ex	caminer. Note the attached Office	Action or form PTO-152.			
Priority under 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>					
Attachment(s)  1) Notice of References Cited (PTO-892)  2) Notice of Draftsperson's Patent Drawing Review (PTO-948)	4)				
Notice of Draftsperson's Patent Drawing Review (PTO-948)     Information Disclosure Statement(s) (PTO/SB/08)     Paper No(s)/Mail Date	5) Notice of Informal P				

U.S. Patent and Trademark Office PTOL-326 (Rev. 08-06)

Office Action Summary

Part of Paper No./Mail Date 20090107

Art Unit: 2611

### DETAILED ACTION

### Response to Arguments

1. Applicant's arguments filed 11/05/2008 have been fully considered but they are not persuasive. The examiner thoroughly reviewed the applicant's arguments but firmly believes that the cited reference reasonably and properly meets the claimed limitation as rejected.

Applicant's argument: "Although Kim et al. does discuss diagonalizing the channel response matrix through singular value decomposition (see, paragraph [0009]), Kim et al. does not teach or suggest any mechanism for decomposing "the estimated transmitter beamforming unitary matrix (V)," as is claimed in the present invention. As such, Kim et al. also does not teach or suggest any mechanism for "producing the transmitter beamforming information" from the decomposed, estimated transmitter beamforming unitary matrix (v)."

Examiner's response: Applicant's arguments fail to comply with 37 CFR 1.111(b) because they amount to a general allegation that the claims define a patentable invention without specifically pointing out how the language of the claims patentably distinguishes them from the references. Regarding the applicant's assertion that the cited prior art fails to disclose the above stated limitations the Examiner respectfully disagrees. Through the originally cited areas of the Kim disclosure, and although the disclosure does not explicitly state 'beamforming', the Examiner interprets the decomposition means as pointed out in paragraph 0009 and further cited areas which provide for the determination of

Art Unit: 2611

feedback information which directly effects the functionality of the transmitter antenna array properties to fully encompass the claimed limitations as currently stated. Therefore the Examiner respectfully maintains the grounds of rejection as previously provided.

### Claim Rejections - 35 USC § 103

- 2. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 3. Claims 1, 3, 4, 7, 8, 9, 11, 12, 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim et al. (herein after Kim) (US Publication 2002/0187753 A1) in view of Hwang et al. (herein after Hwang) (US 2004/0042558 A1).

Re Claims 1 and 17; Kim discloses a method for feeding back transmitter beamforming information from a receiving wireless communication device to a transmitting wireless communication device, the method comprising: the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming matrix (U) (Paragraphs 0007, 0009, 0017, 0019, 0065); the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information (Paragraphs 0009, 0017, 0019 0065); and the receiving wireless device wirelessly sending the transmitter beamforming information to the transmitting wireless device (Abstract; Figure 4; Paragraph 0009, 0017, 0019, 0024);

Art Unit: 2611

however Kim does not explicitly disclose wherein (1) the receiving wireless communication device receiving a preamble sequence from the transmitting wireless device; the receiving wireless device estimating a channel response based upon the preamble sequence; or (2) wherein the receiver beamforming matrix (U) is unitary.

However regarding item (1); Kim does disclose the detection and use of the pilot signal to determine channel response values; providing the following disclosures for the limitations of mention: the receiving wireless communication device receiving a preamble sequence from the transmitting wireless device (Abstract; Figure 4; Paragraphs 0017, 0019, 0024); the receiving wireless device estimating a channel response based upon the preamble sequence (Figure 4; Paragraph 0017, 0019).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made that the pilot and preamble signals would provide functionally equivalent results for the processing of the channel response.

Regarding item (2); Hwang discloses a beamforming device wherein the receiver and transmitter beamforming matrices are unitary and derived from a channel response value (Paragraphs 0027-0029).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made that the use of unitary matrices for both the transmitter and receiver beamforming matrices as disclosed by Hwang, while not explicitly disclosed by Kim; is a common and well known practice for the derivation of beamforming matrices through the decomposition of the channel response values for a given system.

Art Unit: 2611

Re Claim 9; Kim discloses a wireless communication device comprising: a plurality of Radio Frequency (RF) components operable to receive an RF signal and to convert the RF signal to a baseband signal (Paragraph 0019); and a baseband processing module operable to: determine an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming matrix (U) (Paragraphs 0007, 0009, 0017, 0019, 0065); decompose the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information(Paragraphs 0009, 0017, 0019, 0065); and form a baseband signal employed by the plurality of RF components to wirelessly send the transmitter beamforming information to the transmitting wireless device (0017-0019); however Kim does not explicitly disclose receiving a preamble sequence carried by the baseband signal; estimate a channel response based upon the preamble sequence; or (2) wherein the receiver beamforming matrix (U) is unitary.

However regarding item (1); Kim does disclose the detection and use of the pilot signal to determine channel response values; providing the following disclosures for the limitations of mention: receiving a preamble sequence carried by the baseband signal; (Abstract; Figure 4; Paragraphs 0017, 0019, 0024); estimate a channel response based upon the preamble sequence (Figure 4; Paragraph 0017, 0019).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made that the pilot and preamble signals would provide functionally equivalent results for the processing of the channel response.

Art Unit: 2611

Regarding item (2); Hwang discloses a beamforming device wherein the receiver and transmitter beamforming matrices are unitary and derived from a channel response value (Paragraphs 0027-0029).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made that the use of unitary matrices for both the transmitter and receiver beamforming matrices as disclosed by Hwang, while not explicitly disclosed by Kim; is a common and well known practice for the derivation of beamforming matrices through the decomposition of the channel response values for a given system.

Re Claims 3 and 11; the combined disclosures of Kim and Hwang disclose the method of claims 1 and 9; Hwang further discloses wherein the channel response (H), estimated transmitter beamforming unitary matrix (V), and the receiver beamforming unitary matrix (U) are related by the equation: H = UDV\* where, D is a diagonal matrix (Paragraphs 00247-0029).

Re Claims 4, 12 and 18; the combined disclosures of Kim and Hwang disclose the method of claims 3, 9 and 17; Hwang further discloses wherein the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U) comprises performing a Singular Value Decomposition (SVD) operation (0027-0029).

Art Unit: 2611

Re claim 7; the combined disclosures of Kim and Hwang disclose the method of claim 1; Kim further discloses wherein: the transmitting wireless device transmits on N antennas (48; 72); and the receiving wireless device receives on M antennas (60; 40).

Re claim 8; the combined disclosures of Kim and Hwang disclose the method of claim 1; Kim further discloses wherein at least one of the transmitting wireless device and the receiving wireless device supports Multiple Input Multiple Output (MIMO) operations (Figure 1; 48, 60).

4. Claims 5, 6, 13, 14, 19 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim and Hwang as applied to claims 1, 13 and 19; and further in view of Ma et al. (herein after Ma) (US Publication "A unified algebraic transformation approach for parallel recursive and adaptive filtering and SVD algorithms", IEEE 2001).

Re Claims 5 and 13; the combined disclosures of Kim and Hwang disclose the method of claims 1 and 9; but fail however to explicitly disclose wherein the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information comprises the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) using a QR decomposition technique.

This decomposition technique is however disclosed by Ha. Ha discloses a means of QR matrix decomposition (Abstract; Section V and Section VI).

Art Unit: 2611

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made the use of a QR decomposition technique as disclosed by Ha in order to gain the added benefit of decomposing the transmitter information to a vector format therefore reducing the total bandwidth used for the feed backing of information as disclosed by Kim for beamforming adjustments in the transmitter.

Re claims 6 and 14; the combined disclosures of Kim, Hwang, and Ha disclose the method of claims 5 and 13; Ha further discloses means of utilizing a QR decomposition comprising a Givens Rotation in a matrix decomposition utilizing an SVD decomposition algorithm (Section V and Section VI). The Examiner interprets this disclosure as fully encompassing the scope of the claimed limitations within the claims as mentioned above, wherein the disclosure describes a functionally equivalent process to that of the current application only suffering deficiencies to design choices made within the current application but still utilizing the basis of the prior arts disclosure towards the decomposition algorithms.

Re Claims 19 and 20; the combined disclosures of Kim and Hwang disclose the method of claim 17; but fail however to explicitly disclose wherein utilizing a QR decomposition comprising a Givens Rotation and the equation as claimed in the current application; and wherein the transmitter beamforming information comprises element values of the diagonal matrix D and element values of the Givens Rotation matrix as recited in claim 20.

Art Unit: 2611

However; Ha discloses means of utilizing a QR decomposition comprising a Givens Rotation in a matrix decomposition utilizing an SVD decomposition algorithm (Abstract; Section II, Section V and Section VI). The Examiner interprets this disclosure as fully encompassing the scope of the claimed limitations within the claims as mentioned above, wherein the disclosure describes a functionally equivalent process to that of the current application only suffering deficiencies to design choices made within the current application but still utilizing the basis of the prior arts disclosure towards the decomposition algorithms.

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made the use of a QR decomposition technique as disclosed by Ha in order to gain the added benefit of decomposing the transmitter information to a vector format therefore reducing the total bandwidth used for the feed backing of information as disclosed by Kim for beamforming adjustments in the transmitter.

5. Claims 2, 10, 15 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim and Hwang et as applied to claims 1 and 9; and further in view of Reinhardt (US Patent 5,541,607).

Re Claims 2 and 10; the combined disclosures of Kim and Hwang disclose the method of claims 1 and 9; but fail however to explicitly disclose wherein the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U) comprises: the receiving wireless device producing the estimated transmitter beamforming unitary matrix (V) in Cartesian coordinates; and the receiving wireless

Art Unit: 2611

device converting the estimated transmitter beamforming unitary matrix (V) to polar coordinates.

This method is however disclosed by Reinhardt. Reinhardt discloses a method of converting parameters from Cartesian to polar coordinates which are further utilized for transmitter beamforming (Figures 3 and 6; 78, 98; Col. 3 line 65-Col. 4 line 5; Col. 6 line 66- Col. 7 line 7).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the use of polar coordinates in the beamforming process as disclosed by Reinhardt within the beamforming system of Poon in order to gain the benefit increasing the system efficiency for a plurality of beams by replacing the power and bandwidth consuming rectangular coordinates.

Re claim 15; the combined disclosures of Kim, Hwang and Reinhardt disclose the method of claim 10; Kim further discloses wherein: the transmitting wireless device transmits on N antennas (48; 72); and the receiving wireless device receives on M antennas (60; 40).

Re claim 16; the combined disclosures of Kim, Hwang and Reinhardt disclose the method of claim 10; Kim further discloses wherein at least one of the transmitting wireless device and the receiving wireless device supports Multiple Input Multiple Output (MIMO) operations (Figure 1; 48, 60).

Art Unit: 2611

### Conclusion

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to MICHAEL R. NEFF whose telephone number is (571)270-1848. The examiner can normally be reached on Monday - Friday 8:00am - 4:30pm EST ALT Fridays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Shuwang Liu can be reached on (571)272-3036. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2611

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/MICHAEL R. NEFF/ Examiner, Art Unit 2611 /Shuwang Liu/ Supervisory Patent Examiner, Art Unit 2611

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Index of Claims	11237341	ALDANA ET AL.
	Examiner	Art Unit
	MICHAEL R NEFF	2611

✓ F	Rejected	_     -	Can	celled	N	Non-l	Elected		Α	Ар	peal
=	Allowed	÷	Res	tricted	ı	Interf	erence		0	Obje	ected
☐ Claims	☐ Claims renumbered in the same order as presented by applicant ☐ CPA ☐ T.D. ☐ R.1.47										
CL	CLAIM DATE										
Final	Original	07/25/2008	01/07/2009								T
		,	,								1

☐ Claims	renumbered	in the same	order as pre	sented by a	applicant		☐ CPA	☐ T.C	).	R.1.47
CL	AIM					DATE				
Final	Original	07/25/2008	01/07/2009							
	1	✓	✓							
	2	✓	✓							
	3	✓	✓							
	4	<b>√</b>	✓							
	5	<b>√</b>	✓							
	6	✓	✓							
	7	<b>√</b>	✓							
	8	✓	✓							
	9	✓	✓							
	10	✓	✓							
	11	<b>√</b>	✓							
	12	✓	✓							
	13	✓	✓							
	14	✓	✓							
	15	✓	✓							
	16	✓	✓							
	17	✓	✓							
	18	✓	✓							
	19	✓	✓							
	20	✓	<b>✓</b>							

# Application/Control No. Search Notes 11237341 Examiner MICHAEL R NEFF Applicant(s)/Patent Under Reexamination ALDANA ET AL. Art Unit 2611

SEARCHED						
Class	Subclass	Date	Examiner			
375	267	7/24/2008	MRN			

SEARCH NOTES					
Search Notes	Date	Examiner			
Class / Subclass search performed with keyword limitations	7/24/2008	MRN			
Inventor / Double patenting search performed in EAST database	7/24/2008	MRN			
prior art evaluated in light of applicants arguments	1/7/2009	MRN			

	INTERFERENCE SEAF	RCH	
Class	Subclass	Date	Examiner

/MICHAEL R NEFF/ Examiner.Art Unit 2611	

U.S. Patent and Trademark Office Part of Paper No.: 20090107

#### DOCKET NO. BP4880

#### Customer No. 51,472

#### IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Carlos Aldana Conf. No.: 6712

Serial No. 11/237,341

Filed: September 28, 2005

For: Efficient Feedback of Channel Information in a Closed Loop

Beamforming Wireless Communication System

Art Unit.: 2611

Examiner: Michael R. Neff

Mail Stop Amendment Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

#### RESPONSE TO OFFICIAL ACTION UNDER 37 C.F.R. § 1.111

Sir:

Applicant hereby submits this Response to the Official Action having a mailed date of August 5, 2008, and makes the following arguments and remarks in response thereto. As such, reconsideration of the action and allowance of the present application are respectfully requested and are believed to be appropriate in view of the following:

Amendments to the Specification -N/A;

Amendments to the Claims – N/A;

Amendments to the Drawings -N/A; and

Remarks beginning on page 2 of this paper.

1

#### REMARKS/ARGUMENTS

Claims 1-20 remain pending in the present application. No claims have been amended. Applicant respectfully requests favorable reconsideration of the claims in view of the following remarks.

Claims 1, 3, 4, 7, 8, 9, 11, 12, 17 and 18 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Kim et al. (US Patent Application Publication No. 2002/0187753) in view of Hwang et al. (U.S. Patent Application Publication No. 2004/0042558).

Claim 1 recites: "the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information." Applicant notes that similar recitations can be found in independent Claims 9 and 17. Applicant respectfully submits that the above-quoted feature is not taught or suggested by the combination of Kim et al. and Hwang et al.

Although Kim et al. does discuss diagonalizing the channel response matrix through singular value decomposition (see, paragraph [0009]), Kim et al. does not teach or suggest any mechanism for decomposing "the estimated transmitter beamforming unitary matrix (V)," as is claimed in the present invention. As such, Kim et al. also does not teach or suggest any mechanism for "producing the transmitter beamforming information" from the decomposed, estimated transmitter beamforming unitary matrix (V).

In view of the foregoing discussion, Applicant respectfully submits that the combination of Kim et al. and Hwang et al. does not teach or suggest each and every element of independent Claims 1, 9 and 17 (and their dependent claims) arranged as they are in the claims. Accordingly, Applicant respectfully requests that the Examiner withdraw the § 103(a) rejections of Claims 1, 3, 4, 7, 8, 9, 11, 12, 17 and 18.

Claims 5, 6, 13, 14, 19 and 20 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Kim et al. and Hwang et al. in view of Ma et al. (US Publication "A unified algebraic transformation approach for parallel recursive and adaptive filtering and SVD algorithms", IEEE 2001). In addition, Claims 2, 10, 15 and 16 were rejected under 35 U.S.C. § 103(a) as being unpatentable over Kim et al. and Hwang et al. in view of Reinhardt (U.S. Patent No. 5,541,607).

Appl. No. 11/237,341 Atty. Docket No. BP4880

The aforementioned Claims 2, 5, 6, 10, 13-16, 19 and 20 are dependent upon

claims that Applicant believes are now allowable. Therefore, for at least the same

reasons given above with respect to the rejections of Claims 1, 9 and 17, Applicant

respectfully submits that Claims 2, 5, 6, 10, 13-16, 19 and 20 are not obvious over the

prior art of record. Accordingly, Applicant respectfully requests that the Examiner

withdraw the § 103 rejection of Claims 2, 5, 6, 10, 13-16, 19 and 20.

CONCLUSION

As a result of the foregoing, the Applicant asserts that the remaining Claims in the

Application are in condition for allowance, and respectfully requests an early allowance

of such Claims.

The Commissioner is hereby authorized to charge any additional fees connected

with this communication or credit any overpayment to Garlick Harrison & Markison

Deposit Account No. 50-2126 (Ref. BP4880).

Respectfully submitted,

Date: November 5, 2008

/Holly L. Rudnick/Reg. No. 43,065

Holly L. Rudnick

Attorney for Applicant

Garlick Harrison & Markison

P.O. Box 160727

Austin, TX 78716-0727

(214) 387-8097/office

(214) 387-7949/facsimile

3

Electronic Ack	Electronic Acknowledgement Receipt				
EFS ID:	4240305				
Application Number:	11237341				
International Application Number:					
Confirmation Number:	6712				
Title of Invention:	Efficient feedback of channel information in a closed loop beamforming wireless communication system				
First Named Inventor/Applicant Name:	Carlos Aldana				
Customer Number:	51472				
Filer:	Holly L. Rudnick/Sherry Wolf McWhinnie				
Filer Authorized By:	Holly L. Rudnick				
Attorney Docket Number:	BP4880				
Receipt Date:	05-NOV-2008				
Filing Date:	28-SEP-2005				
Time Stamp:	20:21:08				
Application Type:	Utility under 35 USC 111(a)				

## Payment information:

Submitted with Payment	no
------------------------	----

## File Listing:

Document Number	Document Description	File Name	File Size(Bytes)/ Message Digest	Multi Part /.zip	Pages (if appl.)
1		BP4880_Resp_to_NonFinal_OA _11052008.pdf	<b>95202</b> 845488aac319949ccdb3c38a124d9a3caf95 5cc9	yes	3

	Multipart Description/PDF files in .zip description						
	Document Description	Start	End				
	Amendment/Req. Reconsideration-After Non-Final Reject	1	1				
	Applicant Arguments/Remarks Made in an Amendment	2	3				
Warnings:		•					
Information:							
	Total Files Size (in bytes):	95	5202				

This Acknowledgement Receipt evidences receipt on the noted date by the USPTO of the indicated documents, characterized by the applicant, and including page counts, where applicable. It serves as evidence of receipt similar to a Post Card, as described in MPEP 503.

#### New Applications Under 35 U.S.C. 111

If a new application is being filed and the application includes the necessary components for a filing date (see 37 CFR 1.53(b)-(d) and MPEP 506), a Filing Receipt (37 CFR 1.54) will be issued in due course and the date shown on this Acknowledgement Receipt will establish the filing date of the application.

#### National Stage of an International Application under 35 U.S.C. 371

If a timely submission to enter the national stage of an international application is compliant with the conditions of 35 U.S.C. 371 and other applicable requirements a Form PCT/DO/EO/903 indicating acceptance of the application as a national stage submission under 35 U.S.C. 371 will be issued in addition to the Filing Receipt, in due course.

#### New International Application Filed with the USPTO as a Receiving Office

If a new international application is being filed and the international application includes the necessary components for an international filing date (see PCT Article 11 and MPEP 1810), a Notification of the International Application Number and of the International Filing Date (Form PCT/RO/105) will be issued in due course, subject to prescriptions concerning national security, and the date shown on this Acknowledgement Receipt will establish the international filing date of the application.

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
11/237,341	09/28/2005	Carlos Aldana	BP4880	6712		
	7590 08/05/200 RRISON & MARKISO	_	EXAM	IINER		
P.O. BOX 1607 AUSTIN, TX 7	727		NEFF, MICHAEL R			
AUSTIN, TA /	8/10-0/2/		ART UNIT	PAPER NUMBER		
		2611				
			MAIL DATE	DELIVERY MODE		
			08/05/2008	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
05. 4 %	11/237,341	ALDANA ET AL.				
Office Action Summary	Examiner	Art Unit				
	MICHAEL R. NEFF	2611				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period w  - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be timurill apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE!	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on 28 Se	eptember 2005.					
2a) This action is <b>FINAL</b> . 2b) ☑ This	action is non-final.					
3) Since this application is in condition for allowar						
closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 45	53 O.G. 213.				
Disposition of Claims						
4)⊠ Claim(s) <u>1-20</u> is/are pending in the application.						
4a) Of the above claim(s) is/are withdraw	vn from consideration.					
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-20</u> is/are rejected.						
7) Claim(s) is/are objected to.	r alastian raquiroment					
8) Claim(s) are subject to restriction and/or	election requirement.					
Application Papers						
9)☐ The specification is objected to by the Examine	r.					
10)⊠ The drawing(s) filed on <u>28 September 2005</u> is/a	ıre: a)⊠ accepted or b)⊡ object	ted to by the Examiner.				
Applicant may not request that any objection to the						
Replacement drawing sheet(s) including the correcti		• •				
11)☐ The oath or declaration is objected to by the Ex	aminer. Note the attached Office	Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachment(s)						
1) Notice of References Cited (PTO-892)	4) Interview Summary Paper No(s)/Mail Da					
Notice of Draftsperson's Patent Drawing Review (PTO-948)     Information Disclosure Statement(s) (PTO/SB/08)     Paper No(s)/Mail Date	5) Notice of Informal Pa					

U.S. Patent and Trademark Office PTOL-326 (Rev. 08-06)

Office Action Summary

Part of Paper No./Mail Date 20080724

Art Unit: 2611

#### **DETAILED ACTION**

#### Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
  - 1. Determining the scope and contents of the prior art.
  - 2. Ascertaining the differences between the prior art and the claims at issue.
  - Resolving the level of ordinary skill in the pertinent art.
  - Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 3. Claims 1, 3, 4, 7, 8, 9, 11, 12, 17 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim et al. (herein after Kim) (US Publication 2002/0187753 A1) in view of Hwang et al. (herein after Hwang) (US 2004/0042558 A1).

Re Claims 1 and 17; Kim discloses a method for feeding back transmitter beamforming information from a receiving wireless communication device to a transmitting wireless communication device, the method comprising: the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming matrix (U) (Paragraphs 0007, 0009, 0017, 0019, 0065); the receiving wireless device decomposing the

Art Unit: 2611

estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information (Paragraphs 0009, 0017, 0019 0065); and the receiving wireless device wirelessly sending the transmitter beamforming information to the transmitting wireless device (Abstract; Figure 4; Paragraph 0009, 0017, 0019, 0024); however Kim does not explicitly disclose wherein (1) the receiving wireless communication device receiving a preamble sequence from the transmitting wireless device; the receiving wireless device estimating a channel response based upon the preamble sequence; or (2) wherein the receiver beamforming matrix (U) is unitary.

However regarding item (1); Kim does disclose the detection and use of the pilot signal to determine channel response values; providing the following disclosures for the limitations of mention: the receiving wireless communication device receiving a preamble sequence from the transmitting wireless device (Abstract; Figure 4; Paragraphs 0017, 0019, 0024); the receiving wireless device estimating a channel response based upon the preamble sequence (Figure 4; Paragraph 0017, 0019).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made that the pilot and preamble signals would provide functionally equivalent results for the processing of the channel response.

Regarding item (2); Hwang discloses a beamforming device wherein the receiver and transmitter beamforming matrices are unitary and derived from a channel response value (Paragraphs 0027-0029).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made that the use of unitary matrices for both the transmitter and

Art Unit: 2611

receiver beamforming matrices as disclosed by Hwang, while not explicitly disclosed by Kim; is a common and well known practice for the derivation of beamforming matrices through the decomposition of the channel response values for a given system.

Re Claim 9; Kim discloses a wireless communication device comprising: a plurality of Radio Frequency (RF) components operable to receive an RF signal and to convert the RF signal to a baseband signal (Paragraph 0019); and a baseband processing module operable to: determine an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming matrix (U) (Paragraphs 0007, 0009, 0017, 0019, 0065); decompose the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information(Paragraphs 0009, 0017, 0019, 0065); and form a baseband signal employed by the plurality of RF components to wirelessly send the transmitter beamforming information to the transmitting wireless device (0017-0019); however Kim does not explicitly disclose receiving a preamble sequence carried by the baseband signal; estimate a channel response based upon the preamble sequence; or (2) wherein the receiver beamforming matrix (U) is unitary.

However regarding item (1); Kim does disclose the detection and use of the pilot signal to determine channel response values; providing the following disclosures for the limitations of mention: receiving a preamble sequence carried by the baseband signal; (Abstract; Figure 4; Paragraphs 0017, 0019, 0024); estimate a channel response based upon the preamble sequence (Figure 4; Paragraph 0017, 0019).

Art Unit: 2611

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made that the pilot and preamble signals would provide functionally equivalent results for the processing of the channel response.

Regarding item (2); Hwang discloses a beamforming device wherein the receiver and transmitter beamforming matrices are unitary and derived from a channel response value (Paragraphs 0027-0029).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made that the use of unitary matrices for both the transmitter and receiver beamforming matrices as disclosed by Hwang, while not explicitly disclosed by Kim; is a common and well known practice for the derivation of beamforming matrices through the decomposition of the channel response values for a given system.

Re Claims 3 and 11; the combined disclosures of Kim and Hwang disclose the method of claims 1 and 9; Hwang further discloses wherein the channel response (H), estimated transmitter beamforming unitary matrix (V), and the receiver beamforming unitary matrix (U) are related by the equation: H = UDV\* where, D is a diagonal matrix (Paragraphs 00247-0029).

Re Claims 4, 12 and 18; the combined disclosures of Kim and Hwang disclose the method of claims 3, 9 and 17; Hwang further discloses wherein the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V)

Art Unit: 2611

based upon the channel response and a receiver beamforming unitary matrix (U) comprises performing a Singular Value Decomposition (SVD) operation (0027-0029).

Re claim 7; the combined disclosures of Kim and Hwang disclose the method of claim 1; Kim further discloses wherein: the transmitting wireless device transmits on N antennas (48; 72); and the receiving wireless device receives on M antennas (60; 40).

Re claim 8; the combined disclosures of Kim and Hwang disclose the method of claim 1; Kim further discloses wherein at least one of the transmitting wireless device and the receiving wireless device supports Multiple Input Multiple Output (MIMO) operations (Figure 1; 48, 60).

4. Claims 5, 6, 13, 14, 19 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim and Hwang as applied to claims 1, 13 and 19; and further in view of Ma et al. (herein after Ma) (US Publication "A unified algebraic transformation approach for parallel recursive and adaptive filtering and SVD algorithms", IEEE 2001).

Re Claims 5 and 13; the combined disclosures of Kim and Hwang disclose the method of claims 1 and 9; but fail however to explicitly disclose wherein the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information comprises the receiving wireless

Art Unit: 2611

device decomposing the estimated transmitter beamforming unitary matrix (V) using a QR decomposition technique.

This decomposition technique is however disclosed by Ha. Ha discloses a means of QR matrix decomposition (Abstract; Section V and Section VI).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made the use of a QR decomposition technique as disclosed by Ha in order to gain the added benefit of decomposing the transmitter information to a vector format therefore reducing the total bandwidth used for the feed backing of information as disclosed by Kim for beamforming adjustments in the transmitter.

Re claims 6 and 14; the combined disclosures of Kim, Hwang, and Ha disclose the method of claims 5 and 13; Ha further discloses means of utilizing a QR decomposition comprising a Givens Rotation in a matrix decomposition utilizing an SVD decomposition algorithm (Section V and Section VI). The Examiner interprets this disclosure as fully encompassing the scope of the claimed limitations within the claims as mentioned above, wherein the disclosure describes a functionally equivalent process to that of the current application only suffering deficiencies to design choices made within the current application but still utilizing the basis of the prior arts disclosure towards the decomposition algorithms.

Re Claims 19 and 20; the combined disclosures of Kim and Hwang disclose the method of claim 17; but fail however to explicitly disclose wherein utilizing a QR

Art Unit: 2611

decomposition comprising a Givens Rotation and the equation as claimed in the current application; and wherein the transmitter beamforming information comprises element values of the diagonal matrix D and element values of the Givens Rotation matrix as recited in claim 20.

However; Ha discloses means of utilizing a QR decomposition comprising a Givens Rotation in a matrix decomposition utilizing an SVD decomposition algorithm (Abstract; Section II, Section V and Section VI). The Examiner interprets this disclosure as fully encompassing the scope of the claimed limitations within the claims as mentioned above, wherein the disclosure describes a functionally equivalent process to that of the current application only suffering deficiencies to design choices made within the current application but still utilizing the basis of the prior arts disclosure towards the decomposition algorithms.

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made the use of a QR decomposition technique as disclosed by Ha in order to gain the added benefit of decomposing the transmitter information to a vector format therefore reducing the total bandwidth used for the feed backing of information as disclosed by Kim for beamforming adjustments in the transmitter.

5. Claims 2, 10, 15 and 16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim and Hwang et as applied to claims 1 and 9; and further in view of Reinhardt (US Patent 5,541,607).

Art Unit: 2611

Re Claims 2 and 10; the combined disclosures of Kim and Hwang disclose the method of claims 1 and 9; but fail however to explicitly disclose wherein the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U) comprises: the receiving wireless device producing the estimated transmitter beamforming unitary matrix (V) in Cartesian coordinates; and the receiving wireless device converting the estimated transmitter beamforming unitary matrix (V) to polar coordinates.

This method is however disclosed by Reinhardt. Reinhardt discloses a method of converting parameters from Cartesian to polar coordinates which are further utilized for transmitter beamforming (Figures 3 and 6; 78, 98; Col. 3 line 65-Col. 4 line 5; Col. 6 line 66- Col. 7 line 7).

Therefore it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the use of polar coordinates in the beamforming process as disclosed by Reinhardt within the beamforming system of Poon in order to gain the benefit increasing the system efficiency for a plurality of beams by replacing the power and bandwidth consuming rectangular coordinates.

Re claim 15; the combined disclosures of Kim, Hwang and Reinhardt disclose the method of claim 10; Kim further discloses wherein: the transmitting wireless device transmits on N antennas (48; 72); and the receiving wireless device receives on M antennas (60; 40).

Art Unit: 2611

Re claim 16; the combined disclosures of Kim, Hwang and Reinhardt disclose the method of claim 10; Kim further discloses wherein at least one of the transmitting wireless device and the receiving wireless device supports Multiple Input Multiple Output (MIMO) operations (Figure 1; 48, 60).

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to MICHAEL R. NEFF whose telephone number is (571)270-1848. The examiner can normally be reached on Monday - Friday 8:00am - 4:30pm EST ALT Fridays.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Shuwang Liu can be reached on (571)272-3036. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2611

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/MICHAEL R. NEFF/ Examiner, Art Unit 2611 /Shuwang Liu/ Supervisory Patent Examiner, Art Unit 2611

## Notice of References Cited Application/Control No. Applicant(s)/Patent Under Reexamination ALDANA ET AL. Examiner MICHAEL R. NEFF Art Unit Page 1 of 1

#### **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
*	Α	US-5,541,607 A	07-1996	Reinhardt, Victor S.	342/372
*	В	US-2002/0187753 A1	12-2002	Kim et al.	455/69
*	С	US-2003/0139196 A1	07-2003	Medvedev et al.	455/522
*	D	US-2004/0042558 A1	03-2004	Hwang et al.	375/267
*	Е	US-2005/0286663 A1	12-2005	Poon, Ada S. Y.	375/347
	F	US-			
	G	US-			
	Η	US-			
	_	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

#### FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	s					
	Т					

#### NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	A unified algebraic transformation approach for parallel recursive and adaptive filtering and SVD algorithms Jun Ma; Parhi, K.K.; Deprettere, E.F.; Signal Processing, IEEE Transactions on [see also Acoustics, Speech, and Signal Processing, IEEE Transactions on] Volume 49, Issue 2, Feb. 2001 Page(s):424 - 437
	٧	
	w	
	x	

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

U.S. Patent and Trademark Office PTO-892 (Rev. 01-2001)

Notice of References Cited

Part of Paper No. 20080724

	Application/Control No.	Applicant(s)/Patent Under Reexamination
Index of Claims	11237341	ALDANA ET AL.
	Examiner	Art Unit
	MICHAEL R NEFF	2611

									_			
✓	R	ejected	_   -	Can	celled	N	Non-E	Elected		Α	Ар	peal
= Allowed		÷	Res	tricted	I	Interf	erence		0	Obj	ected	
				•								
	Claims r	enumbered	in the same	order as pro	esented by ap	plicant		□ СРА		] T.C	). 🗆	R.1.47
	CLA	IM					DATE					
Fi	inal	Original	07/25/2008									
		1	✓									
		2	<b>V</b>									

CL	AIM	DATE								
Final	Original	07/25/2008								
	1	<b>√</b>								
	2	<b>√</b>								
	3	<b>√</b>								
	4	V								
	5	<b>√</b>								
	6	<b>√</b>								
	7	<b>√</b>								
	8	<b>√</b>								
	9	V								
	10	✓								
	11	<b>√</b>								
	12	<b>✓</b>								
	13	<b>√</b>								
	14	<b>✓</b>								
	15	<b>✓</b>								
	16	<b>✓</b>								
	17	<b>√</b>								
	18	<b>√</b>								
	19	<b>√</b>								
	20	./								

#### EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	4	(US-20050286663-\$ or US-20020187753-\$ or US-20040042558-\$ or US-20030139196-\$). did.	US-PGPUB	OR	ON	2008/07/25 13:56
L2	0	1 and polar	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/25 13:56
L3	7	polar same cartesian same beamforming same matrix	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/25 13:56
L4	0	polar same scalar same beamforming same matrix	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/25 13:59
L5	193	polar same cartesian same matrix	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/25 13:59
L6	2	"5541607".pn.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/25 14:01
S1	2	"US 20060239374"	US-PGPUB; USPAT; USOCR; DERWENT	OR	ON	2008/07/24 08:45
S2	19	("20050286663"   "20060067428"   "20060155534"   "20060234645"   "3858221"   "3916533"   "4843631"   "5541607").PN.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 08:54
S3	508	375/299.ccls.	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 09:54
S4	17	((CARLOS) near2 (ALDANA)).INV.	US-PGPUB; USPAT	OR	ON	2008/07/24 09:55
S5	37	((JOONSUK) near2 (KIM)).INV.	US-PGPUB; USPAT	OR	ON	2008/07/24 09:55
S6	51	S4 or S5	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 09:56

S7	23	S6 and beamform\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 09:56
S8	267	SVD and beamform\$3	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 10:01
S9	15	S8 and (response same unitary)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 10:05
S10	45	(response same (unitary with matrix) same transmitt\$3 same receiv\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 10:12
S11	65	(feedback\$3 same (unitary with matrix) same transmitt\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 11:12
S12	320	(feedback\$3 same ((unitary with matrix) or beamforming) same transmitt\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 11:12
S13	89	S12 and SVD	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/24 11:13
S14	101	SVD and (beamforming same matrix same transmitt \$3 same receiv\$3)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/25 09:41
S15	78	S14 and (diagonal with matrix)	US-PGPUB; USPAT; EPO; JPO; DERWENT	OR	ON	2008/07/25 09:42

7/25/2008 2:18:26 PM

#### Search Notes



Application/Control No.	Applicant(s)/Patent Under Reexamination
11237341	ALDANA ET AL.
Examiner	Art Unit
MICHAEL R NEFF	2611

	SEARCHED		
Class	Subclass	Date	Examiner
375	267	7/24/2008	MRN

SEARCH NOTES		
Search Notes	Date	Examiner
Class / Subclass search performed with keyword limitations	7/24/2008	MRN
Inventor / Double patenting search performed in EAST database	7/24/2008	MRN

	INTERFERENCE SEA	RCH	
Class	Subclass	Date	Examiner

U.S. Patent and Trademark Office Part of Paper No.: 20080724



#### UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

**BIB DATA SHEET** 

#### **CONFIRMATION NO. 6712**

SERIAL NUMB	ER	FILING or			CLASS	GR	OUP ART	UNIT	ATTO	RNEY DOCKET
11/237,341		09/28/2	_		375		2611			BP4880
		RULE	<b>=</b>							
	APPLICANTS Carlos Aldana, San Francisco, CA; Joonsuk Kim, San Jose, CA;									
This applica	** <b>CONTINUING DATA</b> ***********************************									
** FOREIGN APF	PLICA	TIONS *****	******	******	*					
** <b>IF REQUIRED</b> , 10/26/2005		EIGN FILING	LICENS	E GRA	ANTED **					
Foreign Priority claimed		Yes No			STATE OR		HEETS	тот		INDEPENDENT
35 USC 119(a-d) condition Verified and /MI	ons met ICHAEL F	-	☐ Met af Allowa	ance	COUNTRY	DRA	WINGS	CLAI		CLAIMS
	aminer's S		Initials		CA		8	20	1	3
ADDRESS										
GARLICK F P.O. BOX 1 AUSTIN, TX UNITED S1	160727 X 787	16-0727	KISON							
TITLE										
Efficient fee	edback	of channel i	nformatio	n in a	closed loop beam	nform	ing wirele	ss comn	nunica	ition system
							☐ All Fe	es		
_							☐ 1.16 F	ees (Fil	ing)	
		Authority has	_		•	NΤ	☐ 1.17 F	ees (Pr	ocess	ing Ext. of time)
RECEIVED No to charge/credit DEPOSIT ACCOUNT 1000 No for following:										
							☐ Other			
							☐ Credit	t		

BIB (Rev. 05/07).

#### AUG 2 9 2006

PTO/SB/96 (12-05)

Approved for use through 07/31/2006, OMB 0651-0031

U.S. Petent and Tradematic Office; U.S. DEPART MENT OF COMMERCE
to a collection of information unless it displays a valid OMB control number.

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of imprimate	OII WILLIAM IS STREET
STATEMENT UNDER 37 CFR 3.73(b)	
Applicant/Patent Owner: Aldana, et al	
Application No./Patent No./Control No.: 11/237,341 BP4880 Filed/Issue Date: 09	/28/2005
Entitled: Efficient Feedback Of Channel Information in A Closed Loc Communications Systems	op Beamforming Wireless
Broadcom Corporation a California Cu	rporation
(Name of Assignee: corporation, states that it is:  1.  The assignee of the entire right, title, and interest; or	partnership, university, government agency, etc.)
an easignce of less than the entire right, title and interest     (The extent (by percentage) of its ownership interest is%)	
in the patent application/patent identified above by virtue of either:	
A. Z An assignment from the inventor(s) of the patent application/patent identified above in the United States Patent and Trademark Office at Reel 016729, Frame original assignment is attached.	
OR  B. A chain of title from the inventor(s), of the patent application/patent identified about	ve, to the current assignee as follows:
To:     To:     The document was recorded in the United States Patent and Trademark Control or for which a copy the	office at
The document was recorded in the United States Patent and Traceman S  Reel, Frame, or for which a copy the	reof is attached.
2. From:	office at hereof is attached.
3. From:To:	
3. From:	Trice at thereof is attached.
Additional documents in the chain of title are listed on a supplemental sheet.	
As required by 37 CFR 3.73(b)(1)(i), the documentary evidence of the chain of title assignee was, or concurrently is being, submitted for recordation pursuant to 37 [NOTE: A separate copy (i.e., a true copy of the original assignment document(s)) Division in accordance with 37 CFR Part 3, to record the assignment in the ret 302.08]	must be submitted to Assignment
The undersigned (whose title is supplied below) is authorized to act on behalf of the as: /Bruce E. Garlick, Reg.No. 36,520/	00/29/2000
Signature Bruce E. Garlick, Reg.No. 36,520	512-264-8816
Printed or Typed Name	Telephone Number
Practitioner associated with USPTO CN 51,472	•
Title	

This collection of Information is required by 37 CFR 3.73(b). The Information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.11 and 1.14. This collection is estimated to take 12 minutes to complete, including sathering, preparing, and submitting the completed application form to the USPTO. Time will very depending upon the individual case. Any complete, including sathering, preparing, and submitting the complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Pstent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. D.D. NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

PAGE 2/5\* RCVD AT 8/29/2006 4:19:08 PM [Eastern Daylight Time] \* SVR:USPTO-EFXRF-2/21 \* DNIS:2738300 \* CSID:5123013707 \* DURATION (mm-ss):01-50

14251,341

PTO/SB/80 (01-06)
Approved for use through 12/31/2008. CMB 0651-0035
U.S. Patern and Trademark Office; U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless & deplays a valid OMB control number.

POWER OF ATTORNEY TO PROSECUTE APPLICATIONS BEFORE THE USPTO									
I hereby revoke all p	revious powers of attorney	given in the	application id	entified in the	attached state	ement under			
_	clated with the Customer Number:		5147		nimber must be u	sed):			
	Name	Registration Number	1-4	Name		Registration Number			
<b></b>		Kulibei				1			
			<b>(特殊)</b>						
						┼──╢			
			ଞ୍ଜ		<u> </u>				
an attemptife) or agentis	) to represent the undersigned be	fore the United	States Patent en	d Irademark Off	nce (USPTO) in co	nnoction with documents			
any and all patent appro-	27 CEP 2 73/h)	•							
Process change the core	espondence address for the applic	ation identified i	n the attached s	atement under 3	37 CFR 3,73(b) to:				
	ssociated with Customer Number	1 1	5147	2					
OR Firm or	Garlick Harrison &	Markison							
Individual Name									
	P.O. Box 160727	State	Texas		Zip 787	6-0727			
City	Austin		TONGO						
Country	USA 201 2016		Fmail	(512) 20	4-3735				
Telaphone	(512) 264-8816								
Broadcom Corp 16215 Alton Par	Assignme Name and Address:  Broadcom Corporation  16215 Alton Parkway  Irvine, California 92618-7013								
A copy of this form	, together with a statement ation in which this form is u ppointed in this form if the a	ppointed pra- Power of Attr	orney is to be	filed.	or equivalent is a) may be comp at on behalf of t	steed by one of he assignee,			
and thust is strong	the practitioners appointed in this form if the appointed practice is to be filed.  and must identify the application in which this Power of Attorney is to be filed.  SIGNATURE of Assignee of Record  The individual shorts signature and title is supplied below is authorized to act on behalf of the assignee.								
	7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1								
Signature	andorson .			To	elephone (949)	450-87 <u>00</u>			
	enderson /	Administration	on	d to obtain or retai	a p benefil by the pu	Hic which is to file (an			
This collection of information by the USPTO to process to complete, including the construction the amount of the construction that amount on the should be constructed to the construction of the construction	danager, Intellershal Property tion is required by 37 CFR 1.31, 1.32 a) an application. Confidentially is go thering, preparing, and submitting the of time your require to complete the hark Office, U.S. Department of Com- ess, SEND TO: Commissioner	for Patents, P.	1450, Alexandria, O. Box 1450, Al	to obtain 114. T SPTO, Time will ve by this burden, and VA 22313-1450. exandria, VA 22 TO-0199 and sele	2313-1450.	nered to toke a militar he individual caso. An hief information Office EES OR COMPLETE			

If you need assistance in completing the form, cell 1-800-PTO-9199 and salect option 2.

PAGE 3/5 \* RCVD AT 8/29/2006 4:19:08 PM [Eastern Daylight Time] \* SVR:USPTO-EFXRF-2/21 \* DNIS:2738300 \* CSID:5123013707 \* DURATION (mm-ss):01-50

RECEIVED CENTRAL FAX CENTER

## GARLICK, HARRISON & MARKISON

AUG 2 9 2006

ATTORNEYS AT LAW P. O. Box 160727 AUSTIN, TEXAS 78716-0727

TELEPHONE (512) 288-5299 DIANE HUDSON, LEGAL ASSISTANT FACSIMILE (512) 301-3707

♦ INTELLECTUAL PROPERTY AND TECHNOLOGY LAW ◆

## FACSIMILE

To:

**USPTO** 

Fax No: (571) 273-8300

Commissioner for Patents

From:

Diane Hudson, Legal Assistant for

Bruce E. Garlick (Reg. #36,520)

Re:

Serial No. 11/237,341
Attorney Docket No. BP4880

Date: 08/29/2006

Pages: 5 total (including cover sheet)

Message: Faxing:

- (1) 37CFR 3.73(b) Statement;
- (2) Power of Attorney;
- (3) Henry Samueli authorization letter; and
- Dee Henderson authorization letter

The information contained in this communication is confidential, may be attorney-client privileged, may constitute inside information, and is intended only for the use of the addressee. Unauthorized use, disclosure or copying of this communication or any part thereof is strictly prohibited and may be unlawful.

PAGE 1/5\* RCVD AT 8/29/2006 4:19:08 PM [Eastern Daylight Time] \* SVR:USPTO-EFXRF-2/21\* DNIS:2738300 \* CSID:5123013707 \* DURATION (mm-ss):01-50

5123013707

DIANE HUDSON

#### RECEIVED CENTRAL FAX CENTER

AUG 2 9 2006

11/237,341

BROADCOM CORPORATION 16215 Alton Parkway, P.O. Box 57013 Invine, Catifornia 92619-7013

> Phone: 949-450-8700 Fax. 949-450-8710

February 8, 2005

To whom it may concern:

I, Henry Samueli, hereby authorize Dee Henderson, Scnior Manager, Intellectual Property Administration, to execute documents relating to US and foreign patent and trademark matters on behalf of Broadcom Corporation and/or its subsidiaries.

Henry Samueli, Ph.D. Chief Technical Officer

11/237,34

## RECEIVED CENTRAL FAX CENTER

AUG 2 9 2006

BROADCOM CORPORATION 16215 Alton Parkway, P.O. Box 57013 Irvino, Culifornia 02610 7013

> Phone: 949-450-8700 Febr 949-450-8710

BROADCOM.

June 2, 2006

#### TO WHOM IT MAY CONCERN

I, Dee Henderson, do hereby authorize the practitioners associated with USPTO (United States Patent and Trademark Office) Customer Number 51472 (whose information is provided below) to act on behalf of the Assignee, Broadcom Corporation, in patent related matters before the USPTO.

This authorization granted to practitioners associated with USPTO Customer Number 51472 includes the authorization to execute statements made under 37 C.F.R. §3.73(b) on behalf of the Assignee, Broadcom Corporation.

Dec Fichderson

Senior Manager, Intellectual Property Administration

USPTO CN 51472

Garlick Harrison & Markison

P.O. Box 160727

Austin, Texas 78716-0727 TEL: (512) 264-8816

FAX: (512) 264-3735

		a plus sigr	n (+) inside this box	<del>-</del> +				Approved for a	se throu	PTO/Si gh 10/31/2002. OMi	3/01 (11_00) 3 0651 0033
	2042		Under the Paperwork Re	eduction Act of 1995, n	no persons are	required to	U.S. Patent respond to a collection	and Trademark Office	e: U.S. D	EPARTMENT OF C	OMMERCE
	7		UTILITY		A	ttorney	Docket No.	BP4880			
	U.S.	PATE	NT APPLICA	TION		First In	ventor	Carlos Alda	na		
	РТО	TF	RANSMITTA	L	LT		FICIENT FEEDBA LOSED LOOP BEA				
		ew nonprov	visional applications un	der 37 CFR 1.53	(b)) Ex	press	Mail Label No.	FV7	a 1. r	14022	לפווח
	See MPEP		ATION ELEMENT	•	ontents	ADD	RESS TO:	Box Patent A	Applica	ation	0
	1. X		smittal Form (e.g. PT	•	7		D-ROM or CD- Computer Progra	R in duplicate	, large		34.
		Applicant of See 37 CF	claims small entity st R 1.27.	atus.	+	B. Nucl	eotide and/or Ar blicable, all nece	mino Acid Seq		e Submission	ಪ⊘ 🔚
		Specifica		32	7	a	Computer Re	,	,		130
	5:	(preferred a Descriptive Cross Refe Statement Reference	rrangement set forth be e title of the invention erence to Related Ap Regarding Fed spor to sequence listing,	n oplications nsored R&D a table,		b. Sp i ii c	paper	ence Listing of CD-R (2 copies s verifying ide	es); or		es
			uter program listing a d of the Invention	ppendix		┌ <u>¯</u>	CCOMPAN	YING APP	LIC	ATION PA	ARTS
	-[ -[ -(	Brief Sumr Brief Desci Detailed De Claim(s)	mary of the Invention ription of the Drawing			9 10 _	Assignment P 37 CFR 3.73 (when there i	apers (cover s	sheet	& documents Power of Attorney	
	5. Oath o	r Declarati Newly exe	35 U.S.C. 113) [Totalion [Totalion]  con [Totalion]  couted (original or condition application	al Pages	8	11 12 13 14	Information D Statement (ID Preliminary	isclosure OS)/PTO-1449	MPEP	Copies of I Citations	DS
	b	(for contin	nuation/divisional with	Box 18 compl		<sup>15</sup> [		py of Priority [ riority is claime		nent(s)	
	i.	Sign nam	LETION OF INVE led statement attached ed in the prior applicati (d)(2) and 1.33(b).	deleting inventor	r(s)	16 C	(b)(2)(B)(i). A or its equival	Certification ( Applicant must ent.			
	6/	Application	Data Sheet. See 37	7 CFR 1.76			Other:				
	or in an A Co Prior appli	pplication D ntinuation cation inforr		R 1.76: Continuation-i miner_ The entire disclos	n-part (CIP	) C	f prior application  Group Art Unit:	No:11/168,79	3	is supplied up	
J	The incorpo	ration can o	nly be relied upon when	a portion has beer	n inadverten	tly omitt	ed from the submit	ted application p	arts.	acieu by referen	ce.
ŀ	X Cusi	tomos N	or or Por Code Labet	19. CORRE 51,472	SPONDE	NCE A	-				_
	Name	_	er or Bar Code Label	insert customer	r no, or attach b	ar code la	oel here Or	Correspond	ence a	ddress below	
	Address	+	. Garlick ox 160727								
ı	City	Austin			State	T	Texas	Zip Code	787	16-0727	
	Country	USA		Т	elephone	(512	) 264-8816	FAX	(512	2) 264-3735	
ć	Name (Prin	t/Type\	Bruce E Garlick				Docietration	No (Atty/Age)	-+\	36 520	

Signature

/Bruce E. Garlick/

SEND TO: Assistant Commissioner for Patents, Washington, DC 2023

9/28/2005

C			Complete if Know	n				
FEE TRAN	ISMITTAL	Application Number						
<sup>™</sup> for FY		Filing Date						
101 7 1	2005	First Named Inventor	Carlos Aldana					
Applicant claims small er	ntity status	Examiner Name						
TOTAL AMOUNT OF PAYM	ENT (\$) \$1000.00	Group Art Unit						
TOTALAMOUNT OF TAXIM		Atty Docket No.	BP4880					
	METHOD OF P	AYMENT (check all the	nat apply)					
Check X Credit ca	Check X Credit card Money Order None Other:							
X Deposit Account De	posit Account Number 50-2	2126 Deposit Accoun	t Name Garlick, Harr	ison & Markison				
For the above ide	entified deposit account,	the Director is hereby a	uthorized to: (check	all that apply)				
Charge fee(s) indicated	below	Charge fee(s	) indicated below, expect	for the filing fee				
Charge Any Additional Under 37 CFR 1.16 and	Fee(s) or underpayment of fe d 1.17	ee(s) X Credit any over	erpayments					
Warning: Information on this fo card information and authoriza		dit card information should	not be included on this	form. Provide Credit				
FEE CALCUL	ATION							
1. BASIC FILING, SEAR			VARAINIATION EEE	TOTAL				
Application Type Utility	FILING FEE S	EARCH FEE E 500.00	XAMINATION FEE 200.00	TOTAL 1000.00				
Design								
Plant				·				
Reissue								
Provisional		<del></del>						
2. EXCESS CLAIM FEES	-: Relaye	ent # of Claims	Per Claim Fee	Total Fee				
No. of Cla Total 20	-20 =	0 x		0.00				
Independent 3	-3 =		200 =	0.00				
Multiple Dependent	-	X	<u> 360</u> =	0.00				
3. APPLICATION SIZE FE			_	o: .				
40 - 100 =	Total Sheets Extra Sheets Extra sheet multiplier Fee Size fee due  40 - 100 = 0 /50 = 0 250.00 0.00							
4. OTHER FEE(S)								
Recording each patent ass	ignment per property (tir	mes number of propertie	es)					
Other fee (specify)		, , , , , ,	,					

SUBMITTED BY					Complete (if applicable)
Name (Print Type)	Bruce E. Garlick	Registration No. (Attorney Agent)	36,520	Telephone	(512) 264-8816
Signature	/Bruce E. Garlick/	· · ·		Date	9/28/2005

SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313

		a plus sigr	n (+) inside this box	<del>-</del> +				Approved for a	se throu	PTO/Si gh 10/31/2002. OMi	3/01 (11_00) 3 0651 0033
	2042		Under the Paperwork Re	eduction Act of 1995, n	no persons are	required to	U.S. Patent respond to a collection	and Trademark Office	e: U.S. D	EPARTMENT OF C	OMMERCE
	7		UTILITY		A	ttorney	Docket No.	BP4880			
	U.S.	PATE	NT APPLICA	TION		First In	ventor	Carlos Alda	na		
	РТО	TF	RANSMITTA	L	LT		FICIENT FEEDBA LOSED LOOP BEA				
		ew nonprov	visional applications un	der 37 CFR 1.53	(b)) Ex	press	Mail Label No.	FV7	a 1. r	14022	לפווח
	See MPEP		ATION ELEMENT	•	ontents	ADD	RESS TO:	Box Patent A	Applica	ation	0
	1. X		smittal Form (e.g. PT	•	7		D-ROM or CD- Computer Progra	R in duplicate	, large		34.
		Applicant of See 37 CF	claims small entity st R 1.27.	atus.	+	B. Nucl	eotide and/or Ar blicable, all nece	mino Acid Seq		e Submission	ಪ⊘ 🔚
		Specifica		32	7	a	Computer Re	,	,		130
	5:	(preferred a Descriptive Cross Refe Statement Reference	rrangement set forth be e title of the invention erence to Related Ap Regarding Fed spor to sequence listing,	n oplications nsored R&D a table,		b. Sp i ii c	paper	ence Listing of CD-R (2 copies s verifying ide	es); or		es
			uter program listing a d of the Invention	ppendix		┌ <u>¯</u>	CCOMPAN	YING APP	LIC	ATION PA	ARTS
	-[ -[ -(	Brief Sumr Brief Desci Detailed De Claim(s)	mary of the Invention ription of the Drawing			9 10 _	Assignment P 37 CFR 3.73 (when there i	apers (cover s	sheet	& documents Power of Attorney	
	5. Oath o	r Declarati Newly exe	35 U.S.C. 113) [Totalion [Totalion]  con [Totalion]  couted (original or condition application	al Pages	8	11 12 13 14	Information D Statement (ID Preliminary	isclosure OS)/PTO-1449	MPEP	Copies of I Citations	DS
	b	(for contin	nuation/divisional with	Box 18 compl		<sup>15</sup> [		py of Priority [ riority is claime		nent(s)	
	i.	Sign nam	LETION OF INVE led statement attached ed in the prior applicati (d)(2) and 1.33(b).	deleting inventor	r(s)	16 C	(b)(2)(B)(i). A or its equival	Certification ( Applicant must ent.			
	6/	Application	Data Sheet. See 37	7 CFR 1.76			Other:				
	or in an A Co Prior appli	pplication D ntinuation cation inforr		R 1.76: Continuation-i miner_ The entire disclos	n-part (CIP	) C	f prior application  Group Art Unit:	No:11/168,79	3	is supplied up	
J	The incorpo	ration can o	nly be relied upon when	a portion has beer	n inadverten	tly omitt	ed from the submit	ted application p	arts.	acieu by referen	ce.
ŀ	X Cusi	tomos N	or or Por Code Labet	19. CORRE 51,472	SPONDE	NCE A	-				_
	Name	_	er or Bar Code Label	insert customer	r no, or attach b	ar code la	oel here Or	Correspond	ence a	ddress below	
	Address	+	. Garlick ox 160727								
ı	City	Austin			State	T	Texas	Zip Code	787	16-0727	
	Country	USA		Т	elephone	(512	) 264-8816	FAX	(512	2) 264-3735	
ć	Name (Prin	t/Type\	Bruce E Garlick				Docietration	No (Atty/Age)	-+\	36 520	

Signature

/Bruce E. Garlick/

SEND TO: Assistant Commissioner for Patents, Washington, DC 2023

9/28/2005

C			Complete if Know	n				
FEE TRAN	ISMITTAL	Application Number						
<sup>™</sup> for FY		Filing Date						
101 7 1	2005	First Named Inventor	Carlos Aldana					
Applicant claims small er	ntity status	Examiner Name						
TOTAL AMOUNT OF PAYM	ENT (\$) \$1000.00	Group Art Unit						
TOTALAMOUNT OF TAXIM		Atty Docket No.	BP4880					
	METHOD OF P	AYMENT (check all the	nat apply)					
Check X Credit ca	Check X Credit card Money Order None Other:							
X Deposit Account De	posit Account Number 50-2	2126 Deposit Accoun	t Name Garlick, Harr	ison & Markison				
For the above ide	entified deposit account,	the Director is hereby a	uthorized to: (check	all that apply)				
Charge fee(s) indicated	below	Charge fee(s	) indicated below, expect	for the filing fee				
Charge Any Additional Under 37 CFR 1.16 and	Fee(s) or underpayment of fe d 1.17	ee(s) X Credit any over	erpayments					
Warning: Information on this fo card information and authoriza		dit card information should	not be included on this	form. Provide Credit				
FEE CALCUL	ATION							
1. BASIC FILING, SEAR			VARAINIATION EEE	TOTAL				
Application Type Utility	FILING FEE S	EARCH FEE E 500.00	XAMINATION FEE 200.00	TOTAL 1000.00				
Design								
Plant				·				
Reissue								
Provisional		<del></del>						
2. EXCESS CLAIM FEES	-: Relaye	ent # of Claims	Per Claim Fee	Total Fee				
No. of Cla Total 20	-20 =	0 x		0.00				
Independent 3	-3 =		200 =	0.00				
Multiple Dependent	-	X	<u> 360</u> =	0.00				
3. APPLICATION SIZE FE			_	o: .				
40 - 100 =	Total Sheets Extra Sheets Extra sheet multiplier Fee Size fee due  40 - 100 = 0 /50 = 0 250.00 0.00							
4. OTHER FEE(S)								
Recording each patent ass	ignment per property (tir	mes number of propertie	es)					
Other fee (specify)		, , , , , ,	,					

SUBMITTED BY					Complete (if applicable)
Name (Print Type)	Bruce E. Garlick	Registration No. (Attorney Agent)	36,520	Telephone	(512) 264-8816
Signature	/Bruce E. Garlick/	· · ·		Date	9/28/2005

SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313

#### TITLE OF THE INVENTION

## EFFICIENT FEEDBACK OF CHANNEL INFORMATION IN A CLOSED LOOP BEAMFORMING WIRELESS COMMUNICATION SYSTEM

5

#### **INVENTORS**

Carlos Aldana Joonsuk Kim

10

15

25

#### **SPECIFICATION**

#### CROSS REFERENCES TO RELATED APPLICATIONS

This application is a continuation-in-part of U.S. Utility Application No. 11/168,793, filed June 28, 2005 which claims priority to U.S. Provisional Patent Application Serial No. 60/673,451, filed April 21, 2005, and claims priority to U.S. Provisional Patent Application Serial No. 60/698,686, filed July 13, 2005, all of which are incorporated herein by reference for all purposes.

#### BACKGROUND OF THE INVENTION

#### 20 1. TECHNICAL FIELD OF THE INVENTION

This invention relates generally to wireless communication systems and more particularly to wireless communications using beamforming.

Communication systems are known to support wireless and wire lined

#### 2. DESCRIPTION OF RELATED ART

communications between wireless and/or wire lined communication devices. Such communication systems range from national and/or international cellular telephone systems to the Internet to point-to-point in-home wireless networks. Each type of communication system is constructed, and hence operates, in accordance with one or more communication standards. For instance, wireless communication systems may operate in accordance with one or more standards including, but not limited to, IEEE

1

802.11, Bluetooth, advanced mobile phone services (AMPS), digital AMPS, global system for mobile communications (GSM), code division multiple access (CDMA), local multi-point distribution systems (LMDS), multi-channel-multi-point distribution systems (MMDS), and/or variations thereof.

5

10

15

20

25

30

Depending on the type of wireless communication system, a wireless communication device, such as a cellular telephone, two-way radio, personal digital assistant (PDA), personal computer (PC), laptop computer, home entertainment equipment, et cetera communicates directly or indirectly with other wireless communication devices. For direct communications (also known as point-to-point communications), the participating wireless communication devices tune their receivers and transmitters to the same channel or channels (e.g., one of the plurality of radio frequency (RF) carriers of the wireless communication system) and communicate over that channel(s). For indirect wireless communications, each wireless communication device communicates directly with an associated base station (e.g., for cellular services) and/or an associated access point (e.g., for an in-home or in-building wireless network) via an assigned channel. To complete a communication connection between the wireless communication devices, the associated base stations and/or associated access points communicate with each other directly, via a system controller, via the public switch telephone network, via the Internet, and/or via some other wide area network.

For each wireless communication device to participate in wireless communications, it includes a built-in radio transceiver (i.e., receiver and transmitter) or is coupled to an associated radio transceiver (e.g., a station for in-home and/or in-building wireless communication networks, RF modem, etc.). As is known, the receiver is coupled to the antenna and includes a low noise amplifier, one or more intermediate frequency stages, a filtering stage, and a data recovery stage. The low noise amplifier receives inbound RF signals via the antenna and amplifies then. The one or more intermediate frequency stages mix the amplified RF signals with one or more local oscillations to convert the amplified RF signal into baseband signals or intermediate frequency (IF) signals. The filtering stage filters the baseband signals or the IF signals to

10

15

20

25

30

attenuate unwanted out of band signals to produce filtered signals. The data recovery stage recovers raw data from the filtered signals in accordance with the particular wireless communication standard.

As is also known, the transmitter includes a data modulation stage, one or more intermediate frequency stages, and a power amplifier. The data modulation stage converts raw data into baseband signals in accordance with a particular wireless communication standard. The one or more intermediate frequency stages mix the baseband signals with one or more local oscillations to produce RF signals. The power amplifier amplifies the RF signals prior to transmission via an antenna.

In many systems, the transmitter will include one antenna for transmitting the RF signals, which are received by a single antenna, or multiple antennas, of a receiver. When the receiver includes two or more antennas, the receiver will select one of them to receive the incoming RF signals. In this instance, the wireless communication between the transmitter and receiver is a single-output-single-input (SISO) communication, even if the receiver includes multiple antennas that are used as diversity antennas (i.e., selecting one of them to receive the incoming RF signals). For SISO wireless communications, a transceiver includes one transmitter and one receiver. Currently, most wireless local area networks (WLAN) that are IEEE 802.11, 802.11a, 802.11b, or 802.11g employ SISO wireless communications.

Other types of wireless communications include single-input-multiple-output (SIMO), multiple-input-single-output (MISO), and multiple-input-multiple-output (MIMO). In a SIMO wireless communication, a single transmitter processes data into radio frequency signals that are transmitted to a receiver. The receiver includes two or more antennas and two or more receiver paths. Each of the antennas receives the RF signals and provides them to a corresponding receiver path (e.g., LNA, down conversion module, filters, and ADCs). Each of the receiver paths processes the received RF signals to produce digital signals, which are combined and then processed to recapture the transmitted data.

For a multiple-input-single-output (MISO) wireless communication, the transmitter includes two or more transmission paths (e.g., digital to analog converter, filters, up-conversion module, and a power amplifier) that each converts a corresponding portion of baseband signals into RF signals, which are transmitted via corresponding antennas to a receiver. The receiver includes a single receiver path that receives the multiple RF signals from the transmitter. In this instance, the receiver uses beam forming to combine the multiple RF signals into one signal for processing.

For a multiple-input-multiple-output (MIMO) wireless communication, the transmitter and receiver each include multiple paths. In such a communication, the transmitter parallel processes data using a spatial and time encoding function to produce two or more streams of data. The transmitter includes multiple transmission paths to convert each stream of data into multiple RF signals. The receiver receives the multiple RF signals via multiple receiver paths that recapture the streams of data utilizing a spatial and time decoding function. The recaptured streams of data are combined and subsequently processed to recover the original data.

To further improve wireless communications, transceivers may incorporate beamforming. In general, beamforming is a processing technique to create a focused antenna beam by shifting a signal in time or in phase to provide gain of the signal in a desired direction and to attenuate the signal in other directions. Prior art papers (1) Digital beamforming basics (antennas) by Steyskal, Hans, Journal of Electronic Defense, 7/1/1996; (2) Utilizing Digital Down converters for Efficient Digital Beamforming, by Clint Schreiner, Red River Engineering, no publication date; and (3) Interpolation Based Transmit Beamforming for MIMO-OFMD with Partial Feedback, by Jihoon Choi and Robert W. Heath, University of Texas, Department of Electrical and Computer Engineering, Wireless Networking and Communications Group, September, 13, 2003 discuss beamforming concepts.

30

25

10

15

20

#### DOCKET NO. BP4880

In order for a transmitter to properly implement beamforming (i.e., determine the beamforming matrix [V]), it needs to know properties of the channel over which the wireless communication is conveyed. Accordingly, the receiver must provide feedback information for the transmitter to determine the properties of the channel. One approach for sending feedback from the receiver to the transmitter is for the receiver to determine the channel response (H) and to provide it as the feedback information. An issue with this approach is the size of the feedback packet, which may be so large that, during the time it takes to send it to the transmitter, the response of the channel has changed.

To reduce the size of the feedback, the receiver may decompose the channel using singular value decomposition (SVD) and send information relating only to a calculated value of the transmitter's beamforming matrix (V) as the feedback information. In this approach, the receiver calculates (V) based on H = UDV\*, where H is the channel response, D is a diagonal matrix, and U is a receiver unitary matrix. While this approach reduces the size of the feedback information, its size is still an issue for a MIMO wireless communication. For instance, in a 2x2 MIMO wireless communication, the feedback needs four elements that are all complex Cartesian coordinate values [V11 V12; V21 V22]. In general, Vik = aik + j\*bik, where aik and bik are values between [-1, 1]. Thus, with 1 bit express per each element for each of the real and imaginary components, aik and bik can be either  $-\frac{1}{2}$  or  $\frac{1}{2}$ , which requires 4x2x1 = 8 bits per tone. With 4 bit expressions per each element of V(f) in an orthogonal frequency division multiplexing (OFDM) 2 x 2 MIMO wireless communication, the number of bits required is 1728 per tone (e.g., 4\*2\*54\*4 = 1728, 4 elements per tone, 2 bits for real and imaginary components per tone, 54 data tones per frame, and 4 bits per element), which requires overhead for a packet exchange that is too large for practical applications.

Therefore, a need exists for a method and apparatus for reducing beamforming feedback information for wireless communications.

30

25

10

15

20

## **BRIEF SUMMARY OF THE INVENTION**

The present invention is directed to apparatus and methods of operation that are further described in the following Brief Description of the Drawings, the Detailed Description of the Invention, and the claims. Other features and advantages of the present invention will become apparent from the following detailed description of the invention made with reference to the accompanying drawings.

## BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWINGS

Figure 1 is a schematic block diagram of a wireless communication system in accordance with the present invention;

- Figure 2 is a schematic block diagram illustrating an embodiment of a wireless communication device in accordance with the present invention;
- Figure 3 is a schematic block diagram illustrating another embodiment of another wireless communication device in accordance with the present invention;
  - Figure 4 is a schematic block diagram of baseband transmit processing in accordance with the present invention;

Figure 5 is a schematic block diagram of baseband receive processing in accordance with the present invention;

- Figure 6 is a schematic block diagram of a beamforming wireless communication in accordance with the present invention;
  - Figure 7 is a flow chart illustrating another embodiment of the present invention for providing beamforming feedback information from a receiver to a transmitter; and
- Figure 8 is a flow chart illustrating another embodiment of the present invention for providing beamforming feedback information from a receiver to a transmitter

## DETAILED DESCRIPTION OF THE INVENTION

Figure 1 is a schematic block diagram illustrating a communication system 10 that includes a plurality of base stations and/or access points 12, 16, a plurality of wireless communication devices 18-32 and a network hardware component 34. Note that the network hardware 34, which may be a router, switch, bridge, modem, system controller, et cetera provides a wide area network connection 42 for the communication system 10. Further note that the wireless communication devices 18-32 may be laptop host computers 18 and 26, personal digital assistant hosts 20 and 30, personal computer hosts 24 and 32 and/or cellular telephone hosts 22 and 28. The details of the wireless communication devices will be described in greater detail with reference to Figure 2.

Wireless communication devices 22, 23, and 24 are located within an independent basic service set (IBSS) area and communicate directly (i.e., point to point). In this configuration, these devices 22, 23, and 24 may only communicate with each other. To communicate with other wireless communication devices within the system 10 or to communicate outside of the system 10, the devices 22, 23, and/or 24 need to affiliate with one of the base stations or access points 12 or 16.

20

25

30

5

10

15

The base stations or access points 12, 16 are located within basic service set (BSS) areas 11 and 13, respectively, and are operably coupled to the network hardware 34 via local area network connections 36, 38. Such a connection provides the base station or access point 12, 16 with connectivity to other devices within the system 10 and provides connectivity to other networks via the WAN connection 42. To communicate with the wireless communication devices within its BSS 11 or 13, each of the base stations or access points 12-16 has an associated antenna or antenna array. For instance, base station or access point 12 wirelessly communicates with wireless communication devices 18 and 20 while base station or access point 16 wirelessly communicates with wireless communication devices 26 – 32. Typically, the wireless communication devices

register with a particular base station or access point 12, 16 to receive services from the communication system 10.

Typically, base stations are used for cellular telephone systems and like-type systems, while access points are used for in-home or in-building wireless networks (e.g., IEEE 802.11 and versions thereof, Bluetooth, and/or any other type of radio frequency based network protocol). Regardless of the particular type of communication system, each wireless communication device includes a built-in radio and/or is coupled to a radio.

Figure 2 is a schematic block diagram illustrating an embodiment of a wireless communication device that includes the host device 18-32 and an associated radio 60. For cellular telephone hosts, the radio 60 is a built-in component. For personal digital assistants hosts, laptop hosts, and/or personal computer hosts, the radio 60 may be built-in or an externally coupled component.

15

20

25

30

10

5

As illustrated, the host device 18-32 includes a processing module 50, memory 52, a radio interface 54, an input interface 58, and an output interface 56. The processing module 50 and memory 52 execute the corresponding instructions that are typically done by the host device. For example, for a cellular telephone host device, the processing module 50 performs the corresponding communication functions in accordance with a particular cellular telephone standard.

The radio interface 54 allows data to be received from and sent to the radio 60. For data received from the radio 60 (e.g., inbound data), the radio interface 54 provides the data to the processing module 50 for further processing and/or routing to the output interface 56. The output interface 56 provides connectivity to an output display device such as a display, monitor, speakers, et cetera such that the received data may be displayed. The radio interface 54 also provides data from the processing module 50 to the radio 60. The processing module 50 may receive the outbound data from an input device such as a keyboard, keypad, microphone, et cetera via the input interface 58 or generate the data itself. For data received via the input interface 58, the processing

module 50 may perform a corresponding host function on the data and/or route it to the radio 60 via the radio interface 54.

Radio 60 includes a host interface 62, digital receiver processing module 64, an analog-to-digital converter 66, a high pass and low pass filter module 68, an IF mixing down conversion stage 70, a receiver filter 71, a low noise amplifier 72, a transmitter/receiver switch 73, a local oscillation module 74, memory 75, a digital transmitter processing module 76, a digital-to-analog converter 78, a filtering/gain module 80, an IF mixing up conversion stage 82, a power amplifier 84, a transmitter filter module 85, a channel bandwidth adjust module 87, and an antenna 86. The antenna 86 may be a single antenna that is shared by transmit and receive paths as regulated by the Tx/Rx switch 73, or may include separate antennas for the transmit path and receive path. The antenna implementation will depend on the particular standard to which the wireless communication device is compliant.

15

20

25

30

10

5

The digital receiver processing module 64 and the digital transmitter processing module 76, in combination with operational instructions stored in memory 75, execute digital receiver functions and digital transmitter functions, respectively. The digital receiver functions include, but are not limited to, digital intermediate frequency to baseband conversion, demodulation, constellation demapping, descrambling, and/or decoding. The digital transmitter functions include, but are not limited to, encoding, scrambling, constellation mapping, modulation, and/or digital baseband to IF conversion. The digital receiver and transmitter processing modules 64 and 76 may be implemented using a shared processing device, individual processing devices, or a plurality of processing devices. Such a processing device may be a microprocessor, micro-controller, digital signal processor, microcomputer, central processing unit, field programmable gate array, programmable logic device, state machine, logic circuitry, analog circuitry, digital circuitry, and/or any device that manipulates signals (analog and/or digital) based on operational instructions. The memory 75 may be a single memory device or a plurality of memory devices. Such a memory device may be a read-only memory, random access memory, volatile memory, non-volatile memory, static memory, dynamic memory, flash

memory, and/or any device that stores digital information. Note that when the processing module 64 and/or 76 implements one or more of its functions via a state machine, analog circuitry, digital circuitry, and/or logic circuitry, the memory storing the corresponding operational instructions is embedded with the circuitry comprising the state machine, analog circuitry, digital circuitry, and/or logic circuitry.

In operation, the radio 60 receives outbound data 94 from the host device via the host interface 62. The host interface 62 routes the outbound data 94 to the digital transmitter processing module 76, which processes the outbound data 94 in accordance with a particular wireless communication standard (e.g., IEEE 802.11, Bluetooth, et cetera) to produce digital transmission formatted data 96. The digital transmission formatted data 96 will be digital base-band signals (e.g., have a zero IF) or a digital low IF signals, where the low IF typically will be in the frequency range of one hundred kilohertz to a few megahertz.

15

20

10

5

The digital-to-analog converter 78 converts the digital transmission formatted data 96 from the digital domain to the analog domain. The filtering/gain module 80 filters and/or adjusts the gain of the analog signals prior to providing it to the IF mixing stage 82. The IF mixing stage 82 converts the analog baseband or low IF signals into RF signals based on a transmitter local oscillation 83 provided by local oscillation module 74. The power amplifier 84 amplifies the RF signals to produce outbound RF signals 98, which are filtered by the transmitter filter module 85. The antenna 86 transmits the outbound RF signals 98 to a targeted device such as a base station, an access point and/or another wireless communication device.

25

30

The radio 60 also receives inbound RF signals 88 via the antenna 86, which were transmitted by a base station, an access point, or another wireless communication device. The antenna 86 provides the inbound RF signals 88 to the receiver filter module 71 via the Tx/Rx switch 73, where the Rx filter 71 bandpass filters the inbound RF signals 88. The Rx filter 71 provides the filtered RF signals to low noise amplifier 72, which amplifies the signals 88 to produce an amplified inbound RF signals. The low noise

amplifier 72 provides the amplified inbound RF signals to the IF mixing module 70, which directly converts the amplified inbound RF signals into an inbound low IF signals or baseband signals based on a receiver local oscillation 81 provided by local oscillation module 74. The down conversion module 70 provides the inbound low IF signals or baseband signals to the filtering/gain module 68. The high pass and low pass filter module 68 filters, based on settings provided by the channel bandwidth adjust module 87, the inbound low IF signals or the digital reception formatted data to produce filtered inbound signals.

The analog-to-digital converter 66 converts the filtered inbound signals from the analog domain to the digital domain to produce digital reception formatted data 90, where the digital reception formatted data 90 will be digital base-band signals or digital low IF signals, where the low IF typically will be in the frequency range of one hundred kilohertz to a few megahertz.. The digital receiver processing module 64, based on settings provided by the channel bandwidth adjust module 87, decodes, descrambles, demaps, and/or demodulates the digital reception formatted data 90 to recapture inbound data 92 in accordance with the particular wireless communication standard being implemented by radio 60. The host interface 62 provides the recaptured inbound data 92

to the host device 18-32 via the radio interface 54.

20

25

30

10

15

As one of average skill in the art will appreciate, the wireless communication device of Figure 2 may be implemented using one or more integrated circuits. For example, the host device may be implemented on one integrated circuit, the digital receiver processing module 64, the digital transmitter processing module 76 and memory 75 may be implemented on a second integrated circuit, and the remaining components of the radio 60, less the antenna 86, may be implemented on a third integrated circuit. As an alternate example, the radio 60 may be implemented on a single integrated circuit. As yet another example, the processing module 50 of the host device and the digital receiver and transmitter processing modules 64 and 76 may be a common processing device implemented on a single integrated circuit. Further, the memory 52 and memory 75 may be implemented on a single integrated circuit and/or on the same integrated circuit as the

### DOCKET NO. BP4880

5

10

15

20

25

30

common processing modules of processing module 50 and the digital receiver and transmitter processing module 64 and 76.

Figure 3 is a schematic block diagram illustrating another embodiment of a wireless communication device that includes the host device 18-32 and an associated radio 60. For cellular telephone hosts, the radio 60 is a built-in component. For personal digital assistants hosts, laptop hosts, and/or personal computer hosts, the radio 60 may be built-in or an externally coupled component.

As illustrated, the host device 18-32 includes a processing module 50, memory 52, radio interface 54, input interface 58 and output interface 56. The processing module 50 and memory 52 execute the corresponding instructions that are typically done by the host device. For example, for a cellular telephone host device, the processing module 50 performs the corresponding communication functions in accordance with a particular cellular telephone standard.

The radio interface 54 allows data to be received from and sent to the radio 60. For data received from the radio 60 (e.g., inbound data), the radio interface 54 provides the data to the processing module 50 for further processing and/or routing to the output interface 56. The output interface 56 provides connectivity to an output display device such as a display, monitor, speakers, et cetera such that the received data may be displayed. The radio interface 54 also provides data from the processing module 50 to the radio 60. The processing module 50 may receive the outbound data from an input device such as a keyboard, keypad, microphone, et cetera via the input interface 58 or generate the data itself. For data received via the input interface 58, the processing module 50 may perform a corresponding host function on the data and/or route it to the radio 60 via the radio interface 54.

Radio 60 includes a host interface 62, a baseband processing module 100, memory 65, a plurality of radio frequency (RF) transmitters 106 - 110, a transmit/receive (T/R) module 114, a plurality of antennas 81 - 85, a plurality of RF receivers 118 - 120, a

15

20

25

30

channel bandwidth adjust module 87, and a local oscillation module 74. The baseband processing module 100, in combination with operational instructions stored in memory 65, executes digital receiver functions and digital transmitter functions, respectively. The digital receiver functions include, but are not limited to, digital intermediate frequency to baseband conversion, demodulation, constellation demapping, decoding, de-interleaving, fast Fourier transform, cyclic prefix removal, space and time decoding, and/or descrambling. The digital transmitter functions include, but are not limited to, encoding, scrambling, interleaving, constellation mapping, modulation, inverse fast Fourier transform, cyclic prefix addition, space and time encoding, and digital baseband to IF conversion. The baseband processing modules 100 may be implemented using one or more processing devices. Such a processing device may be a microprocessor, microcontroller, digital signal processor, microcomputer, central processing unit, field programmable gate array, programmable logic device, state machine, logic circuitry, analog circuitry, digital circuitry, and/or any device that manipulates signals (analog and/or digital) based on operational instructions. The memory 65 may be a single memory device or a plurality of memory devices. Such a memory device may be a readonly memory, random access memory, volatile memory, non-volatile memory, static memory, dynamic memory, flash memory, and/or any device that stores digital information. Note that when the processing module 100 implements one or more of its functions via a state machine, analog circuitry, digital circuitry, and/or logic circuitry, the memory storing the corresponding operational instructions is embedded with the circuitry comprising the state machine, analog circuitry, digital circuitry, and/or logic circuitry.

In operation, the radio 60 receives outbound data 94 from the host device via the host interface 62. The baseband processing module 64 receives the outbound data 94 and, based on a mode selection signal 102, produces one or more outbound symbol streams 104. The mode selection signal 102 will indicate a particular mode of operation that is compliant with one or more specific modes of the various IEEE 802.11 standards. For example, the mode selection signal 102 may indicate a frequency band of 2.4 GHz, a channel bandwidth of 20 or 22 MHz and a maximum bit rate of 54 megabits-per-second. In this general category, the mode selection signal will further indicate a particular rate

10

15

20

25

30

ranging from 1 megabit-per-second to 54 megabits-per-second. In addition, the mode selection signal will indicate a particular type of modulation, which includes, but is not limited to, Barker Code Modulation, BPSK, QPSK, CCK, 16 QAM and/or 64 QAM. The mode select signal 102 may also include a code rate, a number of coded bits per subcarrier (NBPSC), coded bits per OFDM symbol (NCBPS), and/or data bits per OFDM symbol (NDBPS). The mode selection signal 102 may also indicate a particular channelization for the corresponding mode that provides a channel number and corresponding center frequency. The mode select signal 102 may further indicate a power spectral density mask value and a number of antennas to be initially used for a MIMO communication.

The baseband processing module 100, based on the mode selection signal 102 produces one or more outbound symbol streams 104 from the outbound data 94. For example, if the mode selection signal 102 indicates that a single transmit antenna is being utilized for the particular mode that has been selected, the baseband processing module 100 will produce a single outbound symbol stream 104. Alternatively, if the mode select signal 102 indicates 2, 3 or 4 antennas, the baseband processing module 100 will produce 2, 3 or 4 outbound symbol streams 104 from the outbound data 94.

Depending on the number of outbound streams 104 produced by the baseband module 10, a corresponding number of the RF transmitters 106 - 110 will be enabled to up convert the outbound symbol streams 104 into outbound RF signals 112. In general, each of the RF transmitters 106 - 110 includes a digital filter and upsampling module, a digital to analog conversion module, an analog filter module, a frequency up conversion module, a power amplifier, and a radio frequency bandpass filter. The RF transmitters 106 - 110 provide the outbound RF signals 112 to the transmit/receive module 114, which provides each outbound RF signal to a corresponding antenna 81 - 85.

When the radio 60 is in the receive mode, the transmit/receive module 114 receives one or more inbound RF signals 116 via the antennas 81 – 85 and provides them to one or more RF receivers 118 - 122. The RF receiver 118 – 122, based on settings

provided by the channel bandwidth adjust module 87, down converts the inbound RF signals 116 into a corresponding number of inbound symbol streams 124. The number of inbound symbol streams 124 will correspond to the particular mode in which the data was received. The baseband processing module 100 converts the inbound symbol streams 124 into inbound data 92, which is provided to the host device 18-32 via the host interface 62.

As one of average skill in the art will appreciate, the wireless communication device of Figure 3 may be implemented using one or more integrated circuits. For example, the host device may be implemented on one integrated circuit, the baseband processing module 100 and memory 65 may be implemented on a second integrated circuit, and the remaining components of the radio 60, less the antennas 81 - 85, may be implemented on a third integrated circuit. As an alternate example, the radio 60 may be implemented on a single integrated circuit. As yet another example, the processing module 50 of the host device and the baseband processing module 100 may be a common processing device implemented on a single integrated circuit. Further, the memory 52 and memory 65 may be implemented on a single integrated circuit and/or on the same integrated circuit as the common processing modules of processing module 50 and the baseband processing module 100.

20

25

30

5

10

15

Figure 4 is a schematic block diagram of baseband transmit processing 100-TX within the baseband processing module 100, which includes an encoding module 121, a puncture module 123, a switch, a plurality of interleaving modules 125, 126, a plurality of constellation encoding modules 128, 130, a beamforming module (V) 132, and a plurality of inverse fast Fourier transform (IFFT) modules 134, 136 for converting the outbound data 94 into the outbound symbol stream(s) 104. As one of ordinary skill in the art will appreciate, the baseband transmit processing may include two or more of each of the interleaving modules 125, 126, the constellation mapping modules 128, 130, and the IFFT modules 134, 136. In addition, one of ordinary skill in art will further appreciate that the encoding module 121, puncture module 123, the interleaving modules 124, 126, the constellation mapping modules 128, 130, and the IFFT modules 134, 136 may

#### DOCKET NO. BP4880

5

15

20

25

30

function in accordance with one or more wireless communication standards including, but not limited to, IEEE 802.11a, b, g, n.

In one embodiment, the encoding module 121 is operably coupled to convert outbound data 94 into encoded data in accordance with one or more wireless communication standards. The puncture module 123 punctures the encoded data to produce punctured encoded data. The plurality of interleaving modules 125, 126 is operably coupled to interleave the punctured encoded data into a plurality of interleaved streams of data. The plurality of constellation mapping modules 128, 130 is operably coupled to map the plurality of interleaved streams of data into a plurality of streams of data symbols. The beamforming module 132 is operably coupled to beamform, using a unitary matrix having polar coordinates, the plurality of streams of data symbols into a plurality of streams of beamformed symbols. The plurality of IFFT modules 134, 136 is operably coupled to convert the plurality of streams of beamformed symbols into a plurality of outbound symbol streams.

The beamforming module 132 is operably coupled to multiply a beamforming unitary matrix (V) with baseband signals provided by the plurality of constellation mapping modules 128, 130. The beamforming module 132 determines the beamforming unitary matrix V from feedback information from the receiver, wherein the feedback information includes a calculated expression of the beamforming matrix V having polar coordinates. The beamforming module 132 generates the beamforming unitary matrix V to satisfy the conditions of "V\*V = VV\* = "I", where "I" is an identity matrix of [1 0; 0 1] for 2x2 MIMO wireless communication, is [1 0 0; 0 1 0; 0 0 1] for 3x3 MIMO wireless communication, or is [1 0 0 0; 0 1 0 0; 0 0 1 0; 0 0 0 1] for 4x4 MIMO wireless communication. In this equation, V\*V means "conjugate (V) times V" and VV\* means "V times conjugate (V)". Note that V may be a 2x2 unitary matrix for a 2x2 MIMO wireless communication, a 3x3 unitary matrix for a 3x3 MIMO wireless communication, and a 4x4 unitary matrix for a 4x4 MIMO wireless communication. Further note that for each column of V, a first row of polar coordinates including real values as references and a second row of polar coordinates including phase shift values.

In one embodiment, the constellation mapping modules 128, 130 function in accordance with one of the IEEE 802.11x standards to provide an OFDM (Orthogonal Frequency Domain Multiplexing) frequency domain baseband signals that includes a plurality of tones, or subcarriers, for carrying data. Each of the data carrying tones represents a symbol mapped to a point on a modulation dependent constellation map. For instance, a 16 QAM (Quadrature Amplitude Modulation) includes 16 constellation points, each corresponding to a different symbol. For an OFDM signal, the beamforming module 132 may regenerate the beamforming unitary matrix V for each tone from each constellation mapping module 128, 130, use the same beamforming unitary matrix for each tone from each constellation mapping module 128, 130, or a combination thereof.

The beamforming unitary matrix varies depending on the number of transmit paths (i.e., transmit antennas - M) and the number of receive paths (i.e., receiver antennas - N) for an MxN MIMO communication. For instance, for a 2x2 MIMO communication, the beamforming unitary matrix may be:

$$V = (V)ij = \begin{bmatrix} \cos \psi_1 & \cos \psi_2 \\ \sin \psi_1 e^{j\phi_1} & \sin \psi_2 e^{j\phi_2} \end{bmatrix}$$

20

30

5

10

15

In order to satisfy V\*V = I, it needs to satisfy followings.

$$\cos \psi_1 \cos \psi_2 + \sin \psi_1 \sin \psi_2 e^{j(\phi_1 - \phi_2)} = 0$$
$$\cos \psi_1 \cos \psi_2 + \sin \psi_1 \sin \psi_2 e^{j(\phi_2 - \phi_1)} = 0$$

Where i, j = 1, 2;  $\psi_1$ ,  $\Phi_1$ ,  $\psi_2$ , and  $\Phi_2$  represent angles of the unit circle, wherein absolute value of  $\psi_1 - \psi_2 = \pi/2$  and  $\Phi_1 = \Phi_2$  or  $\Phi_1 = \Phi_2 + \pi$  and  $\psi_1 + \psi_2 = \pi/2$ .

Therefore, with  $\Phi_1$  and  $\psi_1$ , the beamforming module 132 may regenerate V per each tone. For example, With 4-bits expression for angle  $\Phi_1$  and 3-bits for angle  $\psi_1$ , and 1-bit for the index for #1 or #2 in 54 tones, (i.e., 8-bits per tone) total feedback information may be 8x54/8 = 54bytes. ( $\psi$  in  $[0, \pi]$ ,  $\Phi$  in  $[-\pi, \pi]$ ).

15

For a 3x3 MIMO communication, the beamforming unitary matrix may be:

$$V = (V)ij = \begin{bmatrix} \cos\psi_1 & \cos\psi_2 & \cos\psi_3 \\ \sin\psi_1 \cos\theta_1 e^{j\phi_{21}} & \sin\psi_2 \cos\theta_2 e^{j\phi_{22}} & \sin\psi_3 \cos\theta_3 e^{j\phi_{23}} \\ \sin\psi_1 \sin\theta_1 e^{j\phi_{31}} & \sin\psi_2 \sin\theta_2 e^{j\phi_{32}} & \sin\psi_3 \sin\theta_3 e^{j\phi_{33}} \end{bmatrix}$$

where i, j = 1, 2, 3;  $\psi_1$ ,  $\psi_2$ ,  $\psi_3$ ,  $\theta_1$ ,  $\theta_2$ ,  $\theta_3$ ,  $\Phi_{21}$ ,  $\Phi_{22}$ ,  $\Phi_{23}$ ,  $\Phi_{31}$ ,  $\Phi_{32}$ ,  $\Phi_{33}$  represent angles of the unit circle, wherein Diagonal (V\*V) = 1s, and wherein:

10 
$$\psi_{i} = \cos^{-1} V_{1i}, \theta_{i} = \cos^{-1} \left| \frac{V_{2i}}{\sin \psi_{i}} \right|$$
$$\phi_{2i} = \angle (V_{2i}), \phi_{3i} = \angle (V_{3i})$$

In this example, with 12 angles, the beamforming module 132 may regenerate V as a 3x3 matrix per tone. With 4-bits for expression for the angles, a 54 tone signal may have feedback information of 324 bytes (e.g., 4x12x54/8).

For a 4x4 MIMO communication, the beamforming unitary matrix may be:

$$V = (V)ij = \begin{bmatrix} \cos\psi_{1}\cos\varphi_{1} & \cos\psi_{2}\cos\varphi_{2} & \cos\psi_{3}\cos\varphi_{3} & \cos\psi_{4}\cos\varphi_{4} \\ \cos\psi_{1}\sin\varphi_{1}e^{j\phi_{11}} & \cos\psi_{2}\sin\varphi_{2}e^{j\phi_{12}} & \cos\psi_{3}\sin\varphi_{3}e^{j\phi_{13}} & \cos\psi_{4}\sin\varphi_{4}e^{j\phi_{14}} \\ \sin\psi_{1}\cos\theta_{1}e^{j\phi_{21}} & \sin\psi_{2}\cos\theta_{2}e^{j\phi_{22}} & \sin\psi_{3}\cos\theta_{3}e^{j\phi_{23}} & \sin\psi_{4}\cos\theta_{4}e^{j\phi_{24}} \\ \sin\psi_{1}\sin\theta_{1}e^{j\phi_{31}} & \sin\psi_{2}\sin\theta_{2}e^{j\phi_{32}} & \sin\psi_{3}\sin\theta_{3}e^{j\phi_{33}} & \sin\psi_{4}\sin\theta_{4}e^{j\phi_{34}} \end{bmatrix}$$

 $\Phi_{43}$ ,  $\Phi_{43}$  represent angles of the unit circle, wherein Diagonal (V\*V) = 1s, and wherein:

$$\psi_{i} = \cos^{-1}\left(\sqrt{|V_{1i}|^{2} + |V_{2i}|^{2}}\right), \varphi_{i} = \cos^{-1}\left(\frac{V_{1i}}{\cos\psi_{i}}\right), \theta_{i} = \cos^{-1}\left|\frac{V_{3i}}{\sin\psi_{i}}\right|$$

$$\phi_{1i} = \angle(V_{2i}), \phi_{2i} = \angle(V_{3i}), \phi_{3i} = \angle(V_{4i})$$

30

#### DOCKET NO. BP4880

5

10

15

20

25

30

In this example, with 24 angles, the beamforming module 132 may regenerate V as a 4x4 matrix per tone. With 4-bits for expression for the angles, a 54 tone signal may have feedback information of 648 bytes (e.g., 4x24x54/8).

The baseband transmit processing 100-TX receives the polar coordinates  $\Phi$  and  $\psi$  from the receiver as feedback information as will described in greater detail with reference to Figure 6.

Figure 5 is a schematic block diagram of baseband receive processing 100-RX that includes a plurality of fast Fourier transform (FFT) modules 140, 142, a beamforming (U) module 144, a plurality of constellation demapping modules 146, 148, a plurality of deinterleaving modules 150, 152, a switch, a depuncture module 154, and a decoding module 156 for converting a plurality of inbound symbol streams 124 into inbound data 92. As one of ordinary skill in the art will appreciate, the baseband receive processing 100-RX may include two or more of each of the deinterleaving modules 150, 152, the constellation demapping modules 146, 148, and the FFT modules 140, 142. In addition, one of ordinary skill in art will further appreciate that the decoding module 156, depuncture module 154, the deinterleaving modules 150, 152, the constellation decoding modules 146, 148, and the FFT modules 140, 142 may be function in accordance with one or more wireless communication standards including, but not limited to, IEEE 802.11a, b, g, n.

In one embodiment, a plurality of FFT modules 140, 142 is operably coupled to convert a plurality of inbound symbol streams 124 into a plurality of streams of beamformed symbols. The inverse beamforming module 144 is operably coupled to inverse beamform, using a unitary matrix having polar coordinates, the plurality of streams of beamformed symbols into a plurality of streams of data symbols. The plurality of constellation demapping modules is operably coupled to demap the plurality of streams of data symbols into a plurality of interleaved streams of data. The plurality of deinterleaving modules is operably coupled to deinterleave the plurality of interleaved

10

15

20

25

30

streams of data into encoded data. The decoding module is operably coupled to convert the encoded data into inbound data 92.

The beamforming module 144 is operably coupled to multiply a beamforming unitary matrix (U) with baseband signals provided by the plurality of FFT modules 140, 142. The FFT modules 140, 142 function in accordance with one of the IEEE 802.11x standards to provide an OFDM (Orthogonal Frequency Domain Multiplexing) frequency domain baseband signals that includes a plurality of tones, or subcarriers, for carrying data. Each of the data carrying tones represents a symbol mapped to a point on a modulation dependent constellation map. The baseband receive processing 100-RX is further functional to produce feedback information for the transmitter as further described with reference to Figure 6.

Figure 6 is a schematic block diagram of a beamforming wireless communication where  $H=UDV^*$  (H – represents the channel, U is the receiver beamforming unitary matrix, and  $V^*$  is the conjugate of the transmitter beamforming unitary matrix. With  $H=UDV^*$ , Y (the received signal) = Y + Y where Y represents the transmitted signals and Y represents noise. If Y = Y + Y then Y = Y + Y + Y + Y = Y + Y + Y + Y + Y = Y +

From this expression, the baseband receive processing 100-RX may readily determine the feedback of V, where V includes polar coordinates. For instance, the receiver may decompose the channel using singular value decomposition (SVD) and send information relating only to a calculated value of the transmitter's beamforming matrix (V) as the feedback information. In this approach, the receiver calculates (V) based on H = UDV\*, where H is the channel response, D is a diagonal matrix, and U is a receiver unitary matrix. This approach reduces the size of the feedback information with respect to SVD using Cartesian coordinates. For example, in a 2x2 MIMO wireless communication, the feedback needs four elements that are all complex values [V11 V12; V21 V22] with two angles ( $\psi$  and  $\Phi$ ). In general, Vik = aik + j\*bik, where aik and bik are values between [-1, 1]. To cover [-1, 1],  $\psi$  is in  $[0, \pi]$  and  $\Phi$  is in  $[0, 2\pi]$ . With  $\pi$  /2 resolutions for angles,  $\psi$  needs to be  $\pi$  /4 or  $3\pi$ /4, i.e.,  $\cos(\psi) = 0.707$  or -0.707, which

requires 1 bit, where  $\Phi$  needs to be either  $\pi/4$ ,  $3\pi/4$ ,  $5\pi/4$ ,  $7\pi/4$ , i.e.,  $\exp(j \Phi) = 0.707(1+j)$ , 0.707(1-j), 0.707(-1+j) or 0.707(-1-j), which requires 2 bits. With  $\pi/4$  resolutions for angles,  $\psi$  needs to be  $\pi/8$ ,  $3\pi/8$ ,  $5\pi/8$ , or  $7\pi/8$ , which requires 2 bits, where  $\Phi$  needs to be either  $\pi/8$ ,  $3\pi/8$ ,  $5\pi/8$ ,  $7\pi/8$ ,  $9\pi/8$ ,  $11\pi/8$ ,  $13\pi/8$  or  $15\pi/8$ , which requires 4 bits. So, for an example of 2x2 system to use 4 bits per tone, it may have 1 bit for  $\psi$ , 2 bits for  $\Phi$  and 1 index bit to determine the relationship between  $\psi$  and  $\Phi$ , such as either  $\psi 1 = \psi 2 + \pi$  and  $\Phi 1 + \Phi 2 = \pi/2$ , or  $\psi 1 = \psi 2$  and  $\Phi 1 - \Phi 2 = \pi/2$ .

For the same resolution in Cartesian expression of 4 bits per each element for each of the real and imaginary components, aik and bik, can be within [- ½, ½], it requires 4\*2\*4 = 32 bits per tone. For OFDM MIMO wireless communications, the number of bits required is 1728 bits for the Cartesian expression. While an angle expression in accordance with the present invention requires 8 bits per tone, which for the same OFDM MIMO wireless communications would require 432 bits. This represents a significant reduction in the overhead needed for packet exchange.

Figure 7 is a flow chart illustrating another embodiment of the present invention for providing beamforming feedback information from a receiver to a transmitter. The method 700 in particular addresses the feed back of observed transmitter beamforming information from a receiving wireless communication device to a transmitting wireless communication device. The method 700 of Figure 7 relates to MIMO wireless communication systems, among others. Most of the operations 700 of Figure 7 are typically performed by a baseband processing module, e.g., 100 of FIG. 3 of a receiving wireless device.

25

30

10

15

20

The method 700 commences with the receiving wireless communication device receiving a preamble sequence from the transmitting wireless device and estimating a channel response from the preamble sequence (step 702). Estimating the channel response includes comparing received training symbols of the preamble to corresponding expected training symbols using any of a number of techniques that are known in the art. The receiving wireless device then determines an estimated transmitter beamforming

unitary matrix (V) based upon the channel response and a known receiver beamforming unitary matrix (U) (step 704). The channel response (H), estimated transmitter beamforming unitary matrix (V), and the known receiver beamforming unitary matrix (U) are related by the equation H = UDV\*, where, D is a diagonal matrix. Singular Value Decomposition (SVD) operations may be employed to produce the estimated transmitter beamforming unitary matrix (V) according to this equation.

According to the embodiment of Figure 7, the receiving wireless device produces the estimated transmitter beamforming unitary matrix (V) in Cartesian coordinates and then converts the estimated transmitter beamforming unitary matrix (V) to polar coordinates (step 706). With the estimated transmitter beamforming unitary matrix (V) determined, the receiving wireless device then decomposes the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information (step 708).

15

20

25

30

10

According to one embodiment of this operation, the decomposition operations of step 708 employ a Givens Rotation operation. The Givens Rotation relies upon the observation that, with the condition of V\*V = VV\* = I, some of angles of the Givens Rotation are redundant. With a decomposed matrix form for the estimated transmitter beamforming matrix (V), the set of angles fed back to the transmitting wireless device are reduced.

Operation continues with the receiving wireless device wirelessly sending the transmitter beamforming information to the transmitting wireless device (step 710). This operation occurs with the receiving wireless device shifting to a transmit mode and sending the information back to the transmitting wireless device. The transmitting wireless device then uses the feedback components to generate a new beamforming matrix (V), which it uses for subsequent transmissions (step 712).

Figure 8 is a flow chart illustrating another embodiment of the present invention for providing beamforming feedback information from a receiver to a transmitter. The

10

15

20

operations 800 of Figure 8 are similar to the operations 700 of Figure 7 and would typically be performed by a baseband processing module, e.g., 100 of FIG. 3 of a receiving wireless device.

The method 800 commences with the receiving wireless communication device receiving a preamble sequence from the transmitting wireless device and estimating a channel response (H) from the preamble sequence (step 802). Techniques similar/same as those described with reference to step 702 of Figure 7 may be employed.

The receiving wireless device then decomposes the channel response (H) based upon the receiver beamforming unitary matrix (U) to produce an estimated transmitter beamforming unitary matrix (V) (step 804). With the estimated transmitter beamforming unitary matrix (V) determined, the receiving wireless device then decomposes the estimated transmitter beamforming unitary matrix (V) using a Givens Rotation to produce the transmitter beamforming information (step 806). The products of this Givens Rotation are the transmitter beamforming information.

Operation continues with the receiving wireless device wirelessly sending the transmitter beamforming information to the transmitting wireless device (step 808). This operation occurs with the receiving wireless device shifting to a transmit mode and sending the transmitter beamforming information to the transmitting wireless device. The transmitting wireless device then uses the feedback components to generate a new beamforming matrix (V), which it uses for subsequent transmissions (step 810).

One example of a Givens Rotation matrix that may be used for the decomposition operations of step 806 (and step 708) is:

$$G_{l}(\psi) = \begin{bmatrix} I_{l-1} & 0 & 0 & 0 \\ 0 & \cos\psi & \sin\psi & 0 \\ 0 & -\sin\psi & \cos\psi & 0 \\ 0 & 0 & 0 & I_{N-l-1} \end{bmatrix}$$

30

25

With this form, the Givens Rotation matrix rotates M [I,j],[I,j] to make (i,j-1)th component zero, where M [I,j],[I,j] is 2x2 block matrix at ith, jth row and ith, jth column.

Applying the Givens Rotation to the 2x2 estimated transmitter beamforming matrix (V) described above, for a particular form of the Givens Rotation,  $\psi$  in  $[0, \pi/2]$ ,  $\phi$  in  $[-\pi, \pi]$  the 2x2 estimated transmitter beamforming matrix (V) can be rewritten as:

$$V = \begin{bmatrix} \cos \psi_1 & \cos(\frac{\pi}{2} - \psi_1) \\ \sin \psi_1 e^{j(\pi + \phi_2)} & \sin(\frac{\pi}{2} - \psi_1) e^{j\phi_1} \end{bmatrix}$$
$$= \begin{bmatrix} 1 & 0 \\ 0 & e^{j\phi} \end{bmatrix} \begin{bmatrix} \cos \psi & \sin \psi \\ -\sin \psi & \cos \psi \end{bmatrix}$$

With angle resolution of  $\pi/2^a$ , where a=# of bits per angle, the total number of bits per tone is (a-1)+(a+1)=2a. With the 2x2 estimated transmitter beamforming matrix (V),  $\psi$  needs (a-1) bits to cover  $[0, \pi/2]$  and  $\phi$  needs (a+1) bits to cover  $[-\pi, \pi]$ . With this notation: 'a=1' means quantized angle is either  $[\pi/4, 3\pi/4]$  to cover  $[0, \pi]$  with angle resolution of  $\pi/2$ ; and 'a=2' means quantized angle is either  $[\pi/8, 3\pi/8, 5\pi/8, 7\pi/8]$  to cover  $[0, \pi]$  with angle resolution of  $\pi/4$ .

20

15

5

By using all combinations of the Givens Rotation, these concepts may be extended to an NxM matrix. Because the Givens Rotation needs real values, a phase matrix Di is applied before the Givens Rotation to yield:

$$V = \prod_{i=1}^{M} \left[ D_i \left( \mathbf{1}_{i-1} \quad e^{j\phi_{ii}} \quad \dots \quad e^{j\phi_{iN}} \right) \prod_{j=i}^{N-1} G_j \left( \psi_{i,j} \right) \right] \times \widetilde{I}_{NxM}$$

Where:

 $D_i$  is an NxN diagonal matrix with diagonal components in arguments.  $I_{NxM}$  is an NxM identity matrix, where  $(I)_{ii} = 1$  for  $i=1,...,\min(M,N)$ .

30

#### DOCKET NO. BP4880

10

15

20

25

30

As the reader will appreciate, the coefficients of the Givens Rotation and the phase matrix coefficients serve as the transmitter beamforming information that is sent from the receiving wireless communication device to the transmitting wireless communication device. For a 3x3 estimated transmitter beamforming matrix (V), from Givens Rotation, six angles in total ( $\phi_{22}$ ,  $\phi_{23}$ ,  $\phi_{33}$ ,  $\psi_{12}$ ,  $\psi_{13}$ ,  $\psi_{23}$ ) are required. With angle resolution of  $\pi/2^a$ , where a = # of bits per angle, the total number of bits per tone is 3(a-1)+3(a+1) = 6a. In such case,  $\psi$  needs (a-1) bits to cover  $[0, \pi/2]$  and  $\phi$  needs (a+1) bits to cover  $[-\pi, \pi]$ . Using this polar coordinates embodiment, 24 bits per sub carrier are required to achieve equivalent full resolution performance to a Cartesian coordinates solution, which requires 72 bits per sub carrier.

For a 4x4 estimated transmitter beamforming matrix (V), from Givens Rotation, twelve angles in total  $(\phi_{22}, \phi_{23}, \phi_{24}, \phi_{33}, \phi_{34}, \phi_{44}, \psi_{12}, \psi_{13}, \psi_{23}, \psi_{23}, \psi_{24}, \psi_{33})$  are required. With angle resolution of  $\pi/2^a$ , where a = # of bits per angle, the total number of bits per tone is 6(a-1)+6(a+1)=12a. In such case,  $\psi$  needs (a-1) bits to cover  $[0, \pi/2]$  and  $\phi$  needs (a+1) bits to cover  $[-\pi, \pi]$ . Using this polar coordinates embodiment, 48 bits per sub carrier are required to achieve equivalent full resolution performance to a Cartesian coordinates solution, which requires 128 bits per sub carrier.

Using these techniques, for a simple case of 2x2 system with 20MHz BW, the feedback of transmitter beamforming information requires 10\*52/8=65 bytes. For the worst case of 4x4 system with 40MHz BW (108 tones), the feedback requires 48\*108/8=648 bytes. Efficiencies can be further obtained by using the correlation property of adjacent tones. (e.g., sending one information per every three tones). However, with a slowly fading channel, frequent channel feedback is not required.

The preceding discussion has presented a method and apparatus for reducing feedback information for beamforming in a wireless communication by using polar coordinates. As one of average skill in the art will appreciate, other embodiments may be derived from the present teachings without deviating from the scope of the claims.

## **CLAIMS**

What is claimed is:

5

10

15

20

1. A method for feeding back transmitter beamforming information from a receiving wireless communication device to a transmitting wireless communication device, the method comprising:

the receiving wireless communication device receiving a preamble sequence from the transmitting wireless device;

the receiving wireless device estimating a channel response based upon the preamble sequence;

the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U);

the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information; and

the receiving wireless device wirelessly sending the transmitter beamforming information to the transmitting wireless device.

2. The method of claim 1 wherein the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U) comprises:

the receiving wireless device producing the estimated transmitter beamforming unitary matrix (V) in Cartesian coordinates; and

the receiving wireless device converting the estimated transmitter beamforming unitary matrix (V) to polar coordinates.

3. The method of claim 1 wherein the channel response (H), estimated transmitter beamforming unitary matrix (V), and the receiver beamforming unitary matrix (U) are related by the equation:

H = UDV\*

- 5 where, D is a diagonal matrix.
  - 4. The method of claim 3, wherein the receiving wireless device determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U) comprises performing a Singular Value Decomposition (SVD) operation.
  - 5. The method of claim 1, wherein the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information comprises the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) using a QR decomposition technique.
  - 6. The method of claim 5, wherein the QR decomposition technique comprises a Givens Rotation operation performed according to the equation:

20

10

15

$$V = \prod_{i=1}^{M} \left[ D_i \begin{pmatrix} 1_{i-1} & e^{j\phi_{ii}} & \dots & e^{j\phi_{iN}} \end{pmatrix} \prod_{j=i}^{N-1} G_j \begin{pmatrix} \psi_{i,j} \end{pmatrix} \right] \times \widetilde{I}_{NxM}$$

Where:

D<sub>i</sub> is an NxN diagonal matrix with diagonal components in arguments;

- I<sub>NxM</sub> is an NxM identity matrix, where (I)<sub>ii</sub> = 1 for i=1,..., min(M,N); and wherein the transmitter beamforming information includes angles corresponding to elements of the diagonal matrix D and elements of the Givens Rotation.
  - 7. The method of claim 1, wherein:
- the transmitting wireless device transmits on N antennas; and the receiving wireless device receives on M antennas.

8. The method of claim 1, wherein at least one of the transmitting wireless device and the receiving wireless device supports Multiple Input Multiple Output (MIMO) operations.

5

9. A wireless communication device comprising:

a plurality of Radio Frequency (RF) components operable to receive an RF signal and to convert the RF signal to a baseband signal; and

a baseband processing module operable to:

10

receive a preamble sequence carried by the baseband signal;

estimate a channel response based upon the preamble sequence;

determine an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U);

decompose the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information; and

form a baseband signal employed by the plurality of RF components to wirelessly send the transmitter beamforming information to the transmitting wireless device.

20

15

- 10. The wireless communication device of claim 9, wherein in determining an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U), the baseband processing module is operable to:
- 25 produce the estimated transmitter beamforming unitary matrix (V) in Cartesian coordinates; and

convert the estimated transmitter beamforming unitary matrix (V) to polar coordinates.

11. The wireless communication device of claim 9, wherein the channel response (H), estimated transmitter beamforming unitary matrix (V), and the receiver beamforming unitary matrix (U) are related by the equation:

H = UDV\*

10

15

25

- 5 where, D is a diagonal matrix.
  - 12. The wireless communication device of claim 9, wherein in determining the estimated transmitter beamforming unitary matrix (V) based upon the channel response and the receiver beamforming unitary matrix (U), the baseband processing module performs Singular Value Decomposition (SVD) operations.
  - 13. The wireless communication device of claim 9, wherein in decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information, the baseband processing module decomposes the estimated transmitter beamforming unitary matrix (V) using a QR decomposition technique.
  - 14. The wireless communication device of claim 13, wherein the QR decomposition technique comprises a Givens Rotation operation performed according to the equation:

$$V = \prod_{i=1}^{M} \left[ D_i \left( \mathbf{1}_{i-1} \quad e^{j\phi_{ii}} \quad \dots \quad e^{j\phi_{N}} \right) \prod_{j=i}^{N-1} G_j \left( \psi_{i,j} \right) \right] \times \widetilde{I}_{NxM}$$

Where:

 $D_i$  is an NxN diagonal matrix with diagonal components in arguments;  $I_{NxM}$  is an NxM identity matrix, where  $(I)_{ii} = 1$  for  $i=1,...,\min(M,N)$ ; and wherein the transmitter beamforming information includes angles corresponding to elements of the diagonal matrix D and elements of the Givens Rotation.

The wireless communication device of claim 10, wherein:
 the transmitting wireless device transmits on N antennas; and the wireless communication device includes M antennas.

16. The wireless communication device of claim 10, wherein the wireless communication device supports Multiple Input Multiple Output (MIMO) operations.

5

10

15

17. A method for feeding back transmitter beamforming information from a receiving wireless communication device to a transmitting wireless communication device, the method comprising:

the receiving wireless communication device receiving a preamble sequence from the transmitting wireless device;

the receiving wireless device estimating a channel response based upon the preamble sequence;

the receiving wireless device decomposing the channel response based upon the channel response and a receiver beamforming unitary matrix (U) to produce an estimated transmitter beamforming unitary matrix (V);

the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information; and

the receiving wireless device wirelessly sending the transmitter beamforming information to the transmitting wireless device.

20

18. The method of claim 17, wherein the receiving wireless device decomposing the channel response based upon the channel response and a receiver beamforming unitary matrix (U) to produce an estimated transmitter beamforming unitary matrix (V) includes performing a Singular Value Decomposition (SVD) operation.

## DOCKET NO. BP4880

19. The method of claim 17, wherein the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information comprises the receiving wireless device decomposing the estimated transmitter beamforming unitary matrix (V) using a Givens Rotation operation performed according to the equation:

$$V = \prod_{i=1}^{M} \left[ D_i \begin{pmatrix} 1_{i-1} & e^{j\phi_{ii}} & \dots & e^{j\phi_{N}} \end{pmatrix} \prod_{j=i}^{N-1} G_j (\psi_{i,j}) \right] \times \widetilde{I}_{NxM}$$

Where:

10  $D_i$  is an NxN diagonal matrix with diagonal components in arguments;  $I_{NxM}$  is an NxM identity matrix, where  $(I)_{ii} = 1$  for i=1,..., min(M,N); and wherein the transmitter beamforming information includes angles corresponding to elements of the diagonal matrix D and elements of the Givens Rotation.

15

5

20. The method of claim 19, wherein the transmitter beamforming information comprises element values of the diagonal matrix D and element values of the Givens Rotation matrix.

15

## ABSTRACT OF THE DISCLOSURE


A method for feeding back transmitter beamforming information from a receiving wireless communication device to a transmitting wireless communication device includes a receiving wireless communication device receiving a preamble sequence from the transmitting wireless device. The receiving wireless device estimates a channel response based upon the preamble sequence and then determines an estimated transmitter beamforming unitary matrix based upon the channel response and a receiver beamforming unitary matrix. The receiving wireless device then decomposes the estimated transmitter beamforming unitary matrix to produce the transmitter beamforming information and then wirelessly sends the transmitter beamforming information to the transmitting wireless device. The receiving wireless device may transform the estimated transmitter beamforming unitary matrix using a QR decomposition operation such as a Givens Rotation operation to produce the transformer beamforming information.

Attorney: Bruce E. Garlick, Reg. No. 36,520 Express Mail Label: EV73104022US

Filing Date: September 28, 2005 Telephone: (512) 264-8816

Inventors: Carlos Aldana, Joonsuk Kim

1/8



Attorney: Bruce E. Garlick, Reg. No. 36,520


Express Mail Label: EV73104022US

Filing Date: September 28, 2005

Telephone: (512) 264-8816

Inventors: Carlos Aldana, Joonsuk Kim






Attorney: Bruce E. Garlick, Reg. No. 36,520

Express Mail Label: EV73104022US

Filing Date: September 28, 2005

Telephone: (512) 264-8816 Inventors: Carlos Aldana, Joonsuk Kim






Attorney: Bruce E. Garlick, Reg. No. 36,520 Express Mail Label: EV73104022US

Filing Date: September 28, 2005 Telephone: (512) 264-8816

Inventors: Carlos Aldana, Joonsuk Kim

# 4/8



Attorney: Bruce E. Garlick, Reg. No. 36,520


Express Mail Label: EV73104022US

Filing Date: September 28, 2005

Telephone: (512) 264-8816

Inventors: Carlos Aldana, Joonsuk Kim

## 5/8




Docket No.: BP4880

Attorney: Bruce E. Garlick, Reg. No. 36,520 Express Mail Label: EV73104022US

Filing Date: September 28, 2005 Telephone: (512) 264-8816

Inventors: Carlos Aldana, Joonsuk Kim

6/8



Docket No.: BP4880

Attorney: Bruce E. Garlick, Reg. No. 36,520


Express Mail Label: EV73104022US

Filing Date: September 28, 2005

Telephone: (512) 264-8816

Inventors: Carlos Aldana, Joonsuk Kim

7/8



Docket No.: BP4880


Attorney: Bruce E. Garlick, Reg. No. 36,520

Express Mail Label: EV73104022US

Filing Date: September 28, 2005 Telephone: (512) 264-8816

Inventors: Carlos Aldana, Joonsuk Kim

8/8



			SE	ep 26 2	005 11: <u>46</u>	P. 04	
* ´ - Please type a plus sign (+	) inside this box _	E				_	
PTO/SPmt (to a						10_00)	
Under the Paperwork R	Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.  Attorney Docket Number.						I-0035 ERCE
DECLARATION FO	OR UTILITY OR	Attorney Docket No	ımber	BP4880	)	a valid OMB control nu	mber.
DESIG	3N	First Named Invent	or	Carios A	ldana		
PATENT APP (37 CFR	LICATION		COMPL	ETE IF K			
1_	•	Application Number					
Submitted	Declaration Submitted after initial	Filing Date	1-				_
with Initial OR	Filing (surcharge (37 CFR 1.16(e))	Group Art Unit	+				_
	equired)	Examiner Name	+				$\dashv$
A							
As a below named in	ventor, i hereby de	clare that:					$\prec$
My residence, mailin	g address, and ci	tizenshin are as ete	<b></b>				- 1
I Deligye I am the original Ga					i		
I believe I am the original, fin names are listed below) of th	at and sole inventor (if or ne subject matter which is	nly one name is listed below a claimed and for which a p	w) or an orig	insi, first a	nd joint inventor	(if plural	
EFFICIENT	FEEDBACK OF C	HANNEL DIFORM		3 4 1	myendon endde	!: 	
BE	AMFORMING WI	RELESS COMMUN	CATION	SYSTE	W LOOP		
the specification of which							
is attached hereto	1	Title of the Invention)					
OR		48 6					
was filed on (MM/DD/)	YYY).	as United Stat	tes Applica	tion Numi	ber or PCT Inte	mational	
Application Number and was amended on (MM/DD/YYY) (# applicable).							
I hereby state that I have review as amended by any amendmen	wed and understand the	e contents of the above	identified	 SDecificat	ion includios 4		
Scknowledge the disk to dis-							
I acknowledge the duty to discle continuation-in-part applications and the national or PCT interna	s, material information	which became available	ity as defin e between	ed in 37 ( the filing o	OFR 1.56, included	ding for	
berehv claim fornism and att.							
I hereby claim foreign priority by inventor's certificate, or 365(a) ( United States of America, listed patent or inventor's certificate	of any PCT internation	i. 119(a)-(d) or 365(b) o al application which des	f any foreig	n applica	tion(s) for pate	nt or °	┪
United States of America, listed patent or inventor's certificate, o which priority is claimed.	or any PCT internation	identified below, by cher	ckign the b	ox, any fo	country other ( reign application)	han the on for	
		opposite Heating & H	muñ aste D	erore that	of the applicat	ion on	
Prior Foreign Applications Numbers(s)	Country 1	oreign Filing Date	Prior	rity	Cartified Co.		4
		(MM/DD/YYYY)	Not Cla	imed	YES	y Attached? NO	
							1
	l						
Additional foreign application numbers are listed on a supplemental priority data sheet PTO/SB/02B attached hereto:							
hereby claim the benefit under 35 U. Application Numbers(s)	.S.C. 119 (e), 120, or 35	5 (c) of any U.S. or PCT an	plication(e)	sheet PTO	/SB/028 attache	f hereto:	1
	Filing Date (I	MM/DD/YYY)	_				1
60/698,686 7/13/2005 Additional application numbers are listed on a							
			su	polemental	priority data she attached hereto.	eet	
					_		

SEND TO: Assistant Commissioner for Patents, Washington, DC 20231

BEST AVAILABLE COPY

type a plus sign (+) inside this box ———— + Approved for use through 10/31/2002. OMB 0651-0035

U.S. Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number,

# **DECLARATION - Utility or Design Patent Application**

Direct all correspondence to: X Cust	omer Numbe						
or Ba	ar Code Labe	51,472	!	OR	□c <sub>°</sub>	rresponde	nce address below
Name Bruce E. Garlick							
Address P. O. Box 160727							
Address							
City Austin				Tex			
Country USA				\$tate 1 ex	45	ZIP	78716-0727
hereby declare that all states	of my own ke	Telephone				FAX (5	2) 264-3735
belief are believed to be true; and further that the like so made are punishable by fine or imprisonment the validity of the application or any patent issue.	se statements tent, or both, u d thereon.	were made winder 18 U.S.c.	th the l	that all statemen knowledge that v and that such wil	its made viliful fals Iful false	on informa e statemen statements	on and a and the may jeorpardize
NAME OF SOLE OR FIRST INVEN	ITOR:	A petitio	n ha	s been filed	for this	Unnian	ed inventor
Given Name (first and middle [if any]) Carlos			Fan	nily Name	101 (11)	unsign	ed inventor
Inventor's	1-		or 8	Surname	Al	dana	· <u></u>
Signature					Date	a	26/05
Residence: City San Francisco	Sta	ite CA	Cou	intry USA	$\neg$	——↓/ enship	USA
Mailing Address 2 Townsend St. #4-	324				1 - 1 - 1	- Indinib	
Mailing Address							
City San Francisco	State	CA	$\top$				
NAME OF SECOND INVENTOR:	State			94107	C <sub>0</sub>	ountry	USA
Given Name				been filed for	or this	unsigne	d inventor
iventor's	2		or Su	ry Name	Kim		
ignature mult	$\sim$				Date	9/5	6/05
Residence: City San Jose	State	CA C	Coun	try USA	Citizer		outh Korea
lailing Address 1046 Jacqueline Wa	ay .					- Cirilp	
failing Address							
City San Jose	State	CA	ZIP	95129	1		
Additional inventors are being named attached hereto.	on the	supplement		itional Invento	(s) shee	intry ets(s) PTC	USA D/SB/02A

BEST AVAILABLE COPY

ed for use through 7/31/2006, OMB 0651-0012 with Office; U.S. DEPARTMENT OF COMMERCE Under the Peperwork Reduction Act of 1995, no persons are requi ed to respond to a collection of inform se il displays a velid OMB control numba PATENT APPLICATION FEE DETERMINATION RECORD Substitute for Form PTO-875 Effective December 8, 2004 APPLICATION AS FILED - PART I OTHER THAN (Column 1) SMALL ENTITY OR (Column 2) SMALL ENTITY NUMBER FILED NUMBER EXTRA RATE (\$) FEE (\$) RATE (\$) FEE (\$) BASIC FEE NVA NA 150.00 (37 CFR 1 16(4). (b). or (c)) 300.00 SEARCH FEE N/A N/A NA \$250 (37 CFR:1 16(14, 64, or (m)) NÌA \$500 EXAMINATION FEE N/A N/A · NIA (37 CFR 1 16(a), (p), or (a)) \$100 N/A \$200 TOTAL CLAMS X\$ 25 X (37 OFR 1 16(4) ns 20 = X\$50 OR INDEPENDENT CLAIMS X100 X200 (37 OFR 4 16(N) If the specification and drawings exceed 100 APPLICATION SIZE sheets of paper, the application size fee due is \$250 (\$125 for small entity) for each (37 CFR 1 16(s)) additional 50 sheets or fraction thereof. See 35 U.S.C. 41(a)(1)(G) and 37 CFR 1.16(s) MULTIPLE DEPENDENT CLAIM PRESENT (37 OFR 1.16(i)) +180= +360= "If the difference in column 1 is less than zero, enter "0" in column 2, TOTAL TOTAL APPLICATION AS AMENDED - PART II OTHER THAN OR · (Column 2) (Column 3) SMALL ENTITY SMALL ENTITY CLAIMS. HIGHEST REMAINING PRESENT NUMBER RATE (S) ADÓI-RATE (\$) ADOI-PRÉVIOUSLY **EXTRA** TIONAL TIONAL AMENDMENT PAID FOR FEE (5) FEE (\$) ш Total Minus (37 CFR 1,10G X\$ 25. X\$50 OR END END Minus (37 CFR LIGAL X100 X200 OR Application Size Fee (37 CFR 1.16(s)) ₹ FIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1, 160) +180= +360= OR TÓTAL TOTAL ADO'L FEE. ADO'L FEE (Column 1) (Column 2) (Column 3) CLAIMS HIGHEST REMAINING PRESENT. NUMBER à RATE (S): ADDI-RATE (\$) ADDI-**AFTER PREVIOUSLY** EXTRA FNH TIONAL TIONAL AMENDMENT PAID FOR FEE (\$). FEE (\$) Total Minus ENDMI OF OFR LHOO X\$ 25 X\$50 OR X100 . X200 OR Application Size Fee (37 CFR 1.16(s)) PIRST PRESENTATION OF MULTIPLE DEPENDENT CLAIM (37 CFR 1.160) +180 =+360= OR TOTAL TÖTAL OR ADD'L FEE ADD'L FEE . If the entry in column 1 is less than the entry in column 2, write "0" in column 3. "If the "Highest Number Previously Paid For" IN THIS SPACE is less than 20, enter "20" "If the "Highest Number Previously Paid For" IN THIS SPACE is less than 3, enter "3".

The Highest Number Previously Paid For (Total or Independent) is the highest number found in the appropriate box in column 1. This collection of information is required by 37 CFR 1.16. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35.U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 12 minutes to complete. including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patient and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450, DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1460, Alexandria, VA 22313-1450.

If you need assistance in completing the form, call 1-800-PTO-9199 and select option 2.

#### PATENT APPLICATION SERIAL NO

# U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE FEE RECORD SHEET

### 09/30/2005 RMEBRAHT 00000100 11237341

01	FC:1011
02	FC:1111
43	FO 4344

300.00 OP

PTO-1556 (5/87)

"U.8" Government Privating Offices; 2002 — 466-267/88031

Paper 10 Date: December 17, 2019

#### UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

ZTE (USA) INC., Petitioner,

٧.

BELL NORTHERN RESEARCH, LLC, Patent Owner.

IPR2019-01438 Patent 8,416,862 B2

Before BRYAN F. MOORE, MELISSA A. HAAPALA, and STACY B. MARGOLIES, *Administrative Patent Judges*.

MARGOLIES, Administrative Patent Judge.

DECISION
Settlement Prior to Institution of Trial
37 C.F.R. § 42.74

Pursuant to our authorization, on December 12, 2019, the parties filed a Joint Motion to Terminate the above-captioned proceeding. Paper 9. Along with the motion, the parties filed a settlement agreement (Exhibit 2001) and a Joint Request to Keep Separate (Paper 8), in which the parties request the settlement agreement be treated as business confidential information pursuant to 35 U.S.C. § 317(b) and 37 C.F.R. § 42.74(c).

The parties state that they have settled their dispute regarding the challenged patent, the settlement agreement has been made in writing, and a true and correct copy of the agreement is filed as Exhibit 2001. Paper 9, 1, 3. The parties further state that the district court has dismissed the claims relating to the challenged patent. *Id.* at 2. The parties also assert that there are no public interest or other factors that weigh against termination of this proceeding. *Id.* at 1–2.

This proceeding is in its preliminary stages and we have not yet decided whether to institute an *inter partes* review. Under the circumstances, we determine it is appropriate to terminate this proceeding. We further determine it is appropriate to treat the settlement agreement as business confidential information, and, therefore, grant the request. *See* 35 U.S.C. § 317(b); 37 C.F.R. § 42.74(c).

It is

ORDERED that the joint Motion to Terminate this proceeding is GRANTED and the proceeding is hereby terminated; and

FURTHER ORDERED that the Joint Request that the settlement agreement (Exhibit 2001) be treated as business confidential information pursuant to 35 U.S.C. § 317(b) and 37 C.F.R. § 42.74(c) is GRANTED.

IPR2019-01438 Patent 8,416,862 B2

#### For PETITIONER:

Amol A. Parikh
Charles M. McMahon
Thomas M. DaMario
Jiaxiao Zhang
McDERMOTT WILL & EMERY
amparikh@mwe.com
cmcmahon@mwe.com
tdamario@mwe.com
jiazhang@mwe.com

#### For PATENT OWNER:

Steven W. Hartsell Alexander E. Gasser SKIERMONT DERBY LLP shartsell@skiermontderby.com agasser@skiermontderby.com

То:	Mail Stop 8	REPORT ON THE
	Director of the U.S. Patent and Trademark Office	FILING OR DETERMINATION OF AN
	P.O. Box 1450	ACTION REGARDING A PATENT OR
	Alexandria, VA 22313–1450	TRADEMARK

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Southern District of California on the following: \_X\_ Patents or \_\_\_\_ Trademarks:

DOCKET NO.	DATE FILED	US District Court Southern District of California
3:18-cv-02864-LAB-LL	12/20/18	San Diego, CA
PLAINTIFF		DEFENDANT
Bell Northern Research, LLC		LG Electronics, Inc., et al.
PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.
1. 7.990.842	<b>6.</b> 7.039.435	11.
<b>2.</b> 8,416,862	<b>7.</b> 6,549,792	12.
<b>3.</b> 7,957,450	<b>8.</b> 7,945,285	13.
<b>4.</b> 6,941,156	9.	14.
<b>5.</b> 8.792.432	10.	15.

In the above–entitled case, the following patents(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY	
	AmendmentAnswerCross	s Bill Other Pleading
PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.
1.	6.	11.
2.	7.	12.
3.	8.	13.
4.	9.	14.
5.	10.	15.

In the above–entitled case, the following decision has been rendered or judgment issued:

DECISION/JUDGMENT		
CLERK	(BY) DEPUTY CLERK	DATE
John Morrill		

То:	Mail Stop 8	REPORT ON THE
	Director of the U.S. Patent and Trademark Office	FILING OR DETERMINATION OF AN
	P.O. Box 1450	ACTION REGARDING A PATENT OR
	Alexandria, VA 22313–1450	TRADEMARK

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Southern District of California on the following: \_X\_ Patents or \_\_\_\_ Trademarks:

DOCKET NO.	DATE FILED	US District Court Southern District of California
3:18-cv-02864-LAB-LL	12/20/18	San Diego, CA
PLAINTIFF		DEFENDANT
Bell Northern Research, LLC		LG Electronics, Inc., et al.
PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.
1. 7.990.842	<b>6.</b> 7.039.435	11.
<b>2.</b> 8,416,862	<b>7.</b> 6,549,792	12.
<b>3.</b> 7,957,450	<b>8.</b> 7,945,285	13.
<b>4.</b> 6,941,156	9.	14.
<b>5.</b> 8.792.432	10.	15.

In the above–entitled case, the following patents(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY	
	Amendment Answer Cross	Bill Other Pleading
PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.
1.	6.	11.
2.	7.	12.
3.	8.	13.
4.	9.	14.
5.	10.	15.

In the above–entitled case, the following decision has been rendered or judgment issued:

DECISION/JUDGMENT		
CLERK	(BY) DEPUTY CLERK	DATE
John Morrill		

Paper 22 Date: July 29, 2020

#### UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

LG ELECTRONICS, INC., Petitioner,

٧.

BELL NORTHERN RESEARCH, LLC, Patent Owner.

IPR2020-00108 Patent 8,416,862 B2

Before BRYAN F. MOORE, MELISSA A. HAAPALA, and STACY B. MARGOLIES, *Administrative Patent Judges*.

MARGOLIES, Administrative Patent Judge.

TERMINATION
Due to Settlement After Institution of Trial
35 U.S.C. § 317; 37 C.F.R. § 42.74

Pursuant to our authorization, on July 16, 2020, the parties filed a Joint Motion to Terminate the above-captioned proceeding. Paper 19. Along with the motion, the parties filed a settlement agreement (Exhibit 2026) and a Joint Request to Keep Separate (Paper 20), in which the parties request the settlement agreement be treated as business confidential information pursuant to 35 U.S.C. § 317(b) and 37 C.F.R. § 42.74(c).

The parties state that they have settled their dispute regarding the challenged patent, the settlement agreement has been made in writing, and a true and correct copy of the agreement is filed as Exhibit 2026. Paper 19, 1, 3. The parties further state that the district court has dismissed the claims relating to the challenged patent. *Id.* at 2. The parties also assert that there are no public interest or other factors that weigh against termination of this proceeding. *Id.* at 1–2.

We instituted trial on May 20, 2020. Paper 14. This proceeding is in its early stages and we have not yet decided the merits. Under the circumstances, we determine it is appropriate to terminate this proceeding. See 35 U.S.C. § 317(a). We further determine it is appropriate to treat the settlement agreement as business confidential information, and therefore, grant the request. See 35 U.S.C. § 317(b); 37 C.F.R. § 42.74(c).

It is

ORDERED that the Joint Motion to Terminate this proceeding is GRANTED and the proceeding is hereby terminated; and

FURTHER ORDERED that the Joint Request that the settlement agreement (Exhibit 2026) be treated as business confidential information pursuant to 35 U.S.C. § 317(b) and 37 C.F.R. § 42.74(c) is GRANTED.

IPR2020-00108 Patent 8,416,862 B2

## For PETITIONER:

Timothy W. Riffe Christopher C. Hoff R. Andrew Schwentker FISH & RICHARDSON P.C. riffe@fr.com hoff@fr.com schwentker@fr.com

### For PATENT OWNER:

Steven W. Hartsell Alexander E. Gasser SKIERMONT DERBY LLP shartsell@skiermontderby.com agasser@skiermontderby.com AO 120 (Rev. 08/10)

TO:

# Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

#### REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court  Eastern District of Texas on the following						
	Patents. (  the patent ac				on the following	
DOCKET NO. 2:19-cv-00286	DATE FILED 8/22/2019	U.S. DISTRIC	U.S. DISTRICT COURT  Eastern District of Texas			
PLAINTIFF	·!······	DEFE	NDANT	***************************************		
Bell Northern Research, LLC			Samsung Electronics Co., Ltd. and Samsung Electronics America, Inc.			
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER C	F PATENT OR TR	ADEMARK	
1 7,319,889		Bell North	ern Research	, LLC		
2 8,204,554		Bell North	ern Research	, LLC		
3 8,416,862		Bell North	ern Research	, LLC		
4 7,957,450		Bell North	ern Research	, LLC		
5 8,792,432		Bell North	ern Research	, LLC		
	In the above—entitled case, the	ne following patent	(s)/ trademark(s)	have been included	:	
DATE INCLUDED	INCLUDED BY	nendment []	Answer [	Cross Bill	Other Pleading	
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT OR TRADEMARK			
1				**************************************		
2			*************************************	***************************************		
3						
4						
5						
In the abov	ve—entitled case, the following	g decision has been	rendered or judg	gement issued:		
DECISION/JUDGEMENT						
CLERK	(B)	Y) DEPUTY CLEF	·K		DATE	

Copy 1—Upon initiation of action, mail this copy to Director Copy 3—Upon termination of action, mail this copy to Director Copy 2—Upon filing document adding patent(s), mail this copy to Director Copy 4—Case file copy

AO 120 (Rev. 08/10)

TO:

# Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

#### REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Compliance with 35 U.S.C. § 290 and/or 15 filed in the U.S. District Court		15 U.S.C. § 1116 you are hereby advised that a court action has been  Eastern District of Texas on the following	
	✓ Patents. (  the patent acti		
DOCKET NO. 2:19-cv-00286	DATE FILED 8/22/2019	U.S. DISTRICT COURT  Eastern District of Texas	
PLAINTIFF		DEFENDANT	
Bell Northern Research	, LLC	Samsung Electronics Co., Ltd. and Samsung Electronics America, Inc.	
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK	
1 7,039,435		Bell Northern Research, LLC	
2 6,549,792		Bell Northern Research, LLC	
3 7,945,285		Bell Northern Research, LLC	
4			
5			
		e following patent(s)/ trademark(s) have been included:	
DATE INCLUDED	IDIOLIDED DI		
DATE INCLUDED	INCLUDED BY	endment Answer Cross Bill Other Pleading	
PATENT OR TRADEMARK NO.	i	endment Answer Cross Bill Other Pleading HOLDER OF PATENT OR TRADEMARK	
PATENT OR	DATE OF PATENT		
PATENT OR TRADEMARK NO.	DATE OF PATENT		
PATENT OR TRADEMARK NO.	DATE OF PATENT		
PATENT OR TRADEMARK NO.	DATE OF PATENT		
PATENT OR TRADEMARK NO.	DATE OF PATENT		
PATENT OR TRADEMARK NO.  1  2  3  4	DATE OF PATENT OR TRADEMARK		
PATENT OR TRADEMARK NO.  1  2  3  4	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK	
PATENT OR TRADEMARK NO.  1 2 3 4 5	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK	
PATENT OR TRADEMARK NO.  1 2 3 4 5	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK	
PATENT OR TRADEMARK NO.  1 2 3 4 5	DATE OF PATENT OR TRADEMARK  ve—entitled case, the following	HOLDER OF PATENT OR TRADEMARK	

Copy 1—Upon initiation of action, mail this copy to Director Copy 3—Upon termination of action, mail this copy to Director Copy 2—Upon filing document adding patent(s), mail this copy to Director Copy 4—Case file copy

Paper 11 Date: August 24, 2020

#### UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

SAMSUNG ELECTRONICS CO., LTD., Petitioner,

v.

BELL NORTHERN RESEARCH, LLC, Patent Owner.

IPR2020-00611 Patent 8,416,862 B2

Before BRYAN F. MOORE, MELISSA A. HAAPALA, and STACY B. MARGOLIES, *Administrative Patent Judges*.

MARGOLIES, Administrative Patent Judge.

DECISION
Denying Institution of *Inter Partes* Review
35 U.S.C. § 314

#### I. INTRODUCTION

Samsung Electronics Co., Ltd. ("Petitioner") filed a petition for *inter* partes review of claims 9–12 of U.S. Patent No. 8,416,862 B2 (Ex. 1001, "the '862 patent"). Paper 1 ("Pet."). Bell Northern Research, LLC ("Patent Owner") filed a Preliminary Response. Paper 8 ("Prelim. Resp."). Petitioner also filed a Notice Regarding Multiple Petitions ("Notice," Paper 3) and Patent Owner filed a Response to Petitioner's Notice Regarding Multiple Petitions ("Notice Response," Paper 10).

Institution of an *inter partes* review is authorized by statute when "the information presented in the petition . . . and any response . . . shows that there is a reasonable likelihood that the petitioner would prevail with respect to at least 1 of the claims challenged in the petition." 35 U.S.C. § 314(a); see 37 C.F.R. § 42.108. Upon consideration of the Petition and the Preliminary Response, we conclude that the information presented does not show that there is a reasonable likelihood that Petitioner would prevail in establishing the unpatentability of claims 9–12 of the '862 patent.

#### A. Related Matters

The parties collectively identify the following judicial proceedings in which the '862 patent is or was asserted and which may affect, or be affected by, a decision in this proceeding: *Bell Northern Research, LLC v. Samsung Elecs. Co.*, Case No. 2:19-cv-00286 (E.D. Tex.); *Bell Northern Research, LLC v. LG Elecs. Co.*, Case No. 3:18-cv-02864 (S.D. Cal.); *Bell Northern Research, LLC v. Coolpad Techs., Inc.*, Case No. 3:18-cv-01783 (S.D. Cal.); *Bell Northern Research, LLC v. Huawei Device (Dongguan) Co.*, Case No. 3:18-cv-01784 (S.D. Cal.); *Bell Northern Research, LLC v. Kyocera Corp.*, Case No. 3:18-cv-01785 (S.D. Cal.); and *Bell Northern Research, LLC v.* 

ZTE Corp., Case No. 3:18-cv-01786 (S.D. Cal.). Pet. 1–2; Paper 6, 1; see 37 C.F.R. § 42.8(b)(2).

Claims 9–12 of the '862 patent also were challenged in IPR2020-00108, which recently terminated. *See LG Electronics, Inc. v. Bell Northern Research, LLC*, IPR2020-00108 ("the '108 IPR"), Paper 14 at 39 (PTAB May 14, 2020) (instituting review), Paper 22 (PTAB July 29, 2020) (terminating proceeding).

#### B. The '862 Patent

The '862 patent relates to wireless communications using beamforming. Ex. 1001, 1:20–22. The '862 patent describes that, "[i]n general, beamforming is a processing technique to create a focused antenna beam by shifting a signal in time or in phase to provide gain of the signal in a desired direction and to attenuate the signal in other directions." Id. at 2:67-3:4. The '862 patent explains that, "[i]n order for a transmitter to properly implement beamforming," the transmitter "needs to know properties of the channel over which the wireless communication is conveyed." Id. at 3:14–17. For example, the receiver may "determine the channel response (H)" and "provide it as the feedback information." Id. at 3:19–22. The '862 patent explains that the size of the feedback packet "may be so large that, during the time it takes to send it to the transmitter, the response of the channel has changed." *Id.* at 3:22–25. To reduce the size of the feedback, "the receiver may decompose the channel using singular value decomposition (SVD) and send information relating only to a calculated value of the transmitter's beamforming matrix (V) as the feedback information." Id. at 3:26-30. According to the '862 patent, "[w]hile this approach reduces the size of the feedback information, its size is still an

issue for a [multiple-input-multiple-output] wireless communication." *Id.* at 3:33–35. Therefore, according to the '862 patent, a need exists "for reducing beamforming feedback information for wireless communications." *Id.* at 3:49–51.

Figure 7 of the '862 patent, shown below, illustrates an embodiment of the invention for providing beamforming feedback information from a receiver to a transmitter. *Id.* at 13:25–27.




Figure 7 above illustrates a method of providing beamforming feedback information for multiple-input multiple-output (MIMO) wireless

communication systems. *Id.* at 2:33–35, 13:25–27, 13:31–32. At step 702, a wireless communication device receives a preamble sequence from a transmitting wireless device. *Id.* at 13:36–39. Next, at step 704, the receiving wireless device determines an estimated transmitter beamforming unitary matrix (V) based on the channel response and a known receiver beamforming unitary matrix (U). *Id.* at 13:44–47. In the embodiment shown in Figure 7, the receiving wireless device produces V in Cartesian coordinates and then converts V to polar coordinates (step 706). *Id.* at 13:54–58. The receiving wireless device then decomposes V to produce the transmitter beamforming information (step 708) and sends the beamforming information to the transmitting wireless device (step 710). *Id.* at 13:58–62, 14:4–6. The transmitting wireless device then uses the feedback components to generate a new beamforming matrix (V), which the device uses for subsequent transmissions (step 712). *Id.* at 14:9–12.

The '862 patent discloses that, according to one embodiment, the decomposition operations of step 708 employ a Givens Rotation operation. *Id.* at 13:63–65. The '862 patent explains that the Givens Rotation relies on the observation that, for a particular condition, some of the angles "are redundant" and thus, "the set of angles fed back to the transmitting wireless device are reduced." *Id.* at 13:65–14:3.

#### C. Illustrative Claim

Among the challenged claims (claims 9–12), claim 9 is independent. Claim 9 is illustrative of the subject matter of the challenged claims and reads as follows:

9. A wireless communication device comprising:

a plurality of Radio Frequency (RF) components operable to receive an RF signal and to convert the RF signal to a baseband signal; and

a baseband processing module operable to:

receive a preamble sequence carried by the baseband signal;

estimate a channel response based upon the preamble sequence;

determine an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U);

decompose the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information; and

form a baseband signal employed by the plurality of RF components to wirelessly send the transmitter beamforming information to the transmitting wireless device.

Id. at 17:15–34.

D. Asserted Grounds of Unpatentability

Petitioner contends that claims 9–12 of the '862 patent are unpatentable based on the following specific grounds (Pet. 3, 8–66):

Claim(s) Challenged	35 U.S.C. § <sup>1</sup>	References
9, 11, 12	103	Roh, <sup>2</sup> Maltsev, <sup>3</sup> Haykin <sup>4</sup>
10	103	Roh, Maltsev, Haykin, Yang <sup>5</sup>
9, 11, 12	103	Lin, <sup>6</sup> Haykin, Maltsev
10	103	Lin, Haykin, Maltsev, Yang

In its analysis, Petitioner further relies on the declaration testimony of Dr. Leonard Cimini (Ex. 1002). Pet. 8–66.

#### II. DISCUSSION

For each asserted ground of unpatentability and each challenged claim, Petitioner relies on Haykin as part of the obviousness combination.

See Pet. 3 (summary of grounds), 9–36 (relying on Haykin for first ground), 36–39 (relying on Haykin for second ground), 44–63 (relying on Haykin for third ground), 63–66 (relying on Haykin for fourth ground). Petitioner

<sup>&</sup>lt;sup>1</sup> The Leahy-Smith America Invents Act ("AIA"), Pub. L. No. 112-29, 125 Stat. 284, 287–88 (2011), amended 35 U.S.C. § 103. Because the effective filing date of the challenged claims is before March 16, 2013 (the effective date of the relevant amendment), the pre-AIA version of § 103 applies. See Ex. 1001, [22], [60], [63].

<sup>&</sup>lt;sup>2</sup> Roh et al., "An Efficient Feedback Method for MIMO Systems with Slowly Time-Varying Channels, 2004 IEEE Wireless Communications and Networking Conference, Vol. 2, Mar. 21–25, 2004 (Ex. 1008). Ex. 1019, Appx. 1008-E.

<sup>&</sup>lt;sup>3</sup> U.S. Patent No. 7,570,696 B2, filed June 25, 2004, issued Aug. 4, 2009 (Ex. 1009).

<sup>&</sup>lt;sup>4</sup> Haykin et al., Modern Wireless Communications (2005) (Ex. 1010).

<sup>&</sup>lt;sup>5</sup> Yang et al., Reducing the Computations of the Singular Value Decomposition Array Given by Brent and Luk, *Proceedings of SPIE*, *Advanced Algorithms and Architecture for Signal Processing IV*, Vol. 1152 (1989) (Ex. 1011).

<sup>&</sup>lt;sup>6</sup> U.S. Patent No. 7,492,829 B2, filed Sept. 10, 2004, issued Feb. 17, 2009 (Ex. 1012).

asserts that Haykin was "publicly accessible before the alleged invention of the '862 patent" and thus qualifies as prior art under 35 U.S.C. § 102(a). Pet. 6.

Patent Owner argues that Petitioner fails to show that Haykin was publicly accessible to qualify as prior art. Prelim. Resp. 52–60. Patent Owner argues that we should refuse to consider Petitioner's improperly incorporated arguments because "[t]he whole of Petitioner's arguments regarding the prior art status of Haykin are encapsulated in only three citation-dense and substance-spare sentences." *Id.* at 54 (citing Pet. 5–6) (emphases omitted). Patent Owner also argues that, even if we consider the incorporated arguments, Petitioner's evidence is contradictory and speculative. *Id.* at 55–60.

"Because there are many ways in which a reference may be disseminated to the interested public, 'public accessibility' has been called the touchstone in determining whether a reference constitutes a 'printed publication." *Blue Calypso, LLC v. Groupon, Inc.*, 815 F.3d 1331, 1348 (Fed. Cir. 2016) (quoting *In re Hall*, 781 F.2d 897, 898–99 (Fed. Cir. 1986)). "A given reference is 'publicly accessible' upon a satisfactory showing that such document has been disseminated or otherwise made available to the extent that persons interested and ordinarily skilled in the subject matter or art exercising reasonable diligence, can locate it." *SRI Int'l, Inc. v. Internet Sec. Sys., Inc.*, 511 F.3d 1186, 1194 (Fed. Cir. 2008) (quoting *Bruckelmyer v. Ground Heaters, Inc.*, 445 F.3d 1374, 1378 (Fed. Cir. 2006)).

"[A]t the institution stage, the petition must identify, with particularity, evidence sufficient to establish a reasonable likelihood that the reference was publicly accessible before the critical date of the challenged patent and therefore that there is a reasonable likelihood that it qualifies as a printed publication." *Hulu, LLC v. Sound View Innovations, LLC,* IPR2018-01039, Paper 29 at 13 (PTAB Dec. 20, 2019) (precedential). "[T]he indicia on the face of a reference, such as printed dates and stamps, are considered as part of the totality of the evidence. *Id.* at 17.

Petitioner relies on the declaration testimony of Dr. Ingrid Hsieh-Yee (Ex. 1019 ¶¶ 1–18, 36–50), attachments to Dr. Hsieh-Yee's declaration (Ex. 1019, 88–107, 145–153), and Exhibits 1045–1047 in support of its assertions that Haykin qualifies as prior art. Pet. 4 n.1, 5–6. For the reasons explained below, we determine that there is not a reasonable likelihood that Haykin qualifies as a printed publication as of December 24, 2004, as asserted by Petitioner, or even prior to the critical date of April 21, 2005.

Operative date for Section 102(a) analysis

The '862 patent was filed on September 28, 2005. Ex. 1001, [22]. The '862 patent claims priority to U.S. provisional patent application serial no. 60/698,686, which was filed July 13, 2005. *Id.* at [63], 1:9–15. The '862 patent also is a continuation-in-part of U.S. patent application serial no. 11,168,793 ("the ''793 application"), which was filed on June 28, 2005. *Id.* at [63], 1:9–15. The '793 application claims priority to U.S. provisional patent application serial no. 60/673,451, which was filed April 21, 2005. *Id.* at 1:9–15.

Petitioner asserts that the challenged claims are not entitled to the April 21, 2005 priority date, but appears to acknowledge that the claims are entitled to the July 13, 2005 priority date. Pet. 3–4. Even so, in explaining

how each of the asserted references are prior art to the challenged claims, Petitioner uses an April 21, 2005 priority date. *Id.* at 4–6.

Petitioner asserts an even earlier timeframe for Haykin. Petitioner asserts that a Library of Congress stamp on Haykin, bibliographic and Machine-Readable Cataloging (MARC) records, and citations to Haykin prior to April 21, 2005 "demonstrate that Haykin was published in 2004." Pet. 5 (emphasis omitted). Petitioner further asserts that "Haykin was accessible to the public at least as early as December 24, 2004." *Id.* at 5–6 (emphasis omitted). Petitioner does not expand on its assertions, instead relying on citations to the declaration of Dr. Ingrid Hsieh-Yee, a Professor in the Department of Library and Information Sciences at Catholic University, who has a Ph.D. in Library and Information Studies. *Id.* at 5–6 (citing Ex. 1019 ¶¶ 36–50).

In its Preliminary Response, Patent Owner does not argue that a particular priority date or invention date should apply to the challenged claims. *See, e.g.*, Prelim. Resp. 52–64.

Based on Petitioner's assertions in its Petition, we consider whether Petitioner has shown sufficiently that Haykin was a printed publication as of December 24, 2004 (or, at the latest, prior to April 21, 2005).

#### Analysis

Haykin (Exhibit 1010) is a copy of a book that Dr. Hsieh-Yee obtained from the Library of Congress. Ex. 1019 ¶ 36. Haykin has a 2005 copyright date, as noted as follows: "© 2005 Pearson Education, Inc." Ex. 1010, 6. Under the copyright notation, "Pearson Prentice Hall" and "Pearson Education, Inc." of "Upper Saddle River, NJ" are listed. *Id.* The front cover of Haykin has a label that also includes a 2005 date: "TK 5103

.2 .H39 2005 Copy 1." *Id.* at 1. The copyright page of Haykin bears a stamp that says "LIBRARY OF CONGRESS COPYRIGHT OFFICE" with a date of "APR 05 2004." *Id.* at 6.

Appendix 1010-A to Dr. Hsieh-Yee's declaration (Ex. 1019, 145–47) is a bibliographic record for Haykin that Dr. Hsieh-Yee obtained from the online catalog of the Library of Congress. *Id.* ¶ 38. The bibliographic record has the following entry for "Published/Created": "Upper Saddle River, NJ.: Pearson/Prentice Hall, c2005." *Id.* at 146.

Appendix 1010-B to Dr. Hsieh-Yee's declaration (Ex. 1019, 148–50) is a MARC record for Haykin that Dr. Hsieh-Yee obtained from the online catalog of the Library of Congress. *Id.* ¶ 39. According to Dr. Hsieh-Yee, field 955—which includes the notations "2004-07-14 bk rec'd, to CIP ver." and "2004-09-24 to BCCD, copy 1"—shows that the book was received on July 14, 2004, sent to the Cataloging in Publication Program (CIP) for record verification, and sent to the Binding and Collections Care Division on September 24, 2004 for processing. *Id.* at 149, ¶ 40. Dr. Hsieh-Yee states that CIP "is responsible for cataloging books *in advance of publication* to alert the library community to forthcoming new publications and to facilitate acquisition." *Id.* ¶ 40 (emphasis added). According to Dr. Hsieh-Yee, field 260—which includes the entry "|a Upper Saddle River, N.J.: |b Pearson/Prentice Hall, |c c2005"—"shows that Pearson/Prentice Hall of Upper Saddle River of New Jersey published this book with a 2005 copyright date." *Id.* at 149, ¶ 42.

Field 050 of the MARC record lists a Library of Congress

Classification (LCC) number of TK5103.2, which according to Dr. Hsieh
Yee is the class number for general works in the wireless communications

systems category. Id. at 149, ¶ 43. Field 082 shows the book has a Dewey Decimal Classification (DDC) number of 621.382, which according to Dr. Hsieh-Yee is the class number for the communications engineering category. Id. at 149, ¶ 43. Entries for the 650 field are wireless communication systems and spread spectrum communications. Id. at 149. Dr. Hsieh-Yee states that "[u]sers interested in the topics represented by the LCC number or the DDC number could search it as a keyword in the Library of Congress catalog to retrieve materials that been assigned the same classification number." Id. ¶ 43.

Based on the foregoing, Dr. Hsieh-Yee testifies as follows:

The date stamp on the copyright page of [Exhibit] 1010 and the dates in the MARC record for Haykin (Appendix 1010-B) inform my opinion that [the] Library of Congress received the physical volume of Haykin on April 5, 2004, the book was received for CIP verification in July 2004, and the physical copy was sent to the Binding and Collections Care Division for processing on "2004-09-24" (i.e., September 24, 2004).

## Id. ¶ 46 (emphases omitted).

Dr. Hsieh-Yee then provides the following testimony regarding public access:

In most academic libraries[,] a newly cataloged book becomes available for the public soon after the cataloging record is completed, usually within a week. Considering the volume of materials the Library of Congress needs to catalog and process, it is very likely that Haykin would have become available for public access by December 24, 2004, at the latest, which would be three months after the physical copy was sent to the processing unit.

Id.  $\P$  47 (emphasis added).

Dr. Hsieh-Yee also testifies that "[m]y research on Google Scholar has found Haykin cited more than 800 times" and that "Appendix 1010-C presents citations from February 2004 to June 2005 to demonstrate early usage." *Id.* ¶ 49 (emphasis omitted). Dr. Hsieh-Yee states—without further explanation—that "[t]he earliest citing documents were published in February and September 2004, further demonstrating that Haykin was available at least as early as December 2004." *Id.* Neither Petitioner nor Dr. Hsieh-Yee addresses these "earliest citing documents." *See* Pet. 5–6; Ex. 1019 ¶ 49. Petitioner merely cites Appendix 1010-C and Exhibits 1045–47, which appear to be three of the documents listed in Appendix 1010-C. Pet. 5 (citing Ex. 1019, 152–53; Exs. 1045–1047).

Petitioner's evidence regarding the prior art status of Haykin is insufficient. First, Haykin itself lists a copyright date of 2005. Ex. 1010, 6. No particular month in 2005 is specified. *Id.* Petitioner does not address the copyright date at all, let alone provide an explanation for why the book would have been published prior to its listed copyright date. *See* Pet. 5–6. Also, as Patent Owner points out, the MARC record for Haykin on which Dr. Hsieh-Yee relies lists 2005 as the "single known date/probable date" of publication. *See* Prelim. Resp. 57; Ex. 1019, 103–04 (explaining field 008 for books), 149 (entry for field 008, including "s2005" in positions 06–10). Likewise, the call number on the front cover of Haykin ("TK 5103.2 .H39 2005 Copy 1") includes a publication date of 2005. Ex. 1010, 1; Ex. 2014, 1; Ex. 1019 ¶¶ 36, 37. Petitioner does not address the publication dates listed in the MARC record and the call number.

Second, Petitioner's evidence regarding Library of Congress practices and when Haykin would have become available for public access is

insufficient. See Pet. 5-6; Ex. 1019 ¶ 47. Petitioner does not rely on the declaration of someone who has first-hand knowledge of the practices of the Library of Congress during the relevant time period, who could (for example) attest to when the book became publicly available. Rather, Petitioner relies on the testimony of Dr. Hsieh-Yee, who has experience working "in an academic library, a medical library, and a legislative library" and has "been a professor for more than 25 years." Ex. 1019 ¶ 6; see also id. at 68 (listing work experience). Dr. Hsieh-Yee arrives at a date by which "it is very likely" that Haykin would have become available for public access based on (i) the practice of "most" academic libraries and (ii) adding three months due to the unspecified volume of materials that the Library of Congress must process. Ex. 1019 ¶ 47. This testimony, from someone who does not have personal knowledge of current or past practices of the Library of Congress, is too speculative to sufficiently counter the 2005 copyright date in the book itself and the 2005 publication dates in the MARC record and the call number. Cf. In re Hall, 781 at 899 (relying on a witness's testimony regarding "his library's general practice for indexing, cataloging, and shelving theses in estimating the time it would have taken to make the dissertation available to the interested public") (emphasis added).

Petitioner's reliance on references that cite Haykin also is insufficient. Petitioner asserts that "citations to Haykin in publications prior to April 21, 2005... demonstrate that Haykin was published in 2004." Pet. 5 (emphasis omitted). Petitioner cites as support (i) Appendix 1010-C to Dr. Hsieh-Yee's declaration (Ex. 1019, 152–53) and (ii) Exhibits 1045 through 1047. *Id.* As explained below, Petitioner has not shown that these references cite

to the version of Haykin in the record, nor has Petitioner established sufficiently the publication dates of those citing references.

First, Appendix 1010-C, which is Dr Hsieh-Yee's compilation of cites from Google Scholar, is not persuasive evidence because Dr. Hsieh-Yee does not explain how specifically the search for "Haykin" was conducted such that it is clear that each reference is citing to the version of Haykin with the 2005 copyright date that was obtained from the Library of Congress upon which Petitioner relies in its challenges. See Ex. 1019 ¶ 49 ("My research on Google Scholar has found Haykin cited more than 800 times."). Also, neither Petitioner nor Dr. Hsieh-Yee provides evidence corroborating the publication dates of the references on the list that allegedly cite to Haykin. Indeed, Patent Owner presents evidence that the February 2004 date for the first reference on the list appears to be inaccurate. See Prelim. Resp. 59–60 (citing Exs. 2015, 2016).

Second, Petitioner's reliance on Exhibits 1045 through 1047 also is not persuasive. Petitioner does not provide evidence establishing the publication date of any of these articles. Exhibit 1045 appears to be an article from the proceedings of the 2004 IEEE 60<sup>th</sup> Vehicular Technology Conference, which may have taken place "26–29 September 2004." Ex. 1045, 1, 2. Exhibit 1045 includes a cite to "S. Kaykin and M. Moher, *Modern Wireless Communications*, Prentice Hall, NJ, 2004." *Id.* at 81. Petitioner does not explain how this citation—which is to a 2004 version of "S. Kaykin" (presumably a typographical error for "S. Haykin")—and lists Prentice Hall—as opposed to Pearson Prentice Hall—as the publisher, is a citation to the Library of Congress version (Exhibit 1010) on which

IPR2020-00611 Patent 8,416,862 B2

Petitioner relies. The citation may very well be to a different, 2004 version of Haykin.

Exhibits 1046 and 1047 have similar shortcomings. Exhibit 1046 appears to be an article from the International Symposium on Communications and Information Technologies, which may have taken place in Sapporo, Japan, from October 26–29, 2004. Ex. 1046, 1. Petitioner provides no evidence as to whether this article was published at the time of the symposium or at a later date. See Pet. 5. Exhibit 1047 appears to be an article from the 2005 IEEE Wireless Communications and Networking Conference, which may have taken place in New Orleans, Louisiana from March 13–17, 2005. Exhibit 1047, 1, 2, 30–35. Again, Petitioner provides no evidence regarding whether this article was published at the time of the conference or at a later date. Moreover, Petitioner does not explain how the citation in Exhibit 1047 to an "International Edition" of Haykin is a citation to Exhibit 1010. Id. at 35 (citing "S. Haykin and M. Moher, Modern Wireless Communications, International Edition Prentice Hall, 2005"). The International Edition may have been different from the version retrieved from the Library of Congress.

In short, Petitioner does not identify, with particularity, evidence sufficient to establish a reasonable likelihood that Haykin was publicly accessible—and thus qualifies as a printed publication—no later than December 24, 2004 (or prior to April 21, 2005, the earliest possible effective filing date for the challenged claims). Because Petitioner relies on Haykin for each of its grounds, Petitioner does not make a sufficient showing for any ground of unpatentability in its Petition.

#### III. CONCLUSION

For the above reasons, we determine that the information presented does not establish a reasonable likelihood that Petitioner would prevail in showing that claims 9–12 of the '862 patent are unpatentable on the grounds asserted in the Petition.

#### IV. ORDER

Accordingly, it is

ORDERED that the Petition is denied; and

FURTHER ORDERED that no inter partes review is instituted.

IPR2020-00611 Patent 8,416,862 B2

#### FOR PETITIONER:

Naveen Modi Joseph E. Palys Arvind Jairam PAUL HASTINGS LLP naveenmodi@paulhastings.com josephpalys@paulhastings.com arvindjairam@paulhastings.com

#### FOR PATENT OWNER:

Steven W. Hartsell Alexander E. Gasser Joseph Ramirez SKIERMONT DERBY LLP shartsell@skiermontderby.com agasser@skiermontderby.com jramirez@skiermontderby.com

Paper 10 Date: August 24, 2020

#### UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

SAMSUNG ELECTRONICS CO., LTD., Petitioner,

٧.

BELL NORTHERN RESEARCH, LLC, Patent Owner.

IPR2020-00613 Patent 8,416,862 B2

Before BRYAN F. MOORE, MELISSA A. HAAPALA, and STACY B. MARGOLIES, *Administrative Patent Judges*.

MARGOLIES, Administrative Patent Judge.

DECISION
Denying Institution of *Inter Partes* Review
35 U.S.C. § 314

#### I. INTRODUCTION

Samsung Electronics Co., Ltd. ("Petitioner") filed a petition for *inter* partes review of claims 9–12 of U.S. Patent No. 8,416,862 B2 (Ex. 1001, "the '862 patent"). Paper 1 ("Pet."). Bell Northern Research, LLC ("Patent Owner") filed a Preliminary Response. Paper 7 ("Prelim. Resp."). Petitioner also filed a Notice Regarding Multiple Petitions ("Notice," Paper 3) and Patent Owner filed a Response to Petitioner's Notice Regarding Multiple Petitions ("Notice Response," Paper 9).

Institution of an *inter partes* review is authorized by statute when "the information presented in the petition . . . and any response . . . shows that there is a reasonable likelihood that the petitioner would prevail with respect to at least 1 of the claims challenged in the petition." 35 U.S.C. § 314(a); see 37 C.F.R. § 42.108. Upon consideration of the Petition and the Preliminary Response, we conclude that the information presented does not show that there is a reasonable likelihood that Petitioner would prevail in establishing the unpatentability of claims 9–12 of the '862 patent.

#### A. Related Matters

The parties collectively identify the following judicial proceedings in which the '862 patent is or was asserted and which may affect, or be affected by, a decision in this proceeding: *Bell Northern Research, LLC v. Samsung Elecs. Co.*, Case No. 2:19-cv-00286 (E.D. Tex.); *Bell Northern Research, LLC v. LG Elecs. Co.*, Case No. 3:18-cv-02864 (S.D. Cal.); *Bell Northern Research, LLC v. Coolpad Techs., Inc.*, Case No. 3:18-cv-01783 (S.D. Cal.); *Bell Northern Research, LLC v. Huawei Device (Dongguan) Co.*, Case No. 3:18-cv-01784 (S.D. Cal.); *Bell Northern Research, LLC v. Kyocera Corp.*, Case No. 3:18-cv-01785 (S.D. Cal.); and *Bell Northern Research, LLC v.* 

IPR2020-00613 Patent 8,416,862 B2

ZTE Corp., Case No. 3:18-cv-01786 (S.D. Cal.). Pet. 1–2; Paper 6, 1; see 37 C.F.R. § 42.8(b)(2).

Claims 9–12 of the '862 patent also were challenged in IPR2020-00108, which recently terminated. *See LG Electronics, Inc. v. Bell Northern Research, LLC*, IPR2020-00108 ("the '108 IPR"), Paper 14 at 39 (PTAB May 14, 2020) (instituting review), Paper 22 (PTAB July 29, 2020) (terminating proceeding).

#### B. The '862 Patent

The '862 patent relates to wireless communications using beamforming. Ex. 1001, 1:20–22. The '862 patent describes that, "[i]n general, beamforming is a processing technique to create a focused antenna beam by shifting a signal in time or in phase to provide gain of the signal in a desired direction and to attenuate the signal in other directions." Id. at 2:67-3:4. The '862 patent explains that, "[i]n order for a transmitter to properly implement beamforming," the transmitter "needs to know properties of the channel over which the wireless communication is conveyed." Id. at 3:14–17. For example, the receiver may "determine the channel response (H)" and "provide it as the feedback information." Id. at 3:19–22. The '862 patent explains that the size of the feedback packet "may be so large that, during the time it takes to send it to the transmitter, the response of the channel has changed." Id. at 3:22-25. To reduce the size of the feedback, "the receiver may decompose the channel using singular value decomposition (SVD) and send information relating only to a calculated value of the transmitter's beamforming matrix (V) as the feedback information." Id. at 3:26–30. According to the '862 patent, "[w]hile this approach reduces the size of the feedback information, its size is still an

issue for a [multiple-input-multiple-output] wireless communication." *Id.* at 3:33–35. Therefore, according to the '862 patent, a need exists "for reducing beamforming feedback information for wireless communications." *Id.* at 3:49–51.

Figure 7 of the '862 patent, shown below, illustrates an embodiment of the invention for providing beamforming feedback information from a receiver to a transmitter. *Id.* at 13:25–27.




Figure 7 above illustrates a method of providing beamforming feedback information for multiple-input multiple-output (MIMO) wireless

communication systems. *Id.* at 2:33–35, 13:25–27, 13:31–32. At step 702, a wireless communication device receives a preamble sequence from a transmitting wireless device. *Id.* at 13:36–39. Next, at step 704, the receiving wireless device determines an estimated transmitter beamforming unitary matrix (V) based on the channel response and a known receiver beamforming unitary matrix (U). *Id.* at 13:44–47. In the embodiment shown in Figure 7, the receiving wireless device produces V in Cartesian coordinates and then converts V to polar coordinates (step 706). *Id.* at 13:54–58. The receiving wireless device then decomposes V to produce the transmitter beamforming information (step 708) and sends the beamforming information to the transmitting wireless device (step 710). *Id.* at 13:58–62, 14:4–6. The transmitting wireless device then uses the feedback components to generate a new beamforming matrix (V), which the device uses for subsequent transmissions (step 712). *Id.* at 14:9–12.

The '862 patent discloses that, according to one embodiment, the decomposition operations of step 708 employ a Givens Rotation operation. *Id.* at 13:63–65. The '862 patent explains that the Givens Rotation relies on the observation that, for a particular condition, some of the angles "are redundant" and thus, "the set of angles fed back to the transmitting wireless device are reduced." *Id.* at 13:65–14:3.

#### C. Illustrative Claim

Among the challenged claims (claims 9–12), claim 9 is independent. Claim 9 is illustrative of the subject matter of the challenged claims and reads as follows:

9. A wireless communication device comprising:

a plurality of Radio Frequency (RF) components operable to receive an RF signal and to convert the RF signal to a baseband signal; and

a baseband processing module operable to:

receive a preamble sequence carried by the baseband signal;

estimate a channel response based upon the preamble sequence;

determine an estimated transmitter beamforming unitary matrix (V) based upon the channel response and a receiver beamforming unitary matrix (U);

decompose the estimated transmitter beamforming unitary matrix (V) to produce the transmitter beamforming information; and

form a baseband signal employed by the plurality of RF components to wirelessly send the transmitter beamforming information to the transmitting wireless device.

Id. at 17:15-34.

D. Asserted Grounds of Unpatentability

Petitioner contends that claims 9–12 of the '862 patent are unpatentable based on the following specific grounds (Pet. 3, 9–60):

Claim(s) Challenged	35 U.S.C. § <sup>1</sup>	References
9, 11, 12	103	Maltsev, <sup>2</sup> Haykin, <sup>3</sup> Sadrabadi <sup>4</sup>
10	103	Maltsev, Haykin, Sadrabadi, Yang <sup>5</sup>

In its analysis, Petitioner further relies on the declaration testimony of Dr. Leonard Cimini (Ex. 1002). Pet. 9–60.

#### II. DISCUSSION

For each asserted ground of unpatentability and each challenged claim, Petitioner relies on Haykin as part of the obviousness combination. *See* Pet. 3 (summary of grounds), 10–56 (relying on Haykin for first ground), 56–60 (relying on Haykin for second ground). Petitioner asserts that Haykin was "accessible to the public at least as early as December 24, 2004" and thus qualifies as prior art under 35 U.S.C. § 102(a). Pet. 4, 6.

Patent Owner argues that Petitioner fails to show that Haykin was publicly accessible to qualify as prior art. Prelim. Resp. 42–49. Patent

<sup>&</sup>lt;sup>1</sup> The Leahy-Smith America Invents Act ("AIA"), Pub. L. No. 112-29, 125 Stat. 284, 287–88 (2011), amended 35 U.S.C. § 103. Because the effective filing date of the challenged claims is before March 16, 2013 (the effective date of the relevant amendment), the pre-AIA version of § 103 applies. See Ex. 1001, [22], [60], [63].

<sup>&</sup>lt;sup>2</sup> U.S. Patent No. 7,570,696 B2, filed June 25, 2004, issued Aug. 4, 2009 (Ex. 1009).

<sup>&</sup>lt;sup>3</sup> Haykin et al., Modern Wireless Communications (2005) (Ex. 1010).

<sup>&</sup>lt;sup>4</sup> Sadrabadi et al., A New Method of Channel Feedback Quantization for High Data Rate MIMO Systems, IEEE Commc'ns Society, Globecom 2004, 91–95 (Ex. 1013).

<sup>&</sup>lt;sup>5</sup> Yang et al., Reducing the Computations of the Singular Value Decomposition Array Given by Brent and Luk, *Proceedings of SPIE*, *Advanced Algorithms and Architecture for Signal Processing IV*, Vol. 1152 (Nov. 14, 1989) (Ex. 1011).

Owner argues that we should refuse to consider Petitioner's improperly incorporated arguments because "[t]he whole of Petitioner's arguments regarding the prior art status of Haykin are encapsulated in only three citation-dense and substance-spare sentences." *Id.* at 43–44 (citing Pet. 5–6) (emphases omitted). Patent Owner also argues that, even if we consider the incorporated arguments, Petitioner's evidence is contradictory and speculative. *Id.* at 45–49.

"Because there are many ways in which a reference may be disseminated to the interested public, 'public accessibility' has been called the touchstone in determining whether a reference constitutes a 'printed publication." *Blue Calypso, LLC v. Groupon, Inc.*, 815 F.3d 1331, 1348 (Fed. Cir. 2016) (quoting *In re Hall*, 781 F.2d 897, 898–99 (Fed. Cir. 1986)). "A given reference is 'publicly accessible' upon a satisfactory showing that such document has been disseminated or otherwise made available to the extent that persons interested and ordinarily skilled in the subject matter or art exercising reasonable diligence, can locate it." *SRI Int'l, Inc. v. Internet Sec. Sys., Inc.*, 511 F.3d 1186, 1194 (Fed. Cir. 2008) (quoting *Bruckelmyer v. Ground Heaters, Inc.*, 445 F.3d 1374, 1378 (Fed. Cir. 2006)).

"[A]t the institution stage, the petition must identify, with particularity, evidence sufficient to establish a reasonable likelihood that the reference was publicly accessible before the critical date of the challenged patent and therefore that there is a reasonable likelihood that it qualifies as a printed publication." *Hulu, LLC v. Sound View Innovations, LLC, IPR2018-01039*, Paper 29 at 13 (PTAB Dec. 20, 2019) (precedential). "[T]he indicia

IPR2020-00613 Patent 8,416,862 B2

on the face of a reference, such as printed dates and stamps, are considered as part of the totality of the evidence. *Id.* at 17.

Petitioner relies on the declaration testimony of Dr. Ingrid Hsieh-Yee (Ex. 1019 ¶¶ 1–18, 36–50), attachments to Dr. Hsieh-Yee's declaration (Ex. 1019, 88–107, 145–153), and Exhibits 1045–1047 in support of its assertions that Haykin qualifies as prior art. Pet. 4 n.1, 4–6. For the reasons explained below, we determine that there is not a reasonable likelihood that Haykin qualifies as a printed publication as of December 24, 2004, as asserted by Petitioner or even prior to the critical date of April 21, 2005.

Operative date for Section 102(a) analysis

The '862 patent was filed on September 28, 2005. Ex. 1001, [22]. The '862 patent claims priority to U.S. provisional patent application serial no. 60/698,686, which was filed July 13, 2005. *Id.* at [63], 1:9–15. The '862 patent also is a continuation-in-part of U.S. patent application serial no. 11,168,793 ("the ''793 application"), which was filed on June 28, 2005. *Id.* at [63], 1:9–15. The '793 application claims priority to U.S. provisional patent application serial no. 60/673,451, which was filed April 21, 2005. *Id.* at 1:9–15.

Petitioner asserts that the challenged claims are not entitled to the April 21, 2005 priority date, but appears to acknowledge that the claims are entitled to the July 13, 2005 priority date. Pet. 3–4. Even so, in explaining how each of the asserted references are prior art to the challenged claims, Petitioner uses an April 21, 2005 priority date. *Id.* at 4–6.

Petitioner asserts an even earlier timeframe for Haykin. Petitioner asserts that a Library of Congress stamp on Haykin, bibliographic and Machine-Readable Cataloging (MARC) records, and citations to Haykin

prior to April 21, 2005 "demonstrate that Haykin was published in 2004." Pet. 4 (emphasis omitted). Petitioner further asserts that "Haykin was accessible to the public at least as early as December 24, 2004" and that a person of ordinary skill in the art could have searched for and accessed Haykin by that date. *Id.* (emphasis omitted). Petitioner does not expand on its assertions, instead relying on citations to the declaration of Dr. Ingrid Hsieh-Yee, a Professor in the Department of Library and Information Sciences at Catholic University, who has a Ph.D. in Library and Information Studies. *Id.* (citing Ex. 1019 ¶¶ 36–50).

In its Preliminary Response, Patent Owner does not argue that a particular priority date or invention date should apply to the challenged claims. *See*, *e.g.*, Prelim. Resp. 42–51.

Based on Petitioner's assertions in its Petition, we consider whether Petitioner has shown sufficiently that Haykin was a printed publication as of December 24, 2004 (or, at the latest, prior to April 21, 2005).

### Analysis

Haykin (Exhibit 1010) is a copy of a book that Dr. Hsieh-Yee obtained from the Library of Congress. Ex. 1019 ¶ 36. Haykin has a 2005 copyright date, as noted as follows: "© 2005 Pearson Education, Inc." Ex. 1010, 6. Under the copyright notation, "Pearson Prentice Hall" and "Pearson Education, Inc." of "Upper Saddle River, NJ" are listed. *Id.* The front cover of Haykin has a label that also includes a 2005 date: "TK 5103 .2 .H39 2005 Copy 1." *Id.* at 1. The copyright page of Haykin bears a stamp that says "LIBRARY OF CONGRESS COPYRIGHT OFFICE" with a date of "APR 05 2004." *Id.* at 6.

Appendix 1010-A to Dr. Hsieh-Yee's declaration (Ex. 1019, 145–47) is a bibliographic record for Haykin that Dr. Hsieh-Yee obtained from the online catalog of the Library of Congress. *Id.* ¶ 38. The bibliographic record has the following entry for "Published/Created": "Upper Saddle River, NJ.: Pearson/Prentice Hall, c2005." *Id.* at 146.

Appendix 1010-B to Dr. Hsieh-Yee's declaration (Ex. 1019, 148–50) is a MARC record for Haykin that Dr. Hsieh-Yee obtained from the online catalog of the Library of Congress. *Id.* ¶ 39. According to Dr. Hsieh-Yee, field 955—which includes the notations "2004-07-14 bk rec'd, to CIP ver." and "2004-09-24 to BCCD, copy 1"—shows that the book was received on July 14, 2004, sent to the Cataloging in Publication Program (CIP) for record verification, and sent to the Binding and Collections Care Division on September 24, 2004 for processing. *Id.* at 149, ¶ 40. Dr. Hsieh-Yee states that CIP "is responsible for cataloging books *in advance of publication* to alert the library community to forthcoming new publications and to facilitate acquisition." *Id.* ¶ 40 (emphasis added). According to Dr. Hsieh-Yee, field 260—which includes the entry "|a Upper Saddle River, N.J.: |b Pearson/Prentice Hall, |c c2005"—"shows that Pearson/Prentice Hall of Upper Saddle River of New Jersey published this book with a 2005 copyright date." *Id.* at 149, ¶ 42.

Field 050 of the MARC record lists a Library of Congress Classification (LCC) number of TK5103.2, which according to Dr. Hsieh-Yee is the class number for general works in the wireless communications systems category. *Id.* at 149, ¶ 43. Field 082 shows the book has a Dewey Decimal Classification (DDC) number of 621.382, which according to Dr. Hsieh-Yee is the class number for the communications engineering category.

IPR2020-00613 Patent 8,416,862 B2

Id. at 149, ¶ 43. Entries for the 650 field are wireless communication systems and spread spectrum communications. Id. at 149. Dr. Hsieh-Yee states that "[u]sers interested in the topics represented by the LCC number or the DDC number could search it as a keyword in the Library of Congress catalog to retrieve materials that been assigned the same classification number." Id. ¶ 43.

Based on the foregoing, Dr. Hsieh-Yee testifies as follows:

The date stamp on the copyright page of [Exhibit] 1010 and the dates in the MARC record for Haykin (Appendix 1010-B) inform my opinion that [the] Library of Congress received the physical volume of Haykin on April 5, 2004, the book was received for CIP verification in July 2004, and the physical copy was sent to the Binding and Collections Care Division for processing on "2004-09-24" (i.e., September 24, 2004).

### Id. ¶ 46 (emphases omitted).

Dr. Hsieh-Yee then provides the following testimony regarding public access:

In most academic libraries[,] a newly cataloged book becomes available for the public soon after the cataloging record is completed, usually within a week. Considering the volume of materials the Library of Congress needs to catalog and process, it is very likely that Haykin would have become available for public access by December 24, 2004, at the latest, which would be three months after the physical copy was sent to the processing unit.

### Id. ¶ 47 (emphasis added).

Dr. Hsieh-Yee also testifies that "[m]y research on Google Scholar has found Haykin cited more than 800 times" and that "Appendix 1010-C presents citations from February 2004 to June 2005 to demonstrate early usage." *Id.* ¶ 49 (emphasis omitted). Dr. Hsieh-Yee states—without further

explanation—that "[t]he earliest citing documents were published in February and September 2004, further demonstrating that Haykin was available at least as early as December 2004." *Id.* Neither Petitioner nor Dr. Hsieh-Yee addresses these "earliest citing documents." *See* Pet. 4–5; Ex. 1019 ¶ 49. Petitioner merely cites Appendix 1010-C and Exhibits 1045–47, which appear to be three of the documents listed in Appendix 1010-C. Pet. 4 (citing Ex. 1019, 152–53; Exs. 1045–1047).

Petitioner's evidence regarding the prior art status of Haykin is insufficient. First, Haykin itself lists a copyright date of 2005. Ex. 1010, 6. No particular month in 2005 is specified. *Id.* Petitioner does not address the copyright date at all, let alone provide an explanation for why the book would have been published prior to its listed copyright date. *See* Pet. 4–5. Also, as Patent Owner points out, the MARC record for Haykin on which Dr. Hsieh-Yee relies lists 2005 as the "single known date/probable date" of publication. *See* Prelim. Resp. 46–47; Ex. 1019, 103–04 (explaining field 008 for books), 149 (entry for field 008, including "s2005" in positions 06–10). Likewise, the call number on the front cover of Haykin ("TK 5103.2 .H39 2005 Copy 1") includes a publication date of 2005. Ex. 1010, 1; Ex. 2014, 1; Ex. 1019 ¶¶ 36, 37. Petitioner does not address the publication dates listed in the MARC record and the call number.

Second, Petitioner's evidence regarding Library of Congress practices and when Haykin would have become available for public access is insufficient. See Pet. 4–5; Ex. 1019 ¶ 47. Petitioner does not rely on the declaration of someone who has first-hand knowledge of the practices of the Library of Congress during the relevant time period, who could (for example) attest to when the book became publicly available. Rather,

Petitioner relies on the testimony of Dr. Hsieh-Yee, who has experience working "in an academic library, a medical library, and a legislative library" and has "been a professor for more than 25 years." Ex. 1019 ¶ 6; see also id. at 68 (listing work experience). Dr. Hsieh-Yee arrives at a date by which "it is very likely" that Haykin would have become available for public access based on (i) the practice of "most" academic libraries and (ii) adding three months due to the unspecified volume of materials that the Library of Congress must process. Ex. 1019 ¶ 47. This testimony, from someone who does not have personal knowledge of current or past practices of the Library of Congress, is too speculative to sufficiently counter the 2005 copyright date in the book itself and the 2005 publication dates in the MARC record and the call number. *Cf. In re Hall*, 781 at 899 (relying on a witness's testimony regarding "his library's general practice for indexing, cataloging, and shelving theses in estimating the time it would have taken to make the dissertation available to the interested public") (emphasis added).

Petitioner's reliance on references that cite Haykin also is insufficient. Petitioner asserts that "citations to Haykin in publications prior to April 21, 2005 . . . demonstrate that Haykin was published in 2004." Pet. 4 (emphasis omitted). Petitioner cites as support (i) Appendix 1010-C to Dr. Hsieh-Yee's declaration (Ex. 1019, 152–53) and (ii) Exhibits 1045 through 1047. *Id.* As explained below, Petitioner has not shown that these references cite to the version of Haykin in the record, nor has Petitioner established sufficiently the publication dates of those citing references.

First, Appendix 1010-C, which is Dr Hsieh-Yee's compilation of cites from Google Scholar, is not persuasive evidence because Dr. Hsieh-Yee does not explain how specifically the search for "Haykin" was conducted

such that it is clear that each reference is citing to the version of Haykin with the 2005 copyright date that was obtained from the Library of Congress upon which Petitioner relies in its challenges. *See* Ex. 1019 ¶ 49 ("My research on Google Scholar has found Haykin cited more than 800 times."). Also, neither Petitioner nor Dr. Hsieh-Yee provides evidence corroborating the publication dates of the references on the list that allegedly cite to Haykin. Indeed, Patent Owner presents evidence that the February 2004 date for the first reference on the list appears to be inaccurate. *See* Prelim. Resp. 48–49 (citing Exs. 2015, 2016).

Second, Petitioner's reliance on Exhibits 1045 through 1047 also is not persuasive. Petitioner does not provide evidence establishing the publication date of any of these articles. Exhibit 1045 appears to be an article from the proceedings of the 2004 IEEE 60th Vehicular Technology Conference, which may have taken place "26–29 September 2004." Ex. 1045, 1, 2. Exhibit 1045 includes a cite to "S. Kaykin and M. Moher, *Modern Wireless Communications*, Prentice Hall, NJ, 2004." *Id.* at 81. Petitioner does not explain how this citation—which is to a 2004 version of "S. Kaykin" (presumably a typographical error for "S. Haykin")—and lists Prentice Hall—as opposed to Pearson Prentice Hall—as the publisher, is a citation to the Library of Congress version (Exhibit 1010) on which Petitioner relies. The citation may very well be to a different, 2004 version of Haykin.

Exhibits 1046 and 1047 have similar shortcomings. Exhibit 1046 appears to be an article from the International Symposium on Communications and Information Technologies, which may have taken place in Sapporo, Japan, from October 26–29, 2004. Ex. 1046, 1. Petitioner

provides no evidence as to whether this article was published at the time of the symposium or at a later date. *See* Pet. 4–5. Exhibit 1047 appears to be an article from the 2005 IEEE Wireless Communications and Networking Conference, which may have taken place in New Orleans, Louisiana from March 13–17, 2005. Exhibit 1047, 1, 2, 30–35. Again, Petitioner provides no evidence regarding whether this article was published at the time of the conference or at a later date. Moreover, Petitioner does not explain how the citation in Exhibit 1047 to an "International Edition" of Haykin is a citation to Exhibit 1010. *Id.* at 35 (citing "S. Haykin and M. Moher, *Modern Wireless Communications*, International Edition Prentice Hall, 2005"). The International Edition may have been different from the version retrieved from the Library of Congress.

Finally, Petitioner also asserts that "Dr. Cimini's testimony confirms that Haykin is a well-known textbook that a person of ordinary skill in the art would have had access to and would have found relevant regarding the subject of wireless communications." Pet. 4–5 (citing, e.g., Ex. 1002 ¶ 88). The cited testimony of Dr. Cimini merely says that Haykin "is a well-known textbook" and does not identify any dates by which one of ordinary skill in the art would have had access to Haykin. Ex. 1002 ¶ 88. We therefore find Petitioner's reliance on Dr. Cimini's testimony insufficient to establish a date by which Haykin was publicly accessible.

In short, Petitioner does not identify, with particularity, evidence sufficient to establish a reasonable likelihood that Haykin was publicly accessible—and thus qualifies as a printed publication—no later than December 24, 2004 (or prior to April 21, 2005, the earliest possible effective filing date for the challenged claims). Because Petitioner relies on Haykin

IPR2020-00613 Patent 8,416,862 B2

for each of its grounds, Petitioner does not make a sufficient showing for any ground of unpatentability in its Petition.

#### III. CONCLUSION

For the above reasons, we determine that the information presented does not establish a reasonable likelihood that Petitioner would prevail in showing that claims 9–12 of the '862 patent are unpatentable on the grounds asserted in the Petition.

#### IV. ORDER

Accordingly, it is

ORDERED that the Petition is denied; and

FURTHER ORDERED that no inter partes review is instituted.

IPR2020-00613 Patent 8,416,862 B2

### FOR PETITIONER:

Naveen Modi Joseph E. Palys Arvind Jairam PAUL HASTINGS LLP naveenmodi@paulhastings.com josephpalys@paulhastings.com arvindjairam@paulhastings.com

### FOR PATENT OWNER:

Steven W. Hartsell Alexander E. Gasser Joseph Ramirez SKIERMONT DERBY LLP shartsell@skiermontderby.com agasser@skiermontderby.com jramirez@skiermontderby.com

То:	Mail Stop 8	REPORT ON THE
	Director of the U.S. Patent and Trademark Office	FILING OR DETERMINATION OF AN
	P.O. Box 1450	ACTION REGARDING A PATENT OR
	Alexandria, VA 22313–1450	TRADEMARK

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Southern District of California on the following: \_X\_ Patents or \_\_\_\_ Trademarks:

DOCKET NO.	DATE FILED	US District Court Southern District of California
3:18-cv-1784-CAB(BLM)	8/1/2018	San Diego, CA
PLAINTIFF		DEFENDANT
Bell Northern Research, LLC		Huawei Technologies Co., Ltd., et al.
PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.
<b>1.</b> 7,319,889	<b>6.</b> 8,792,432	11.
<b>2.</b> 8,204,554	7.	12.
<b>3.</b> 7,990,842	8.	13.
<b>4.</b> 8,416,862	9.	14.
<b>5.</b> 6.941.156	10.	15.

In the above–entitled case, the following patents(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY	
	AmendmentAnswerCro	ss Bill Other Pleading
PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.
1.	6.	11.
2.	7.	12.
3.	8.	13.
4.	9.	14.
5.	10.	15.

In the above–entitled case, the following decision has been rendered or judgment issued:

DECISION/JUDGMENT	Order granting Joint Motion to Dismiss

CLERK	(BY) DEPUTY CLERK	DATE
John Morrill	R. Chapman	12/3/2019

TO:

## Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

# REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

filed in the U.S. Dist	trict Court Weste	5 U.S.C. § 1116 you are hereby advised that a court action has been ern District of Texas - Waco Division on the following
▼ Trademarks or	Patents. (  the patent action	on involves 35 U.S.C. § 292.):
DOCKET NO. 6:21-cv-833	DATE FILED 8/11/2021	U.S. DISTRICT COURT Western District of Texas - Waco Division
PLAINTIFF		DEFENDANT
Bell Northern Research,	LLC	Apple Inc.
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1 8,204,554	6/19/2012	Bell Northern Research, LLC
2 7,319,889	1/15/2008	Bell Northern Research, LLC
3 RE 48,629	7/6/2021	Bell Northern Research, LLC
4 8,416,862	4/9/2013	Bell Northern Research, LLC
5 7,957,450	6/7/2011	Bell Northern Research, LLC
	In the above—entitled case, the	following patent(s)/ trademark(s) have been included:
DATE INCLUDED	INCLUDED BY	ndment Answer Cross Bill Other Pleading
PATENT OR	Ame	ndment Answer Cross Bill Other Pleading
I FALLSNI OK	DATE OF PATENT	
TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
		HOLDER OF PATENT OR TRADEMARK
TRADEMARK NO.		HOLDER OF PATENT OR TRADEMARK
TRADEMARK NO.		HOLDER OF PATENT OR TRADEMARK
TRADEMARK NO.  1 2		HOLDER OF PATENT OR TRADEMARK
TRADEMARK NO.  1  2  3		HOLDER OF PATENT OR TRADEMARK
TRADEMARK NO.  1 2 3 4 5 In the above	OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK  Hecision has been rendered or judgement issued:
TRADEMARK NO.  1  2  3  4  5	OR TRADEMARK	
TRADEMARK NO.  1 2 3 4 5 In the above	OR TRADEMARK	
TRADEMARK NO.  1 2 3 4 5 In the above	OR TRADEMARK	
TRADEMARK NO.  1 2 3 4 5 In the above	OR TRADEMARK	
TRADEMARK NO.  1  2  3  4  5  In the above DECISION/JUDGEMENT	OR TRADEMARK  /eentitled case, the following of	fecision has been rendered or judgement issued:
TRADEMARK NO.  1 2 3 4 5 In the above	OR TRADEMARK  /eentitled case, the following of	

PATENT OR	DATE OF PATENT OR	HOLDER OF PATENT OR
TRADEMARK NO.	TRADEMARK	TRADEMARK
6 - 7,957,450	6/7/2011	Bell Northern Research, LLC
7 - 6,963,129	11/8/2005	Bell Northern Research, LLC
8 - 6,858,930	2/22/2005	Bell Northern Research, LLC
9 - 7,039,435	5/2/2006	Bell Northern Research, LLC
10 - 8,396,072	3/12/2013	Bell Northern Research, LLC

TO:

# Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

# REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Compliance filed in the U.S. Distr	<del>-</del>	U.S.C. § 1116 you are hereby advised that a court at Western District of Texas	ction has been on the following
	Patents. (  the patent action		
DOCKET NO. 6:21-cv-909	DATE FILED 9/1/2021	U.S. DISTRICT COURT  Western District of Te	exas
PLAINTIFF		DEFENDANT	77.43
BELL NORTHERN RESE	:ARCH, LLC	DELL TECHNOLOGIES INC. ANI DELL INC.,	D
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TR.	ADEMARK
1 US RE48,629	7/6/2021	BELL NORTHERN RESEARCH, LLC	
2 US 8,416,862	4/9/2013	BELL NORTHERN RESEARCH, LLC	
3 US 7,564,914	7/21/2009	BELL NORTHERN RESEARCH, LLC	
4 US 6,963,129	11/8/2005	BELL NORTHERN RESEARCH, LLC	
5 US 6,858,930	2/22/2005	BELL NORTHERN RESEARCH, LLC	
		following patent(s)/ trademark(s) have been included:	:
DATE INCLUDED	INCLUDED BY	dment	Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TR.	ADEMARK
1			
2			
3			
4			
4 5 In the above	e—entitled case, the following de	ecision has been rendered or judgement issued:	
5	e—entitled case, the following de	ecision has been rendered or judgement issued:	
4 5 In the above	e—entitled case, the following de	ecision has been rendered or judgement issued:	
4 5 In the above	e—entitled case, the following de	ecision has been rendered or judgement issued:	
4 5 In the above		ecision has been rendered or judgement issued:	DATE

TO:

# Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

### REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Compliance filed in the U.S. Distr		U.S.C. § 1116 you are hereby advised that a court action has been  Western District of Texas on the following
	Patents. (  the patent actio	
DOCKET NO. 6:21-cv-941	DATE FILED 9/10/2021	U.S. DISTRICT COURT Western District of Texas
PLAINTIFF		DEFENDANT
Bell Northern Research,	LLC	Commscope Holding Company, Inc., et al.
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1 US RE48,629	7/6/2021	Bell Northern Research, LLC
2 US 6,858,930 B2	2/22/2005	Bell Northern Research, LLC
3 US 6,963,129 B1	11/8/2005	Bell Northern Research, LLC
4 US 7,564,914 B2	7/21/2009	Bell Northern Research, LLC
5 US 8,416,862 B2	4/9/2013	Bell Northern Research, LLC
		following patent(s)/ trademark(s) have been included:
DATE INCLUDED	INCLUDED BY	
	☐ Amen	dment Answer Cross Bill Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
	DATE OF PATENT	
TRADEMARK NO.	DATE OF PATENT	
TRADEMARK NO.	DATE OF PATENT	
TRADEMARK NO.  1 2	DATE OF PATENT	
TRADEMARK NO.  1 2 3	DATE OF PATENT	
TRADEMARK NO.  1 2 3 4 5	DATE OF PATENT OR TRADEMARK	
TRADEMARK NO.  1 2 3 4 5	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
TRADEMARK NO.  1 2 3 4 5 In the above	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK

TO:

## Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

### REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

filed in the U.S. Dist	rict Court	5 U.S.C. § 1116 you are hereby advised that a court action has been  Western District of Texas on the following
Trademarks or	Patents. (  the patent action	on involves 35 U.S.C. § 292.):
DOCKET NO. 6:21-cv-939	DATE FILED 9/10/2021	U.S. DISTRICT COURT  Western District of Texas
PLAINTIFF	·•••••••••••••••••••••••••••••••••••••	DEFENDANT
Bell Northern Research,	LLC	HP, Inc.
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1 US RE48,629	7/6/2021	Bell Northern Research, LLC
2 US 6,858,930 B2	2/22/2005	Bell Northern Research, LLC
3 US 6,963,129 B1	11/8/2005	Bell Northern Research, LLC
4 US 7,564,914 B2	7/21/2009	Bell Northern Research, LLC
5 US 8,416,862 B2	4/9/2013	Bell Northern Research, LLC
	***************************************	following patent(s)/ trademark(s) have been included:
DATE INCLUDED	INCLUDED BY	ndment
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1		
2		
3		
4		
5		
In the abov	reentitled case, the following of	fecision has been rendered or judgement issued:
DECISION/JUDGEMENT		
CLERK	(BY)	DEPUTY CLERK DATE

Jeannette J. Clack

TO:

### Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

REPORT ON THE

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been Western District of Texas on the following filed in the U.S. District Court ☐ Trademarks or ✓ Patents. ( ☐ the patent action involves 35 U.S.C. § 292.): DOCKET NO. U.S. DISTRICT COURT DATE FILED 6:21-cv-909 9/1/2021 Western District of Texas PLAINTIFF DEFENDANT BELL NORTHERN RESEARCH, LLC DELL TECHNOLOGIES INC. AND DELL INC .. PATENT OR DATE OF PATENT HOLDER OF PATENT OR TRADEMARK TRADEMARK NO. OR TRADEMARK 1 US RE48,629 7/6/2021 BELL NORTHERN RESEARCH, LLC 2 US 8,416,862 4/9/2013 BELL NORTHERN RESEARCH, LLC 3 US 7,564,914 7/21/2009 BELL NORTHERN RESEARCH, LLC 4 US 6,963,129 11/8/2005 BELL NORTHERN RESEARCH, LLC 5 US 6,858,930 2/22/2005 BELL NORTHERN RESEARCH, LLC In the above—entitled case, the following patent(s)/ trademark(s) have been included: DATE INCLUDED INCLUDED BY ☐ Amendment ☐ Cross Bill ☐ Other Pleading ☐ Answer PATENT OR DATE OF PATENT HOLDER OF PATENT OR TRADEMARK TRADEMARK NO. OR TRADEMARK 2 3 4 5 In the above—entitled case, the following decision has been rendered or judgement issued: DECISION/JUDGEMENT 1/18/2022 ORDER GRANTING Joint Motion to Dismiss (Document 24) CLERK DATE (BY) DEPUTY CLER

Copy 1—Upon initiation of action, mail this copy to Director Copy 3—Upon termination of action, mail this copy to Director Copy 2—Upon filing document adding patent(s), mail this copy to Director Copy 4—Case file copy

01/18/2022

TO:

# Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

### REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

filed in the U.S. Dist	rict Court Wester	U.S.C. § 1116 you are hereby advised that a court action has been on District of Texas - Waco Division on the following
<b>▼</b> Trademarks or	Patents. (  the patent action	n involves 35 U.S.C. § 292.):
DOCKET NO. 6:21-cv-833	DATE FILED 8/11/2021	U.S. DISTRICT COURT Western District of Texas - Waco Division
PLAINTIFF		DEFENDANT
Bell Northern Research,	LLC	Apple Inc.
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1 8,204,554	6/19/2012	Bell Northern Research, LLC
2 7,319,889	1/15/2008	Bell Northern Research, LLC
3 RE 48,629	7/6/2021	Bell Northern Research, LLC
4 8,416,862	4/9/2013	Bell Northern Research, LLC
5 <b>7,957,450</b>	6/7/2011	Bell Northern Research, LLC
	In the above—entitled case, the f	following patent(s)/ trademark(s) have been included:
DATE INCLUDED	INCLUDED BY	
	Amen	dment Answer Cross Bill Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1		
2		
3		
***************************************		
3		
3 4 5	eentitled case, the following de	exision has been rendered or judgement issued:
3 4 5	'eentitled case, the following de	exision has been rendered or judgement issued:
3 4 5 In the abov		ecision has been rendered or judgement issued:  EJUDICE (document 29)
3 4 5 In the abov	F DISMISSAL WITH PR	

PATENT OR	DATE OF PATENT OR	HOLDER OF PATENT OR
TRADEMARK NO.	TRADEMARK	TRADEMARK
6 - 7,957,450	6/7/2011	Bell Northern Research, LLC
7 - 6,963,129	11/8/2005	Bell Northern Research, LLC
8 - 6,858,930	2/22/2005	Bell Northern Research, LLC
9 - 7,039,435	5/2/2006	Bell Northern Research, LLC
10 - 8,396,072	3/12/2013	Bell Northern Research, LLC

TO:

# Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

# REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Complianc filed in the U.S. Dist		U.S.C. § 1116 you are hereby advised that a court action has been  Western District of Texas on the following
☐ Trademarks or ✓	Patents. (  the patent action	n involves 35 U.S.C. § 292.):
DOCKET NO. 6:21-cv-941	DATE FILED 9/10/2021	U.S. DISTRICT COURT  Western District of Texas
PLAINTIFF		DEFENDANT
Bell Northern Research,	LLC	Commscope Holding Company, Inc., et al.
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1 US RE48,629	7/6/2021	Bell Northern Research, LLC
2 US 6,858,930 B2	2/22/2005	Bell Northern Research, LLC
3 US 6,963,129 B1	11/8/2005	Bell Northern Research, LLC
4 US 7,564,914 B2	7/21/2009	Bell Northern Research, LLC
5 US 8,416,862 B2	4/9/2013	Bell Northern Research, LLC
		following patent(s)/ trademark(s) have been included:
DATE INCLUDED	INCLUDED BY ☐ Amen	dment
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1		
2		
3		
4		
5		
In the abov	e—entitled case, the following de	exision has been rendered or judgement issued:
DECISION/JUDGEMENT		
1/26/2021 ORDER O	F DISMISSAL WITH PI	REJUDICE (Document 18)
CLEDV	(D37) 1	DEDITTY OF EDV.
CLERK Jeannette J. Clack	(81)1	DEPUTY CLERK DATE 01/27/2022

Paper 8 Date: January 28, 2022

### UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

APPLE INC., Petitioner,

v.

BELL NORTHERN RESEARCH, LLC, Patent Owner

> IPR2021-01590 Patent 8,416,862 B2

Before BRYAN F. MOORE, SHARON FENICK and JASON M. REPKO, *Administrative Patent Judges*.

MOORE, Administrative Patent Judge.

DECISION
Settlement Prior to Institution of Trial
37 C.F.R. § 42.74

#### INTRODUCTION

With our emailed authorization, the parties filed a "Joint Motion to Dismiss Pursuant to 35 U.S.C. § 317 and 37 C.F.R. §§ 42.72 and 42.7[4]." Paper 7 ("Joint Motion to Terminate"). With our emailed authorization, the parties also filed a "Joint Motion to Keep [Settlement Agreement (Exhibit 2001)] Confidential and Separate under 35 U.S.C. § 317(B) and 37 C.F.R. § 42.74(C)." Paper 6 ("Joint Motion to Keep Separate").

The Joint Motion to Terminate explains that the parties "have entered into a written confidential settlement agreement that fully resolves this matter." Paper 7, 1. The Joint Motion to Terminate further states that "[t]he parties agree that neither Patent Owner nor Petitioner will be prejudiced by termination of this proceeding." *Id.* The parties have filed a copy of their settlement agreement as Exhibit 2001. *Id.* In that regard, the Joint Motion to Terminate states: "The undersigned represents that Exhibit 2001 represents a true and accurate copy of the agreement between the parties ("Confidential Settlement Agreement") that resolves the present proceeding." *Id.* 

### **DISCUSSION**

Generally, the Board expects that a proceeding will terminate after the filing of a settlement agreement, unless the Board has already decided the merits of the proceeding. Consolidated Trial Practice Guide, 86 (November 2019).<sup>2</sup> This proceeding is at an early stage. Patent Owner has not yet filed a Preliminary Response and we have not issued a decision on whether to

<sup>&</sup>lt;sup>1</sup> Hereinafter, Exhibit 2001 is referred to as "Settlement Agreement."

<sup>&</sup>lt;sup>2</sup> Available at https://www.uspto.gov/TrialPracticeGuideConsolidated.

IPR2021-01590 Patent 8,416,862 B2

institute an *inter partes* review. Under these circumstances, we grant the Joint Motion to Terminate (Paper 7) as to both Petitioner and Patent Owner.

We also grant the Joint Motion to Keep Separate (Paper 6), which is to treat the parties' Settlement Agreement (Exhibit 2001) as business confidential information and have it kept apart from the file of Patent 8,416,862 B2 pursuant to 35 U.S.C. § 317(b) and 37 C.F.R. § 42.74(c).

#### ORDER

It is

ORDERED that the Joint Motion to Dismiss (Paper 7) is *granted* both as to Petitioner and to Patent Owner;

FURTHER ORDERED that the Joint Motion to Keep Separate is granted, under the terms of 37 C.F.R. § 42.74(c);

FURTHER ORDERED that the Settlement Agreement (Ex. 2001) shall be treated as business confidential information, shall be kept separate from the file of Patent 8,416,862 B2, and shall be made available only in accordance with the provisions of 37 C.F.R. § 42.74(c); and

FURTHER ORDERED that this proceeding is *terminated* both as to Petitioner and to Patent Owner, and the Petition is *dismissed*.

IPR2021-01590 Patent 8,416,862 B2

### For PETITIONER:

Walter Renner Timothy Riffe Christopher Hoff Jeremy Monaldo Jennifer Huang Dan Smith Kim Leung Usman Khan FISH & RICHARDSON P.C. axf-ptab@fr.com riffe@fr.com hoff@fr.com jjm@fr.com jjh@fr.com dsmith@fr.com leung@fr.com khan@fr.com

### For PATENT OWNER:

Daniel Young Chad King ADSERO IP LLC dyoung@adseroip.com chad@adseroip.com

То:	Mail Stop 8	REPORT ON THE
	Director of the U.S. Patent and Trademark Office	FILING OR DETERMINATION OF AN
	P.O. Box 1450	ACTION REGARDING A PATENT OR
	Alexandria, VA 22313–1450	TRADEMARI

In Compliance with 35 U.S.C. § 290 and/or 15 U.S.C. § 1116 you are hereby advised that a court action has been filed in the U.S. District Court Southern District of California on the following: \_X\_ Patents or \_\_\_\_ Trademarks:

DOCKET NO.	DATE FILED	US District Court Southern District of California
3:21-cv-1598-CAB-BLM	9/13/21	San Diego, CA
PLAINTIFF		DEFENDANT
TCL Industries Holdings Co., I	td., et al.	Bell Northern Research, LLC
PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.	PATENT OR TRADEMARK NO.
1. RE 48.629	<b>6.</b> 8.396.072	11. 6.963,129
<b>2.</b> 8,416,862	<b>7.</b> 7,319,889	12.
<b>3.</b> 7,957,450	<b>8.</b> 8,204,554	13.
<b>4.</b> 7,039,435	<b>9.</b> 6,696,941	14.
<b>5.</b> 6.941.156	<b>10.</b> 6.858.930	15.

In the above–entitled case, the following patents(s)/ trademark(s) have been included:

DATE INCLUDED	INCLUDED BY	
	Amendment Answer Cross	Bill Other Pleading
PATENT OR	PATENT OR	PATENT OR
TRADEMARK NO.	TRADEMARK NO.	TRADEMARK NO.
1.	6.	11.
2.	7.	12.
3.	8.	13.
4.	9.	14.
5.	10.	15.

In the above–entitled case, the following decision has been rendered or judgment issued:

DECISION/JUDGMENT	Notice of Voluntary Dismissal	
CLERK	(BY) DEPUTY CLERK	DATE
John Morrill	R. Chapman	1/7/2022

TO:

# Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

### REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Complianc filed in the U.S. Dista		U.S.C. § 1116 you are hereby advised that a court action has been  Western District of Texas on the following
☐ Trademarks or	Patents. (  the patent action	n involves 35 U.S.C. § 292.):
DOCKET NO. 6:21-cv-847	DATE FILED 8/13/2021	U.S. DISTRICT COURT  Western District of Texas
PLAINTIFF BELL NORTHERN RESEARCH, LLC		DEFENDANT LENOVO GROUP LTD., LENOVO (UNITED STATES), INC., and MOTOROLA MOBILITY, LLC
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1 US 6,963,129	11/8/2005	BELL NORTHERN RESEARCH, LLC
2 US 6,858,930	11/22/2005	BELL NORTHERN RESEARCH, LLC
3 US 6,941,156	9/6/2005	BELL NORTHERN RESEARCH, LLC
4 US 6,696,941	2/24/2004	BELL NORTHERN RESEARCH, LLC
5 US 7,039,889	5/2/2006	BELL NORTHERN RESEARCH, LLC
;	In the above—entitled case, the for	ollowing patent(s)/ trademark(s) have been included:
DATE INCLUDED	INCLUDED BY	dment
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1 US 7,319,889	1/15/2008	BELL NORTHERN RESEARCH, LLC
<sup>2</sup> US 8,204,554	6/19/2012	BELL NORTHERN RESEARCH, LLC
3 US 7,957,450	6/7/2011	BELL NORTHERN RESEARCH, LLC
4 US 8,416,862	4/9/2013	BELL NORTHERN RESEARCH, LLC
5 US 7,564,914	7/21/2009	BELL NORTHERN RESEARCH, LLC
	e—entitled case, the following de	exision has been rendered or judgement issued;
DECISION/JUDGEMENT 02/11/2022 - Order Dismissii	ng Case	
CLERK Jeannette J. Clack	(BY) I	DEPUTY CLERK DATE 02/11/2022

TO:

### Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450

P.O. Box 1450 Alexandria, VA 22313-1450

### REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

filed in the U.S. Dist	rict Court	U.S.C. § 1116 you are hereby advised that a court action has been  Western District of Texas on the following
☐ Trademarks or ☑ Patents. (☐ the patent action involves 35 U.S.C. § 292.):		
DOCKET NO. 6:21-cv-847	DATE FILED 8/13/2021	U.S. DISTRICT COURT  Western District of Texas
PLAINTIFF BELL NORTHERN RESE	EARCH, LLC	DEFENDANT LENOVO GROUP LTD., LENOVO (UNITED STATES), INC., and MOTOROLA MOBILITY, LLC
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1 US 7,319,889	1/15/2008	BELL NORTHERN RESEARCH, LLC
2 US 8,204,554	6/19/2012	BELL NORTHERN RESEARCH, LLC
3 US 7,957,450	6/7/2011	BELL NORTHERN RESEARCH, LLC
4 US 8,416,862	4/9/2013	BELL NORTHERN RESEARCH, LLC
5 US 7,564,914	7/21/2009	BELL NORTHERN RESEARCH, LLC
DATE INCLUDED	In the above—entitled case, the formatter in the Included BY	following patent(s)/ trademark(s) have been included:
	☐ Amen	dment Answer Cross Bill Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1		
2		
3		
4	4	
5		
In the above—entitled case, the following decision has been rendered or judgement issued:		
DECISION/JUDGEMENT	o didica case, are following de	constant has been rendered of judgement insued.
2/11/2022 - Order Dismissin	g Case.	
CLERK Jeannette J. Clack	(BY) I	DERUTY CLERK.  O2/11/2022
Copy 1—Upon initiation of action, mail this copy to Director Copy 3—Upon termination of action, mail this copy to Director Copy 2—Upon filing document adding patent(s), mail this copy to Director Copy 4—Case file copy		

### 507235889 04/15/2022

### PATENT ASSIGNMENT COVER SHEET

Electronic Version v1.1 Stylesheet Version v1.2 EPAS ID: PAT7282808

SUBMISSION TYPE:	NEW ASSIGNMENT
NATURE OF CONVEYANCE:	RELEASE OF SECURITY INTEREST

### **CONVEYING PARTY DATA**

Name	Execution Date
CORTLAND CAPITAL MARKET SERVICES LLC	04/01/2022

### **RECEIVING PARTY DATA**

Name:	HILCO PATENT ACQUISITION 56, LLC	
Street Address:	401 N. MICHIGAN AVE., SUITE 1630	
City:	CHICAGO	
State/Country:	ILLINOIS	
Postal Code:	60611	
Name:	BELL SEMICONDUCTOR, LLC	
Street Address:	401 N. MICHIGAN AVE., SUITE 1630	
City:	CHICAGO	
State/Country:	ILLINOIS	
Postal Code:	60611	
Name:	BELL NORTHERN RESEARCH, LLC	
Street Address:	401 N. MICHIGAN AVE., SUITE 1630	
City:	CHICAGO	
State/Country:	ILLINOIS	
Postal Code:	60611	

### **PROPERTY NUMBERS Total: 131**

Property Type	Number
Patent Number:	7996047
Patent Number:	7412263
Patent Number:	7702363
Patent Number:	7945284
Patent Number:	7945285
Patent Number:	8200280
Patent Number:	7162212
Patent Number:	8204554
Patent Number:	7319889
Patent Number:	7113811

Property Type	Number
Patent Number:	8483780
Patent Number:	7499722
Patent Number:	8140128
Patent Number:	7039435
Patent Number:	8532594
Patent Number:	8078197
Patent Number:	6894239
Patent Number:	6208846
Patent Number:	6925489
Patent Number:	6584203
Patent Number:	7123727
Patent Number:	7570978
Patent Number:	7782375
Patent Number:	6549792
Patent Number:	6363257
Patent Number:	7280816
Patent Number:	7751541
Patent Number:	7610495
Patent Number:	7404146
Patent Number:	6941156
Patent Number:	6696941
Patent Number:	6118881
Patent Number:	7738583
Patent Number:	7502408
Patent Number:	8184679
Patent Number:	8085871
Patent Number:	7738584
Patent Number:	8416862
Patent Number:	8345732
Patent Number:	8743994
Patent Number:	7894852
Patent Number:	7242961
Patent Number:	7693551
Patent Number:	7813374
Patent Number:	7277417
Patent Number:	8553666
Patent Number:	9025582
Patent Number:	8243701

Property Type	Number
Patent Number:	7317735
Patent Number:	8306142
Patent Number:	7680205
Patent Number:	8233557
Patent Number:	7664200
Patent Number:	7957450
Patent Number:	8437419
Patent Number:	7564914
Patent Number:	8588283
Patent Number:	7693234
Patent Number:	7646703
Patent Number:	7990842
Patent Number:	8477594
Patent Number:	7586887
Patent Number:	9264275
Patent Number:	7912024
Patent Number:	8599755
Patent Number:	7515581
Patent Number:	8396072
Patent Number:	8792432
Patent Number:	7949012
Patent Number:	8050237
Patent Number:	7751466
Patent Number:	9236901
Patent Number:	9143364
Patent Number:	9374769
Patent Number:	9197175
Patent Number:	7421250
Patent Number:	6980774
Patent Number:	9277499
Patent Number:	8493900
Patent Number:	8218517
Patent Number:	8767700
Patent Number:	7702050
Patent Number:	8300747
Patent Number:	8693559
Patent Number:	9020020
Patent Number:	7680027

Property Type	Number
Patent Number:	7684522
Patent Number:	8151158
Patent Number:	8917704
Patent Number:	9118442
Patent Number:	8284819
Patent Number:	8503506
Patent Number:	8681730
Application Number:	13472780
Application Number:	11567086
Application Number:	13292170
Application Number:	60306271
Application Number:	60525231
Application Number:	60673451
Application Number:	60674822
Application Number:	60698686
Application Number:	60730718
Application Number:	60742963
Application Number:	60698691
Application Number:	60699204
Application Number:	60695155
Application Number:	60466377
Application Number:	60392573
Application Number:	61096405
Application Number:	61023732
Application Number:	60776523
Application Number:	12706042
Application Number:	60636255
Application Number:	60701478
Application Number:	12748722
Application Number:	60591104
Application Number:	60634102
Application Number:	60591097
Application Number:	60624197
Application Number:	60561738
Application Number:	13781869
Application Number:	13418967
Application Number:	60953317
Application Number:	60963010

Property Type	Number
Application Number:	60772320
Application Number:	61494848
Application Number:	60350660
Application Number:	61155482
Application Number:	61611718
Application Number:	60927685
Application Number:	61321402

#### **CORRESPONDENCE DATA**

#### Fax Number:

Correspondence will be sent to the e-mail address first; if that is unsuccessful, it will be sent using a fax number, if provided; if that is unsuccessful, it will be sent via US Mail.

**Phone:** 5749031499

**Email:** jgammon@hilcoglobal.com

Correspondent Name: JOSHUA GAMMON
Address Line 1: 401 N. MICHIGAN AVE.

Address Line 2: SUITE 1630

Address Line 4: CHICAGO, ILLINOIS 60611

NAME OF SUBMITTER:	JOSHUA GAMMON
SIGNATURE:	//Joshua Gammon//
DATE SIGNED:	04/15/2022
	This document serves as an Oath/Declaration (37 CFR 1.63).

#### **Total Attachments: 215**

source=Release of Security Interest - FULLY EXECUTED#page1.tif source=Release of Security Interest - FULLY EXECUTED#page2.tif source=Release of Security Interest - FULLY EXECUTED#page3.tif source=Release of Security Interest - FULLY EXECUTED#page4.tif source=Release of Security Interest - FULLY EXECUTED#page5.tif source=Release of Security Interest - FULLY EXECUTED#page6.tif source=Release of Security Interest - FULLY EXECUTED#page7.tif source=Release of Security Interest - FULLY EXECUTED#page8.tif source=Release of Security Interest - FULLY EXECUTED#page9.tif source=Release of Security Interest - FULLY EXECUTED#page10.tif source=Release of Security Interest - FULLY EXECUTED#page11.tif source=Release of Security Interest - FULLY EXECUTED#page12.tif source=Release of Security Interest - FULLY EXECUTED#page13.tif source=Release of Security Interest - FULLY EXECUTED#page14.tif source=Release of Security Interest - FULLY EXECUTED#page15.tif source=Release of Security Interest - FULLY EXECUTED#page16.tif source=Release of Security Interest - FULLY EXECUTED#page17.tif source=Release of Security Interest - FULLY EXECUTED#page18.tif source=Release of Security Interest - FULLY EXECUTED#page19.tif source=Release of Security Interest - FULLY EXECUTED#page20.tif

```
source=Release of Security Interest - FULLY EXECUTED#page21.tif
source=Release of Security Interest - FULLY EXECUTED#page22.tif
source=Release of Security Interest - FULLY EXECUTED#page23.tif
source=Release of Security Interest - FULLY EXECUTED#page24.tif
source=Release of Security Interest - FULLY EXECUTED#page25.tif
source=Release of Security Interest - FULLY EXECUTED#page26.tif
source=Release of Security Interest - FULLY EXECUTED#page27.tif
source=Release of Security Interest - FULLY EXECUTED#page28.tif
source=Release of Security Interest - FULLY EXECUTED#page29.tif
source=Release of Security Interest - FULLY EXECUTED#page30.tif
source=Release of Security Interest - FULLY EXECUTED#page31.tif
source=Release of Security Interest - FULLY EXECUTED#page32.tif
source=Release of Security Interest - FULLY EXECUTED#page33.tif
source=Release of Security Interest - FULLY EXECUTED#page34.tif
source=Release of Security Interest - FULLY EXECUTED#page35.tif
source=Release of Security Interest - FULLY EXECUTED#page36.tif
source=Release of Security Interest - FULLY EXECUTED#page37.tif
source=Release of Security Interest - FULLY EXECUTED#page38.tif
source=Release of Security Interest - FULLY EXECUTED#page39.tif
source=Release of Security Interest - FULLY EXECUTED#page40.tif
source=Release of Security Interest - FULLY EXECUTED#page41.tif
source=Release of Security Interest - FULLY EXECUTED#page42.tif
source=Release of Security Interest - FULLY EXECUTED#page43.tif
source=Release of Security Interest - FULLY EXECUTED#page44.tif
source=Release of Security Interest - FULLY EXECUTED#page45.tif
source=Release of Security Interest - FULLY EXECUTED#page46.tif
source=Release of Security Interest - FULLY EXECUTED#page47.tif
source=Release of Security Interest - FULLY EXECUTED#page48.tif
source=Release of Security Interest - FULLY EXECUTED#page49.tif
source=Release of Security Interest - FULLY EXECUTED#page50.tif
source=Release of Security Interest - FULLY EXECUTED#page51.tif
source=Release of Security Interest - FULLY EXECUTED#page52.tif
source=Release of Security Interest - FULLY EXECUTED#page53.tif
source=Release of Security Interest - FULLY EXECUTED#page54.tif
source=Release of Security Interest - FULLY EXECUTED#page55.tif
source=Release of Security Interest - FULLY EXECUTED#page56.tif
source=Release of Security Interest - FULLY EXECUTED#page57.tif
source=Release of Security Interest - FULLY EXECUTED#page58.tif
source=Release of Security Interest - FULLY EXECUTED#page59.tif
source=Release of Security Interest - FULLY EXECUTED#page60.tif
source=Release of Security Interest - FULLY EXECUTED#page61.tif
source=Release of Security Interest - FULLY EXECUTED#page62.tif
source=Release of Security Interest - FULLY EXECUTED#page63.tif
source=Release of Security Interest - FULLY EXECUTED#page64.tif
source=Release of Security Interest - FULLY EXECUTED#page65.tif
source=Release of Security Interest - FULLY EXECUTED#page66.tif
source=Release of Security Interest - FULLY EXECUTED#page67.tif
source=Release of Security Interest - FULLY EXECUTED#page68.tif
```

```
source=Release of Security Interest - FULLY EXECUTED#page69.tif
source=Release of Security Interest - FULLY EXECUTED#page70.tif
source=Release of Security Interest - FULLY EXECUTED#page71.tif
source=Release of Security Interest - FULLY EXECUTED#page72.tif
source=Release of Security Interest - FULLY EXECUTED#page73.tif
source=Release of Security Interest - FULLY EXECUTED#page74.tif
source=Release of Security Interest - FULLY EXECUTED#page75.tif
source=Release of Security Interest - FULLY EXECUTED#page76.tif
source=Release of Security Interest - FULLY EXECUTED#page77.tif
source=Release of Security Interest - FULLY EXECUTED#page78.tif
source=Release of Security Interest - FULLY EXECUTED#page79.tif
source=Release of Security Interest - FULLY EXECUTED#page80.tif
source=Release of Security Interest - FULLY EXECUTED#page81.tif
source=Release of Security Interest - FULLY EXECUTED#page82.tif
source=Release of Security Interest - FULLY EXECUTED#page83.tif
source=Release of Security Interest - FULLY EXECUTED#page84.tif
source=Release of Security Interest - FULLY EXECUTED#page85.tif
source=Release of Security Interest - FULLY EXECUTED#page86.tif
source=Release of Security Interest - FULLY EXECUTED#page87.tif
source=Release of Security Interest - FULLY EXECUTED#page88.tif
source=Release of Security Interest - FULLY EXECUTED#page89.tif
source=Release of Security Interest - FULLY EXECUTED#page90.tif
source=Release of Security Interest - FULLY EXECUTED#page91.tif
source=Release of Security Interest - FULLY EXECUTED#page92.tif
source=Release of Security Interest - FULLY EXECUTED#page93.tif
source=Release of Security Interest - FULLY EXECUTED#page94.tif
source=Release of Security Interest - FULLY EXECUTED#page95.tif
source=Release of Security Interest - FULLY EXECUTED#page96.tif
source=Release of Security Interest - FULLY EXECUTED#page97.tif
source=Release of Security Interest - FULLY EXECUTED#page98.tif
source=Release of Security Interest - FULLY EXECUTED#page99.tif
source=Release of Security Interest - FULLY EXECUTED#page100.tif
source=Release of Security Interest - FULLY EXECUTED#page101.tif
source=Release of Security Interest - FULLY EXECUTED#page102.tif
source=Release of Security Interest - FULLY EXECUTED#page103.tif
source=Release of Security Interest - FULLY EXECUTED#page104.tif
source=Release of Security Interest - FULLY EXECUTED#page105.tif
source=Release of Security Interest - FULLY EXECUTED#page106.tif
source=Release of Security Interest - FULLY EXECUTED#page107.tif
source=Release of Security Interest - FULLY EXECUTED#page108.tif
source=Release of Security Interest - FULLY EXECUTED#page109.tif
source=Release of Security Interest - FULLY EXECUTED#page110.tif
source=Release of Security Interest - FULLY EXECUTED#page111.tif
source=Release of Security Interest - FULLY EXECUTED#page112.tif
source=Release of Security Interest - FULLY EXECUTED#page113.tif
source=Release of Security Interest - FULLY EXECUTED#page114.tif
source=Release of Security Interest - FULLY EXECUTED#page115.tif
source=Release of Security Interest - FULLY EXECUTED#page116.tif
```

```
source=Release of Security Interest - FULLY EXECUTED#page117.tif
source=Release of Security Interest - FULLY EXECUTED#page118.tif
source=Release of Security Interest - FULLY EXECUTED#page119.tif
source=Release of Security Interest - FULLY EXECUTED#page120.tif
source=Release of Security Interest - FULLY EXECUTED#page121.tif
source=Release of Security Interest - FULLY EXECUTED#page122.tif
source=Release of Security Interest - FULLY EXECUTED#page123.tif
source=Release of Security Interest - FULLY EXECUTED#page124.tif
source=Release of Security Interest - FULLY EXECUTED#page125.tif
source=Release of Security Interest - FULLY EXECUTED#page126.tif
source=Release of Security Interest - FULLY EXECUTED#page127.tif
source=Release of Security Interest - FULLY EXECUTED#page128.tif
source=Release of Security Interest - FULLY EXECUTED#page129.tif
source=Release of Security Interest - FULLY EXECUTED#page130.tif
source=Release of Security Interest - FULLY EXECUTED#page131.tif
source=Release of Security Interest - FULLY EXECUTED#page132.tif
source=Release of Security Interest - FULLY EXECUTED#page133.tif
source=Release of Security Interest - FULLY EXECUTED#page134.tif
source=Release of Security Interest - FULLY EXECUTED#page135.tif
source=Release of Security Interest - FULLY EXECUTED#page136.tif
source=Release of Security Interest - FULLY EXECUTED#page137.tif
source=Release of Security Interest - FULLY EXECUTED#page138.tif
source=Release of Security Interest - FULLY EXECUTED#page139.tif
source=Release of Security Interest - FULLY EXECUTED#page140.tif
source=Release of Security Interest - FULLY EXECUTED#page141.tif
source=Release of Security Interest - FULLY EXECUTED#page142.tif
source=Release of Security Interest - FULLY EXECUTED#page143.tif
source=Release of Security Interest - FULLY EXECUTED#page144.tif
source=Release of Security Interest - FULLY EXECUTED#page145.tif
source=Release of Security Interest - FULLY EXECUTED#page146.tif
source=Release of Security Interest - FULLY EXECUTED#page147.tif
source=Release of Security Interest - FULLY EXECUTED#page148.tif
source=Release of Security Interest - FULLY EXECUTED#page149.tif
source=Release of Security Interest - FULLY EXECUTED#page150.tif
source=Release of Security Interest - FULLY EXECUTED#page151.tif
source=Release of Security Interest - FULLY EXECUTED#page152.tif
source=Release of Security Interest - FULLY EXECUTED#page153.tif
source=Release of Security Interest - FULLY EXECUTED#page154.tif
source=Release of Security Interest - FULLY EXECUTED#page155.tif
source=Release of Security Interest - FULLY EXECUTED#page156.tif
source=Release of Security Interest - FULLY EXECUTED#page157.tif
source=Release of Security Interest - FULLY EXECUTED#page158.tif
source=Release of Security Interest - FULLY EXECUTED#page159.tif
source=Release of Security Interest - FULLY EXECUTED#page160.tif
source=Release of Security Interest - FULLY EXECUTED#page161.tif
source=Release of Security Interest - FULLY EXECUTED#page162.tif
source=Release of Security Interest - FULLY EXECUTED#page163.tif
source=Release of Security Interest - FULLY EXECUTED#page164.tif
```

```
source=Release of Security Interest - FULLY EXECUTED#page165.tif
source=Release of Security Interest - FULLY EXECUTED#page166.tif
source=Release of Security Interest - FULLY EXECUTED#page167.tif
source=Release of Security Interest - FULLY EXECUTED#page168.tif
source=Release of Security Interest - FULLY EXECUTED#page169.tif
source=Release of Security Interest - FULLY EXECUTED#page170.tif
source=Release of Security Interest - FULLY EXECUTED#page171.tif
source=Release of Security Interest - FULLY EXECUTED#page172.tif
source=Release of Security Interest - FULLY EXECUTED#page173.tif
source=Release of Security Interest - FULLY EXECUTED#page174.tif
source=Release of Security Interest - FULLY EXECUTED#page175.tif
source=Release of Security Interest - FULLY EXECUTED#page176.tif
source=Release of Security Interest - FULLY EXECUTED#page177.tif
source=Release of Security Interest - FULLY EXECUTED#page178.tif
source=Release of Security Interest - FULLY EXECUTED#page179.tif
source=Release of Security Interest - FULLY EXECUTED#page180.tif
source=Release of Security Interest - FULLY EXECUTED#page181.tif
source=Release of Security Interest - FULLY EXECUTED#page182.tif
source=Release of Security Interest - FULLY EXECUTED#page183.tif
source=Release of Security Interest - FULLY EXECUTED#page184.tif
source=Release of Security Interest - FULLY EXECUTED#page185.tif
source=Release of Security Interest - FULLY EXECUTED#page186.tif
source=Release of Security Interest - FULLY EXECUTED#page187.tif
source=Release of Security Interest - FULLY EXECUTED#page188.tif
source=Release of Security Interest - FULLY EXECUTED#page189.tif
source=Release of Security Interest - FULLY EXECUTED#page190.tif
source=Release of Security Interest - FULLY EXECUTED#page191.tif
source=Release of Security Interest - FULLY EXECUTED#page192.tif
source=Release of Security Interest - FULLY EXECUTED#page193.tif
source=Release of Security Interest - FULLY EXECUTED#page194.tif
source=Release of Security Interest - FULLY EXECUTED#page195.tif
source=Release of Security Interest - FULLY EXECUTED#page196.tif
source=Release of Security Interest - FULLY EXECUTED#page197.tif
source=Release of Security Interest - FULLY EXECUTED#page198.tif
source=Release of Security Interest - FULLY EXECUTED#page199.tif
source=Release of Security Interest - FULLY EXECUTED#page200.tif
source=Release of Security Interest - FULLY EXECUTED#page201.tif
source=Release of Security Interest - FULLY EXECUTED#page202.tif
source=Release of Security Interest - FULLY EXECUTED#page203.tif
source=Release of Security Interest - FULLY EXECUTED#page204.tif
source=Release of Security Interest - FULLY EXECUTED#page205.tif
source=Release of Security Interest - FULLY EXECUTED#page206.tif
source=Release of Security Interest - FULLY EXECUTED#page207.tif
source=Release of Security Interest - FULLY EXECUTED#page208.tif
source=Release of Security Interest - FULLY EXECUTED#page209.tif
source=Release of Security Interest - FULLY EXECUTED#page210.tif
source=Release of Security Interest - FULLY EXECUTED#page211.tif
source=Release of Security Interest - FULLY EXECUTED#page212.tif
```

source=Release of Security Interest - FULLY EXECUTED#page213.tif
source=Release of Security Interest - FULLY EXECUTED#page214.tif
source=Release of Security Interest - FULLY EXECUTED#page215.tif

#### RELEASE OF PATENT SECURITY INTEREST

This RELEASE OF PATENT SECURITY INTEREST ("Release") is made and effective as of April 1, 2022 and granted by CORTLAND CAPITAL MARKET SERVICES LLC (the "Collateral Agent"), as collateral agent (in such capacity, together with its successors and permitted assigns) for the secured parties under the Loan Agreement referred to below (the "Secured Parties"), in favor of HILCO PATENT ACQUISITION 56, LLC, a Delaware limited liability company, BELL SEMICONDUCTOR, LLC, a Delaware limited liability company (each a "Grantor" and collectively the "Grantors") and their successors, assigns and legal representatives.

#### Background

Pursuant to the Term Loan Agreement dated as of January 24, 2018 as amended on November 17, 2020 (the "Loan Agreement") among Hilco Patent Acquisition 56, LLC, as borrower, Bell Semiconductor, LLC and Bell Northern Research, LLC, as guarantors, the Collateral Agent and the lenders party thereto, the Grantors executed and delivered to the Collateral Agent (i) that certain Security Agreement by and among the Grantors and the Collateral Agent dated as of January 24, 2018 (the "Master Security Agreement") and (ii) that certain Patent Security Agreement by and among the Grantors and the Collateral Agent dated as of January 24, 2018 (the "Patent Security Agreement" and, together with the Master Security Agreement, the "Security Agreements");

Pursuant to the Security Agreements, each Grantor pledged and granted to the Collateral Agent for the ratable benefit of the Secured Parties a security interest in and to all of the right, title and interest of such Grantor in, to and under the Patent Collateral (as defined below);

The Patent Security Agreement was recorded with the United States Patent and Trademark Office at Reel 045216, Frame 0020 on February 1, 2018; and

The Grantors have requested that the Collateral Agent enter into this Release in order to effectuate, evidence and record the release and reassignment to the Grantors of any and all right, title and interest the Collateral Agent and the Secured Parties may have in the Patent Collateral pursuant to the Security Agreements.

Collateral Agent therefore agrees as follows:

- 1. <u>Release of Security Interest</u>. Collateral Agent, on behalf of itself and the Secured Parties, their successors, legal representatives and assigns, hereby terminates the Patent Security Agreement and terminates, releases and discharges any and all security interests that it has pursuant to the Security Agreements in any and all right, title and interest of the Grantors, and reassigns to the Grantors any and all right, title and interest that it may have, in, to and under the following (collectively, the "Patent Collateral"):
  - (a) any and all patents, patent applications and other patent rights and any other governmental authority-issued indicia of invention ownership, including the patents and patent applications listed in Schedule 1 hereto, and all reissues, divisions, continuations, continuations-in-part, renewals, extensions and reexaminations thereof and amendments thereto (the "Patents");

- (b) all rights of any kind whatsoever of such Grantor accruing under any of the foregoing provided by applicable law of any jurisdiction, by international treaties and conventions and otherwise throughout the world;
- (c) any and all license and other agreements in which such Grantor has granted or is granted a license or other right under any Patent;
- (d) any and all royalties, fees, income, payments and other proceeds now or hereafter due or payable with respect to any and all of the foregoing; and
- (e) any and all claims and causes of action, with respect to any of the foregoing, whether occurring before, on or after the date hereof, including all rights to and claims for damages, restitution and injunctive and other legal and equitable relief for past, present and future infringement, misappropriation, violation, misuse, breach or default, with the right but no obligation to sue for such legal and equitable relief and to collect, or otherwise recover, any such damages.
- 2. <u>Further Assurances.</u> Collateral Agent agrees to take all further actions, and provide to the Grantors and their successors, assigns and legal representatives all such cooperation and assistance, including, without limitation, the execution and delivery of any and all further documents or other instruments, as the Grantors and their successors, assigns and legal representatives may reasonably request in order to confirm, effectuate or record this Release.
- 3. <u>Governing Law</u>. This Release and any claim, controversy, dispute or cause of action (whether in contract or tort or otherwise) based upon, arising out of or relating to this Release and the transactions contemplated hereby shall be governed by, and construed in accordance with, the laws of the United States and the State of New York, without giving effect to any choice or conflict of law provision or rule (whether of the State of New York or any other jurisdiction).

[SIGNATURE PAGE FOLLOWS]

Collateral Agent has caused this Release to be duly executed and delivered by its officer duly authorized as of the date stated in the first paragraph above.

> CORTLAND CAPITAL MARKET SERVICES LLC,

as Collateral Agent

Name: Emily Ergang Pappas

Title: Head of Legal, North America

ACKNOWLEDGED AND AGREED as of the date stated in the first paragraph above:

HILCO PATENT ACQUISITION 56, LLC, as Grantor

Title: CEO

BELL SEMICONDUCTOR, LLC, as Grantor

BELL NORTHERN RESEARCH, LLC, as Grantor

Name: Afzal Dean

Title: CEO

#### SCHEDULE 1 TO RELEASE OF PATENT SECURITY INTEREST [SEE ATTACHED.]

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
0893689	5888120	1997-09-29	1999-03-30	Expired	United States of America	Method and apparatus for chemical mechanical polishing
09216395		1998-12-18		Abandoned	United States of America	Method and Apparatus for Chemical Mechanical Polishing
08700650		1996-08-14		Abandoned	United States of America	Off-Axis Illuminator Lens Mask For Photolithographic Projection System
09105546	2973767	1998-06-26	1999-10-26	Expired	United States of America	Off-axis illuminator lens mask for photolithographic projection system
09089461	6130428	1998-06-02	2000-10-10	Granted	United States of America	Laser fault correction of semiconductor devices
09604865	6407559	2000-06-28	2002-06-18	Granted	United States of America	Laser fault correction of semiconductor devices
08955384	5897381	1997-10-21	1999-04-27	Expired	United States of America	Method of forming a layer and semiconductor substrate
08954791	5893952	1997-10-21	1999-04-13	Expired	United States of America	Apparatus for rapid thermal processing of a wafer
08678718	5756369	1996-07-11	1998-05-26	Expired	United States of America	Rapid thermal processing using a narrowband infrared source and feedback
08924902	5926720	1997-09-08	1999-07-20	Expired	United States of America	Consistent alignment mark profiles on semiconductor wafers using PVD shadowing
09198208	6239499	1998-11-23	2001-05-29	Expired	United States of America	Consistent alignment mark profiles on semiconductor wafers using PVD shadowing
09363084		1999-07-28		Abandoned	United States of America	Nitrogen Implanted Polysilicon Gate For Mosfet Gate Oxide Hardening
08957692	6017808	1997-10-24	2000-01-25	Expired	United States of America	Nitrogen implanted polysilicon gate for MOSFET gate oxide hardening
09022588	6117795	1998-02-12	2000-09-12	Granted	United States of America	Use of corrosion inhibiting compounds in post-etch cleaning processes of an integrated circuit
09583297		2000-05-30		Abandoned	United States of America	Use Of Corrosion Inhibiting Compounds In Post-Etch Cleaning Processes Of An Integrated Circuit
09081403	6239491	1998-05-18	2001-05-29	Granted	United States of America	Integrated circuit structure with thin dielectric between at least local interconnect level and process for making same
09790821	6486056	2001-02-22	2002-11-26	Granted	United States of America	Process for making integrated circuit structure with thin dielectric between at least local interconnect level and first metal interconnect level
08374193	5646073	1995-01-18	1997-07-08	Expired	United States of America	Process for selective deposition of polysilicon over single crystal silicon substrate and resulting product
08823829	5818100	1997-03-25	1998-10-06	Expired	United States of America	Product resulting from selective deposition of polysilicon over single crystal silicon substrate
08566161		1995-11-30		Abandoned	United States of America	Product Resulting From Selective Deposition Of Polysilicon Over Single Crystal Silicon Substrate
08879100	6121159	1997-06-19	2000-09-19	Expired	United States of America	Polymeric dielectric layers having low dielectric constants and improved adhesion to metal lines

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
11	6455934	2000-07-10	2002-09-24	Expired	United States of America	Polymeric dielectric layers having low dielectric constants and improved adhesion to metal lines
09362648	6273798	1999-07-27	2001-08-14	Expired	United States of America	Pre-conditioning polishing pads for chemical-mechanical polishing
08841947	5990010	1997-04-08	1999-11-23	Expired	United States of America	Pre-conditioning polishing pads for chemical-mechanical polishing
08791244	6117736	1997-01-30	2000-09-12	Expired	United States of America	Method of fabricating insulated-gate field-effect transistors having different gate capacitances
09594478	6300663	2000-06-15	2001-10-09	Expired	United States of America	Insulated-gate field-effect transistors having different gate capacitances
08701476	5905381	1996-08-22	1999-05-18	Expired	United States of America	Functional OBIC analysis
09244327	6154039	1999-02-03	2000-11-28	Expired	United States of America	Functional OBIC analysis
09109331	6071818	1998-06-30	2000-06-06	Granted	United States of America	Endpoint detection method and apparatus which utilize an endpoint polishing layer of catalyst material
09534652	6258205	2000-03-24	2001-07-10	Granted	United States of America	Endpoint detection method and apparatus which utilize an endpoint polishing layer of catalyst material
08684033	6778617	01-20-9001	1008-03-17	Conico	Ilnited States of America	Method for forming minimum area structures for sub-micron CMOS ESD protection in integrated circuit structures without extra implant and mask stens and articles formed thereby
7701000	21,20012	CT_ (O_OCCT	11-00-000	ראסווכמ		
08748372	5843813	1996-11-13	1998-12-01	Expired	United States of America	I/O driver design for simultaneous switching noise minimization and ESU performance enhancement
0893880	5970321	1997-09-75	1999-10-19	Expired	United States of America	Method of fabricating a microelectronic package having polymer ESD protection
				5		A A
08595021	5869869	1996-01-31	1999-02-09	Expired	United States of America	Microelectronic device with thin film electrostatic discharge protection structure
08723140	5955762	1996-10-01	1999-09-21	Expired	United States of America	Microelectronic package with polymer ESD protection
09188929		1998-11-09		Abandoned	United States of America	Formation Of Gradient Doped Profile Region Between Channel Region And Heavily Doped Source/Drain Contact Region Of MOS Device In Integrated Circuit Structure Using A Re-Entrant Gate Electrode And A Higher Dose Drain Implantation
08690592	5877530	1996-07-31	1999-03-02	Expired	United States of America	Formation of gradient doped profile region between channel region and heavily doped source/drain contact region of MOS device in integrated circuit structure using a re-entrant gate electrode and a higher dose drain implantation
08552461	5670425	1995-11-09	1997-09-23	Expired	United States of America	Process for making integrated circuit structure comprising local area interconnects formed over semiconductor substrate by selective deposition on seed layer in patterned trench
08873809	5895261	1997-06-12	1999-04-20	Expired	United States of America	Process for making integrated circuit structure comprising local area interconnects formed over semiconductor substrate by selective deposition on seed layer in patterned trench

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08718852	5827777	1996-09-24	1998-10-27	Expired	United States of America	Method of making a barrier metal technology for tungsten plug interconnection
08378027	5600182	1995-01-24	1997-02-04	Expired	United States of America	Barrier metal technology for tungsten plug interconnection
08902507		1997-07-29		Abandoned	United States of America	Use Of Reticle Stitching To Provide Design Flexibility
08357728	5652163	1994-12-13	1997-07-29	Expired	United States of America	Use of reticle stitching to provide design flexibility
08233607	5593918	1994-04-22	1997-01-14	Expired	United States of America	Techniques for forming superconductive lines
08454542	5644143	1995-05-30	1997-07-01	Expired	United States of America	Method for protecting a semiconductor device with a superconductive line
11286558	7847285	2005-11-23	2010-12-07	Granted	United States of America	CONFIGURABLE POWER SEGMENTATION USING A NANOTUBE STRUCTURE
12912791	8017512	2010-10-27	2011-09-13	Granted	United States of America	EFFICIENT POWER MANAGEMENT METHOD IN INTEGRATED CIRCUIT THROUGH A NANOTUBE STRUCTURE
10418375	6982229	2003-04-18	2006-01-03	Lapsed	United States of America	lon recoil implantation and enhanced carrier mobility in CMOS device
11098290	7129516	2005-04-04	2006-10-31	Lapsed	United States of America	lon recoil implantation and enhanced carrier mobility in CMOS device
11063384	7201633	2005-02-22	2007-04-10	Granted	United States of America	Systems and methods for wafer polishing
11158450		2005-06-21		Abandoned	United States of America	Systems and Methods For Wafer Polishing
11381409		2006-05-03		Abandoned	United States of America	Adjustable Transmission Phase Shift Mask
10972898	7067223	2004-10-25	2006-06-27	Lapsed	United States of America	Adjustable transmission phase shift mask
10039508	6841308	2001-11-09	2005-01-11	Lapsed	United States of America	Adjustable transmission phase shift mask
11016468	6998716	2004-12-16	2006-02-14	Granted	United States of America	Diamond metal-filled patterns achieving low parasitic coupling capacitance
10327283	76123	2002_12_10	2005_03_15	70	United States of America	Diamond metal-filled patterns achieving low parasitic coupling
60578890	(NT (000)	2004-06-10	55 557	ped	United States of America	Vortex Phase Shift Mask Applied to Optical Direct Write
13722648	9188848	2012-12-20	2015-11-17	Lapsed	United States of America	Maskless Vortex Phase Shift Optical Direct Write Lithography
13253554	8377633	2011-10-05	2013-02-19	Lapsed	United States of America	Maskless Vortex Phase Shift Optical Direct Write Lithography
11011896	8057963	2004-12-14	2011-11-15	Lapsed	United States of America	Maskless Vortex Phase Shift Optical Direct Write Lithography
11000772	7095483	2004-12-01	2006-08-22	Lapsed	United States of America	Process independent alignment marks
09887131	6856029	2001-06-22	2005-02-15	Granted	United States of America	Process independent alignment marks
10750348	6969683	2003-12-31	2005-11-29	Granted	United States of America	Method of preventing resist poisoning in dual damascene structures
10025304	6713386	2001-12-19	2004-03-30	Granted	United States of America	Method of preventing resist poisoning in dual damascene structures
10195775	6673200	2002-07-12	2004-01-06	Granted	United States of America	Method of reducing process plasma damage using optical spectroscopy
60384499		1900-01-01		Abandoned	United States of America	Impact of F Species on Plasma Charge Damage in a RF Aher

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10680503	6972840	2003-10-06	2005-12-06	Lapsed	United States of America	Method of reducing process plasma damage using optical spectroscopy
10762788	7151059	2004-01-22	2006-12-19	Granted	United States of America	MOS Transistor And Method Of Manufacture
09597012	6740912	2000-06-20	2004-05-25	Granted	United States of America	Semiconductor Device Free Of LDD Regions
10291356		2002-11-08		Abandoned	United States of America	High-K Dielectric Gate Material Uniquely Formed
10643687	6919263	2003-08-19	2005-07-19	Lapsed	United States of America	High-K dielectric gate material uniquely formed
09408299	6323044	1999-09-29	2001-11-27	Granted	United States of America	Integrated Circuit Capacitor And Associated Fabrication Methods
09951178	6525358	2001-09-13	2003-02-25	Granted	United States of America	Capacitor Having The Lower Electrode For Preventing Undesired Defects At The Surface Of The Metal Plug
						Method for composing a dielectric layer within an interconnect structure
10459072	6806162	2003-06-11	2004-10-19	Lapsed	United States of America	of a multilayer semiconductor device
						Method for composing a dielectric layer within an interconnect structure
09164069	6614097	1998-09-30	2003-09-02	Lapsed	United States of America	ot a multilayer semiconductor device
12256677		2008-10-23		Abandoned	United States of America	Method To Reduce Boron Penetration In SiGe Bipolar Device
11694021	7456061	2007-03-30	2008-11-25	Granted	United States of America	Method To Reduce Boron Penetration In SiGe Bipolar Device
09886780	6649422	2001-06-21	2003-11-18	Granted	United States of America	Integrated Circuit Having A Micromagnetic Device And Method Of Manufacture Therefor
						An Integrated Circuit Having A Micromagnetic Device And Method Of
09338143	6255714	1999-06-22	2001-07-03	Granted	United States of America	Manufacture Therefor
10234354	7126198	2002-09-03	2006-10-24	Lapsed	United States of America	Protruding Spacers For Self-Aligned Contacts
11542864	7332775	2006-10-04	2008-02-19	Granted	United States of America	Protruding Spacers For Self-Aligned Contacts
						Method Of Making An Article Comprising An Oxide Layer On A GaAs-
09156719	6495407	1998-09-18	2002-12-17	Granted	United States of America	Based Semiconductor Body
09093557	5967883	1998-06-08	1999-10-05	Evpired	United States of America	Article Comprising An Oxide Layer On A GaAs-Based Semiconductor Body, And Method Of Making The Article
1000000	2302003	00-00-0661	CO-OT-CCCT	באאוופמ		
11811519	7384801	2007-06-11	2008-06-10	Granted	United States of America	Integrated circuit with inductor having horizontal magnetic flux lines
10614307	7253497	2003-07-02	2007-08-07	Granted	United States of America	Integrated circuit with inductor having horizontal magnetic flux lines
09085913	5949112	1998-05-28	1999-09-07	Granted	United States of America	Integrated Circuits with Tub-Ties
90333306	6054342	1999-06-23	2000-04-25	Granted	United States of America	Method Of Making Integrated Circuits With Tub-Ties
00567725	577339	1005 11 21	1000 06 20	7	United States of America	Bipolar Transistor With MOS-Controlled Protection For Reverse-Biased
00302233	00000110	17-11-0661	00-00-0661	Lypiied		בווינין ממני מווינין
09050711	5949128	1998-03-30	1999-09-07	Expired	United States of America	Bipolar Transistor With MOS\(miControlled Protection For Reverse\(miBiased Emitter\(miBase Junction
08347527	6445043	1994-11-30	2002-09-03	Granted	United States of America	Process for Forming Isolation Regions in An Integrated Circuit and Structure Formed Thereby
08620964	5763314	1996-03-22	1998-06-09	Expired	United States of America	Process For Forming Isolation Regions In An Integrated Circuit

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08777008	5830619	1997-01-07	1998-11-03	Expired	United States of America	Resist Materials
08079310	6159665	1993-06-17	2000-12-12	Granted	United States of America	Processes Using Photosensitive Materials Including A Nitro Benzyl Ester Photoacid Generator
10442533	6864152	2003-05-20	2005-03-08	Granted	United States of America	Fabrication of trenches with multiple depths on the same substrate
10931605	7189628	2004-08-31	2007-03-13	Granted	United States of America	Fabrication of trenches with multiple depths on the same substrate
09943403	6521520	2001-08-30	2003-02-18	Granted	United States of America	Semiconductor wafer arrangement and method of processing a semiconductor wafer
10321250	6707114	2002-12-16	2004-03-16	Granted	United States of America	Semiconductor wafer arrangement of a semiconductor wafer
09162407	6211555	1998-09-29	2001-04-03	Granted	United States of America	Semiconductor device with a pair of transistors having dual work function gate electrodes
09591108	6514824	2000-09-09	2003-02-04	Granted	United States of America	Semiconductor device with a pair of transistors having dual work function gate electrodes
09654689	6613651	2000-09-05	2003-09-02	Lapsed	United States of America	Integrated circuit isolation system
10383031	6831348	2003-03-06	2004-12-14	Lapsed	United States of America	Integrated circuit isolation system
10942444	7381502	2004-09-16	2008-06-03	Lapsed	United States of America	Apparatus and method to improve the resolution of photolithography systems by improving the temperature stability of the reticle
10265856	0.866970	2002-10-07	2005-03-15	Lapsed	United States of America	Apparatus and method to improve the resolution of photolithography systems by improving the temperature stability of the reticle
10702165	6830943	2003-11-04	2004-12-14	Lapsed	United States of America	Thin film CMOS calibration standard having protective cover layer
10194578	6674092	2002-07-12	2004-01-06	Lapsed	United States of America	Thin film CMOS calibration standard having protective cover layer
10164909	6555475	2002-06-07	2003-04-29	Granted	United States of America	Arrangement and method for polishing a surface of a semiconductor wafer
09750639	6439981	2000-12-28	2002-08-27	Granted	United States of America	Arrangement and method for polishing a surface of a semiconductor wafer
10607353	6831022	2003-06-26	2004-12-14	Lapsed	United States of America	Method and apparatus for removing water vapor as a byproduct of chemical reaction in a wafer processing chamber
10140536	6630411	2002-05-07	2003-10-07	Granted	United States of America	Method and apparatus for removing water vapor as a byproduct of chemical reaction in a wafer processing chamber
09960765	6504219	2001-09-21	2003-01-07	Granted	United States of America	Indium field implant for punchthrough protection in semiconductor devices
09469579	6342429	1999-12-22	2002-01-29	Granted	United States of America	Method of fabricating an indium field implant for punchthrough protection in semiconductor devices
10819253	7242056	2004-04-05	2007-07-10	Granted	United States of America	Structure And Fabrication Method For Capacitors Integratible With Vertical Replacement Gate Transistors
11809686	7633118	2007-05-31	2009-12-15	Lapsed	United States of America	Structure And Fabrication Method For Capacitors Integratible With Vertical Replacement Gate Transistors

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
12319603	7700432	2009-01-09	2010-04-20	Lapsed	United States of America	Method of Fabricating a Vertical Transistor and Capacitor
11809873	7491610	2007-06-01	2009-02-17	Granted	United States of America	Fabrication Method
09956381		2001-09-18		Abandoned	United States of America	An Integratible Vertical Replacement Gate (VRG)-type Poly-Nitride-Poly (PNP) Or Metal-Nitride-poly (MNP) Capacitor
44444	7071,000	.0000	60 170	1	Initod States of Amorica	Structure And Fabrication Method For Capacitors Integratible With
09723557	6455418	2009-11-02	2002-09-24	Granted	United States of America	Barrier For Copper Metallization
09218649	6288449	1998-12-22	2001-09-11	Granted	United States of America	Barrier For Copper Metallization
09244857	6068130	1999-02-05	2000-05-30	Granted	United States of America	Device And Method For Protecting Electronic Component
09580522	6554137	2000-05-30	2003-04-29	Granted	United States of America	Device And Method For Protecting Electronic Component
10649140	6821851	2003-08-27	2004-11-23	Granted	United States of America	Method Of Making Ultra Thin Body Vertical Replacement Gate Mosfet
10164202	6635924	2002-06-06	2003-10-21	Granted	United States of America	Ultra Thin Body Vertical Replacement Gate Mosfet
10028594	6624498	2001-12-20	2003-09-23	Granted	United States of America	Micromagnetic Device Having Alloy Of Combalt, Phosphorus and Iron
09552627	6495019	2000-04-19	2002-12-17	Granted	United States of America	Device Comprising Micromagnetic Components For Power Applications And Process For Forming Device
09934283	6926841	2001-08-21	2005-08-09	Lapsed	United States of America	Stepped Etalon
09312386	6500521	1999-05-14	2002-12-31	Granted	United States of America	Stepped Etalon
10306565		2002-11-27		Abandoned	United States of America	A Process For Fabricating A Semiconductor Device Having A GATE Dielectric Layer With A High Dielectric Constant
10876183	7223677	2004-06-24	2007-05-29	Granted	United States of America	Process For Fabricating A Semiconductor Device Having An Insulating Layer Formed Over A Semiconductor Substrate
10814682		2004-03-31		Abandoned	United States of America	Semiconductor Device Having A Doped Lattice Matching Layer And A Method Of Manufacture Therefor
10003873	6737339	2001-10-24	2004-05-18	Granted	United States of America	Semiconductor Device Having A Doped Lattice Matching Layer And A Method Of Manufacture Therefor
10814680	6855991	2004-03-31	2005-02-15	Granted	United States of America	Semiconductor Device Having A Doped Lattice Matching Layer And A Method Of Manufacture Therefor
09605931		2000-06-28		Abandoned	United States of America	A Novel Gate Dielectric Structure For Reducing Boron Penetration And Current Leakage
108/7789	01/110	2004-05-18	2006-07-25	, 0	United States of America	Gate Dielectric Structure For Reducing Boron Penetration And Current
09146418	6246095	1998-09-03	2001-06-12	Expired	United States of America	System And Method For Forming A Thin Gate Oxide Layer
08814670	5940736	1997-03-11	1999-08-17	Expired	United States of America	Method For Forming A High Quality Ultrathin Gate Oxide Layer
09086252	6060406	1998-05-28	2000-02-09	Granted	United States of America	MOS Transistors With Improved Gate Dielectrics
09519909	6590241	2000-03-02	2003-07-08	Lapsed	United States of America	MOS Transistors With Improved Gate Dielectrics
11821396	7800226	2007-06-22	2010-09-21	Lapsed	United States of America	Integrated Circuit With Metal Silicide Regions

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10245447	7250356	2002-09-17	2007-07-31	Granted	United States of America	Method For Forming Metal Silicide Regions In An Integrated Circuit
11827807	7632690	2007-07-13	2009-12-15	Lapsed	United States of America	Real-Time Gate Etch Critical Dimension Control By Oxygen Monitoring
10675572	7261745	2003-09-30	2007-08-28	Granted	United States of America	Real-Time Gate Etch Critical Dimension Control By Oxygen Monitoring
10978716	7642188	2004-11-01	2010-01-05	Lapsed	United States of America	Mixed Signal Integrated Circuit With Improved Isolation
09911035	6909150	2001-07-23	2005-06-21	Granted	United States of America	Mixed Signal Integrated Circuit With Improved Isolation
08150261	5467883	1993-11-27	1995-11-21	Expired	United States of America	Active Neural Network Control Of Wafer Attributes In A Plasma Etch Process
08468167	5737496	1995-06-06	1998-04-07	Expired	United States of America	Active Neural Network Control Of Wafer Attributes In A Plasma Etch Process
						Active Neural Network Determination Of Endpoint In A Plasma Etch
08446122	5653894	1995-05-19	1997-08-05	Expired	United States of America	Process Current Drive of TETs in High\(mishapped CDAMs)
7470400	0034722	1337-04-20	67-40-0007	באאוובמ	מווכם סומוכם	Complementary Designs Heiner This Eller Transisters With Impressed
08572196	5625200	1995-12-14	1997-04-29	Expired	United States of America	Current Drive
11385156	7282461	2006-03-21	2007-10-16	Granted	United States of America	Phase-Shifting Mask And Semiconductor Device
10655050	7053405	2003-09-04	2006-05-30	Lapsed	United States of America	Phase-Shifting Mask And Semiconductor Device
09488662	6638663	2000-01-20	2003-10-28	Granted	United States of America	Phase-Shifting Mask And Semiconductor Device
09335707	6197641	1999-06-18	2001-03-06	Granted	United States of America	Process For Fabricating Vertical Transistors
09143274	6027975	1998-08-28	2000-02-22	Granted	United States of America	Process For Fabricating Vertical Transistors
10226930	6869815	2002-08-22	2005-03-22	Granted	United States of America	Electro-Mechanical Device Having A Charge Dissipation Layer And Method Of Manufacture Therefor
10067900	2015056	2004-10-18	2006-03-21	7000	United States of America	Electro-Mechanical Device Having A Charge Dissipation Layer And A Mathod Of Manufacture Therefor
08753859	5976623	1996-12-03	1999-11-02	Expired	United States of America	Process For Making Composite Films
09197833	6110543	1998-11-23	2000-08-29	Expired	United States of America	Process For Making Compound Films
09568265	6380083	2000-05-10	2002-04-30	Granted	United States of America	Process For Semiconductor Device Fabrication Having Copper Interconnects
09143037	6297154	1998-08-28	2001-10-02	Granted	United States of America	Process For Semiconductor Device Fabrication Having Copper Interconnects
09083168	5998099	1998-05-22	1999-12-07	Expired	United States of America	Energy-Sensitive Resist Material And A Process For Device Fabrication UsingAn Energy-Sensitive Resist Material
08813732	5879857	1997-03-07	1999-03-09	Expired	United States of America	Energy-Sensitive Resist Material And A Process For Device Fabrication Using An Energy-Sensitive Resist Material
08803703	5843624	1997-02-21	1998-12-01	Expired	United States of America	Energy-Sensitive Resist Material And A Process For Device Fabrication Using An Energy-Sensitive Resist Material

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09045062	6103615	1998-03-19	2000-08-15	Granted	United States of America	Corrosion sensitivity structures for vias and contact holes in integrated circuits
09464225	6278129	1999-12-15	2001-08-21	Granted	United States of America	Corrosion sensitivity structures for vias and contact holes in integrated circuits
09370501	6525377	1999-08-09	2003-02-25	Granted	United States of America	Low threshold voltage MOS transistor and method of manufacture
09107767	5985705	1998-06-30	1999-11-16	Granted	United States of America	Low threshold voltage MOS transistor and method of manufacture
09027307	6004880	1998-02-20	1999-12-21	Granted	United States of America	Method of single step damascene process for deposition and global planarization
09365440	6090239	1999-08-02	2000-07-18	Granted	United States of America	Method of single step damascene process for deposition and global planarization
09052851	6057571	1998-03-31	2000-02-03	Granted	United States of America	High aspect ratio, metal-to-metal, linear capacitor for an integrated circuit
09221023	6251740	1998-12-23	2001-06-26	Granted	United States of America	Method of forming and electrically connecting a vertical interdigitated metal-insulator-metal capacitor extending between interconnect layers in an integrated circuit
09219655	6417535	1998-12-23	2002-07-09	Granted	United States of America	Vertical interdigitated metal-insulator-metal capacitor for an integrated circuit
09052793	6358837	1998-03-31	2002-03-19	Granted	United States of America	Method of electrically connecting and isolating components with vertical elements extending between interconnect layers in an integrated circuit
09525489	6441419	2000-03-15	2002-08-27	Granted	United States of America	Encapsulated-metal vertical-interdigitated capacitor and damascene method of manufacturing same
09517150	6479857	2000-03-02	2002-11-12	Lapsed	United States of America	Capacitor having a tantalum lower electrode and method of forming the same
10228859	6861310	2002-08-27	2005-03-01	Lapsed	United States of America	Capacitor having a tantalum lower electrode and method of forming the same
09952343	6620729	2001-09-14	2003-09-16	Lapsed	United States of America	Ion beam dual damascene process
10400281		2003-03-27		Abandoned	United States of America	Ion Beam Double Damascene Process
09211024	6168502	1998-12-14	2001-01-02	Expired	United States of America	Subsonic to supersonic and ultrasonic conditioning of a polishing pad in a chemical mechanical polishing apparatus
08696445	2868608	1996-08-13	1999-02-09	Expired	United States of America	Subsonic to supersonic and ultrasonic conditioning of a polishing pad in a chemical mechanical polishing apparatus
05226009		1998-08-24		Expired	United States of America	Off-Axis Pupil Aperture And Method For Making The Same
09358606	6426131	1999-07-21	2002-07-30	Granted	United States of America	Off-axis pupil aperture and method for making the same
09844531	6296229	2001-04-27	2003-07-22	Granted	United States of America	Method of forming analog capacitor dual damascene process
10959868	7176082	2004-10-06	2007-02-13	Granted	United States of America	Analog capacitor in dual damascene process
10409499	6822282	2003-04-08	2004-11-23	Granted	United States of America	Analog capacitor in dual damascene process
085/8/4I		1395-12-26		Abandoned	United States of America	megrated Circuit with On-Chip Ground Plane

08867286 08277344				2222		
	5892272	1997-06-02	1999-04-06	Expired	United States of America	Integrated circuit with on-chip ground base
	5482897	1994-07-19	1996-01-09	Expired	United States of America	Integrated circuit with on-chip ground plane
08943371	5898228	1997-10-03	1999-04-27	Expired	United States of America	On-chip misalignment indication
09150076	5221681	1998-09-09	2001-04-24	Expired	United States of America	On-chip misalignment indication
08811818	5789028	1997-03-04	1998-08-04	Expired	United States of America	Method for eliminating peeling at end of semiconductor substrate in metal organic chemical vapor deposition of titanium nitride
09084027		1998-05-22		Abandoned	United States of America	Method And Apparatus For Eliminating Peeling At End Edge Of Semiconductor Substrate In Metal Organic Chemical Vapor Deposition Of Titanium Nitrite
09158408		1998-09-22				Deep Sub-Micron CMOS Device Exhibiting Artificially-Induced Reverse Short-Channel Effects
08761761	5874329	1996-12-05	1999-02-23	Expired	United States of America	Method for artificially-inducing reverse short-channel effects in deep submicron CMOS devices
	6030460		2000-02-29	Expired		Method and apparatus for forming dielectric films
08653264	5710079	1996-05-24	1998-01-20	Expired	United States of America	Method and apparatus for forming dielectric films
10944995		2004-09-20		Abandoned	United States of America	Psuedo Low Volume Reticle (PLVR) Design for ASIC Manufacturing
12204290	7763414	2008-09-04	2010-07-27	Lapsed	United States of America	Psuedo Low Volume Reticle (PLVR) Design for ASIC Manufacturing
12191171	7646077	2008-08-13	2010-01-12	Granted	United States of America	Dielectric Barrier Films For Use As Copper Barrier Layers In Semiconductor Trench And Via Structures
10321938	6939800	2002-12-16	2005-09-06	Lapsed	United States of America	Dielectric barrier films for use as copper barrier layers in semiconductor trench and via structures
11131003	7427563	2005-05-16	2008-09-23	Granted	United States of America	Dielectric barrier films for use as copper barrier layers in semiconductor trench and via structures
10991107	7396760	2004-11-17	2008-07-08	Granted	United States of America	Method and system for reducing inter-layer capacitance in integrated circuits
12156281	8015540	2008-05-30	2011-09-06	Granted	United States of America	Method and System for Reducing Inter-Layer Capacitance in Integrated Circuits
10697506	7323228	2003-10-29	2008-01-29	Granted	United States of America	Method of vaporizing and ionizing metals for use in semiconductor processing
11939482	7670645	2007-11-13	2010-03-02	Lapsed	United States of America	Method of Treating Metal and Metal Salts to Enable Thin Layer Deposition in Semiconductor Processing
08502566	5543643	1995-07-13	1996-08-06	Expired	United States of America	Combined JFET and MOS transistor device, circuit
08612337	5631176	1996-03-06	1997-05-20	Expired	United States of America	Method of making combined JFET & MOS transistor device
11286546	7494842	2005-11-23	2009-02-24	Granted	United States of America	PROGRAMMABLE NANOTUBE INTERCONNECT
12354768	8415714	2009-01-15	2013-04-09	Granted	United States of America	PROGRAMMABLE NANOTUBE INTERCONNECT
11389643	7312127	2006-03-23	2007-12-25	Granted	United States of America	Incorporating dopants to enhance the dielectric properties of metal silicates

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10738761	7064062	2003-12-16	2006-06-20	Lapsed	United States of America	Incorporating dopants to enhance the dielectric properties of metal silicates
11768725	7492049	2007-06-26	2009-02-17	Lapsed	United States of America	Multi-layer Registration and Dimensional Test Mark for Scatterometrical Measurement
11046150	7258953	2005-01-28	2007-08-21	Lapsed	United States of America	Multi-layer registration and dimensional test mark for scatterometrical measurement
10035704	77172	2001-10-18	2004-04-27	Granted	United States of America	Multi-step process for forming a barrier film for use in copper layer formation
. 11733673	7413984	2007-04-10	2008-08-19	Granted	United States of America	Multi-step process for forming a barrier film for use in copper layer formation
10772133	7229923	2004-02-03	2007-06-12	Granted	United States of America	Multi-step process for forming a barrier film for use in copper layer formation
08604867	5688709	1996-02-14	1997-11-18	Expired	United States of America	Method for forming composite trench-fin capacitors for DRAMS
08879341	6081008	1997-06-20	2000-06-27	Expired	United States of America	Composite trench-fin capacitors for DRAM
08438614		1995-05-10		Abandoned	Abandoned United States of America	Microelectronic Integrated Circuit Including Triangular Semiconductor "Nand" Gate Device
08561107	2650653	1995-11-21	1997-07-22	Expired	United States of America	Microelectronic integrated circuit including triangular CMOS nand gate device
08704472	5763302	1996-08-20	1998-06-09	Expired	United States of America	Self-aligned twin well process
08768845	5770492	1996-12-18	1998-06-23	Expired	United States of America	Self-aligned twin well process
08488075	5583062	1995-06-07	1996-12-10	Expired	United States of America	Self-aligned twin well process having a SiO2-polysilicon-SiO2 barrier mask
08521795	5585286	1995-08-31	1996-12-17	Expired	United States of America	Implantation of a semiconductor substrate with controlled amount of noble gas ions to reduce channeling and/or diffusion of a boron dopant subsequently implanted into the substrate to form P-LDD region of a PMOS device
82022980	5717238	1996-07-09	1998-02-10	Expired	United States of America	Substrate with controlled amount of noble gas ions to reduce channeling and/or diffusion of a boron dopant forming P-LDD region of a PMOS device
08374195	5598021	1995-01-18	1997-01-28	Expired	United States of America	MOS structure with hot carrier reduction
08695569	5663083	1996-08-12	1997-09-02	Expired	United States of America	Process for making improved MOS structure with hot carrier reduction
98939350	5858864	1997-09-29	1999-01-12	Expired	United States of America	Process for making group IV semiconductor substrate treated with one or more group IV elements to form barrier region capable of inhibiting migration of dopant materials in substrate

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08306179		1994-09-13		Abandoned	United States of America	Group Iv Semiconductor Substrate Treated With One Or More Group Iv Elements To Form Barrier Region Capable Of Inhibiting Migration Of Dopant Materials In Substrate And Process For Making Same
08434673	5654210	1995-05-04	1997-08-05	Expired	United States of America	Process for making group IV semiconductor substrate treated with one or more group IV elements to form one or more barrier regions capable of inhibiting migration of dopant materials in substrate
10791337		2004-03-01		Abandoned	Abandoned United States of America	Spacer-Less Transistor Integration Scheme For High-K Gate Dielectrics And Small Gate-To-Gate Spaces Applicable To SI, SiGe And Strained Silicon Schemes
11960554	7955919	2007-12-19	2011-06-07	Granted	United States of America	Spacer-Less Transistor Integration Scheme For High-K Gate Dielectrics And Small Gate-To-Gate Spaces Applicable To Si, SiGe And Strained Silicon Schemes
07754201		1991-08-19		Abandoned	United States of America	Bicmos Compacted Logic Array
	6081004	1995-03-27	2000-06-27	Expired	United States of America	BiCMOS compacted logic array
07523445		1990-05-14		Abandoned	United States of America	Bicmos Compacted Logic Array
08014084		1993-02-04		Abandoned	United States of America	Bicmos Compacted Logic Array
12574426	8021955	2009-10-06	2011-09-20	Granted	United States of America	Method Characterizing Materials For A Trench Isolation Structure Having Low Trench Parasitic Capacitance
11262173	7619294	2005-10-28	2009-11-17	Lapsed	United States of America	Shallow Trench Isolation Structure With Low Trench Parasitic Capacitance
09991202	7001823	2001-11-14	2006-02-21	Lapsed	United States of America	Method of manufacturing a shallow trench isolation structure with low trench parasitic capacitance
60314148		1900-01-01		Abandoned	Abandoned United States of America	Process Enhancement to Prevent LI or Borderless Contact To Well Leakage
10360746	6893937	2003-02-05	2005-05-17	Granted	United States of America	Method for preventing borderless contact to well leakage
11104050	7098515	2005-04-11	2006-08-29	Lapsed	United States of America	Semiconductor chip with borderless contact that avoids well leakage
	6551901	2001-11-30	2003-04-22	Granted	United States of America	Method for preventing borderless contact to well leakage
11090107	7312532	2005-03-24	2007-12-25	Granted	United States of America	Dual damascene interconnect structure with improved electro migration lifetimes
10328333	7033929	2002-12-23	2006-04-25	Lapsed	United States of America	Dual damascene interconnect structure with improved electro migration lifetimes
07982093		1992-11-24		Abandoned	United States of America	Improved Metal Oxide Semiconductors Devices And Method For Making Same
08259575	6432759	1994-06-14	2002-08-13	Granted	United States of America	Method of forming source and drain regions for CMOS devices
11258253	7582938	2005-10-25	2009-09-01	Lapsed	United States of America	I/O and Power ESD Protection Circuits by Enhancing Substrate-Bias In Deep-Submicron CMOS Process

12506746 7						
	7948036	2009-07-21	2011-05-24	Granted	United States of America	I/O and Power ESD Protection Circuits by Enhancing Substrate-Bias In Deep-Submicron CMOS Process
	8269280	2011-05-18	2012-09-18	Granted	United States of America	J/O and Power ESD Protection Circuits by Enhancing Substrate-Bias In Deep-Submicron CMOS Process
10676602	6986269	2003-10-01	2005-12-27	Granted	United States of America	Substrate-biased I/O and power ESD protection circuits in deep-submicron twin-well process
	8134188	2007-08-14	2012-03-13	Granted	United States of America	Circuits And Methods For Improved FET Matching
13368985 8	8440512	2012-02-08	2013-05-14	Granted	United States of America	Circuits and Methods for Improved FET Matching
07591646 5	5123375	1990-10-02	1992-06-23	Expired	United States of America	Structure for filtering CVD chamber process gases
08979733 6	6113699	1997-11-26	2000-00-02	Expired	United States of America	Purging gas control structure for CVD chamber
08390329	5681613	1995-02-17	1997-10-28	Expired	United States of America	Filtering technique for CVD chamber process gases
07591587		1990-10-02		Abandoned	United States of America	Method For Performing In-Situ Etch Of A Cvd Chamber
07794780	5203956	1991-11-18	1993-04-20	Expired	United States of America	Method for performing in-situ etch of a CVD chamber
07591655		1990-10-05		Abandoned	United States of America	Apparatus For Performing In-Situ Etch Of Of A Cvd Chamber
07809104	5211796	1991-12-12	1993-05-18	Expired	United States of America	Apparatus for performing in-situ etch of CVD chamber
08979734		1997-11-26		Abandoned	United States of America	In-Situ Etch Of Cvd Chamber
07739773	5391394	1991-07-29	1995-02-21	Expired	United States of America	Tungsten deposition process for low contact resistivity to silicon
08851846	5853804	1997-05-06	1998-12-29	Expired	United States of America	Gas control technique for limiting surging of gas into a CVD chamber
07461959		1990-01-08		Abandoned	United States of America	Tungsten Deposition Process For Low Contact Resistivity To Silicon
07592014 5	5180432	1990-10-02	1993-01-19	Expired	United States of America	Apparatus for conducting a refractory metal deposition process
	7560292	2007-11-08	2009-07-14	Lapsed	United States of America	Voltage Contrast Monitor for Integrated Circuit Defects
10652369	6936920	5003-08-29	2005-08-30	Lapsed	United States of America	Voltage contrast monitor for integrated circuit defects
11131705 7	7323768	2005-05-18	2008-01-29	Lapsed	United States of America	Voltage contrast monitor for integrated circuit defects
12890336 8	8527912	2010-09-24	2013-09-03	Lapsed	United States of America	Digitally Obtaining Contours of Fabricated Polygons
11182615 7	7827509	2005-07-15	2010-11-02	Granted	United States of America	Digitally Obtaining Contours of Fabricated Polygons
12652560	8106480	2010-01-02	2012-01-31	Granted	United States of America	Bipolar Device Having Improved Capacitance
11531477 7	7666750	2006-09-13	2010-02-23	Lapsed	United States of America	Bipolar Device Having Improved Capacitance
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, r , 0 000 c	20.00.000	7	Initod States of America	Method and Apparatus For Redirecting Void Diffusion Away From Vias In
12010049	/362300	7008-01-7 <del>4</del>	T0-60-6007	rabsen	Officed States of Afficiates	All litegrated Circuit Design
11323400	7361965	2005-12-29	2008-04-22	Granted	United States of America	Method and apparatus for redirecting void diffusion away from vias in an integrated circuit design
10383149 6	6872612	2003-03-06	2005-03-29	Lapsed	United States of America	Local interconnect for integrated circuit
11058498 7	7081379	2005-02-15	2006-07-25	Lapsed	United States of America	Local interconnect for integrated circuit
10801310	7395522	2004-03-16	2008-07-01	Granted	United States of America	Yield profile manipulator
	7930655	2008-05-08	2011-04-19	Granted	United States of America	Yield Profile Manipulator
	7541238	2006-05-01	2009-00-03	Granted	United States of America	Inductor Formed In An Integrated Circuit
10953475 7	7068139	2004-09-29	2006-06-27	Granted	United States of America	Inductor Formed In An Integrated Circuit

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
12340813	7678639	2008-12-22	2010-03-16	Granted	United States of America	Inductor Formed In An Integrated Circuit
11265062	7635888	2005-11-02	2009-12-22	Granted	United States of America	Interdigitated Capacitors
10886763	7022581	2004-07-08	2006-04-04	Granted	United States of America	Interdigitated Capacitors
12616050	8039923	2009-11-10	2011-10-18	Granted	United States of America	Interdigitated Capacitors
10454027	6880140	2003-06-04	2005-04-12	Lapsed	United States of America	Method to selectively identify reliability risk die based on characteristics of local regions on the wafer
11031564	7390680	2005-01-06	2008-06-24	Granted	United States of America	Method to selectively identify reliability risk die based on characteristics of local regions on the wafer
12728412	8227319	2010-03-22	2012-07-24	Granted	United States of America	A Bipolar Junction Treatment Having A High Germanium Concentration In A Silicon Germanium Layer and a Method for Forming the Bipolar Junction Transistor
10598213	7714361	2006-08-21	2010-05-11	Lapsed	United States of America	A Bipolar Junction Transistor Having A High Germanium Concentration In A Silicon-Germanium Layer And A Method For Forming The Bipolar Junction Transistor
13348415		2012-01-11		Abandoned	Abandoned United States of America	A Bipolar Junction Transistor Having A High Germanium Concentration In A Silicon-Germanium Layer and a Method for Forming the Bipolar Junction Transistor
10669398	6784044	2003-09-24	2004-08-31	Granted	United States of America	High Dopant Concentration Diffused Resistor And Method Of Manufacture Thereof
10256466	6690082	2002-09-27	2004-02-10	Granted	United States of America	A High Dopant Concentration Diffused Resistor And Method Of Manufacture Thereof
12208929	8/99///	2008-09-11	2010-08-17	Lapsed	United States of America	A Thermally Stable BiCMOS Fabrication Method And Bipolar Junction Transistors Formed According To The Method
11361430	7439119	2006-02-24	2008-10-21	Lapsed	United States of America	A Thermally Stable BiCMOS Fabrication Method And Bipolar Junction Transistors Formed According To The Method
12832110	8084313	2010-07-08	2011-12-27	Granted	United States of America	A Thermally Stable BiCMOS Fabrication Method And Bipolar Junction Transistor Formed According To The Method
10828993		2004-04-21		Abandoned	United States of America	Method For Making A Radio Frequency Component And Component Produced Thereby
09715651	6743731	2000-11-17	2004-06-01	Granted	United States of America	Method For Making A Radio Frequency Component And Component Produced Thereby
09528071	6530074	2000-03-17	2003-03-04	Granted	United States of America	Apparatus For Verification Of IC Mask Sets
10317147	7103869	2002-12-11	2006-09-05	Lapsed	United States of America	Method Of Verifying IC Mask Sets
10718536	7456064	2003-11-24	2008-11-25	Lapsed	United States of America	High K Dielectric Material And Method Of Making A High K Dielectric Material
10155173	6680130	2002-05-28	2004-01-20	Lapsed	United States of America	High K Dielectric Material And Method Of Making A High K Dielectric Material

12506090 798	7981305					
		2009-07-20	2011-07-19	Granted	United States of America	High Density Field Emission Elements And A Method For Forming Sald Emission Elements
	255.41.70	אר נט שטטר	14 50 0004		Inited States of America	High Density Field Emission Elements and a Method for Forming Said
	04170	2001-07-09		Abandoned	United States of America	Lateral High-Q Inductor For Semiconductor Devices
09416348 629	6292086	1999-10-12	2001-09-18	Granted	United States of America	Lateral High-Q Inductor For Semiconductor Devices
09894116 645	6458016	2001-06-28	2002-10-01	Granted	United States of America	Polishing Fluid, Polishing Method, Semiconductor Device And Semiconductor Device Fabrication Method
09483576 637	6375541	2000-01-14	2002-04-23	Granted	United States of America	Polishing Fluid, Polishing Method, Semiconductor Device and Semiconductor Device Fabrication Method
10637385 706	7067048	2003-08-08	2006-06-27	Lapsed	United States of America	Method to improve the control of electro-polishing by use of a plating electrode an electrolyte bath
11409377		2006-04-21		Abandoned	United States of America	Method To Improve The Control Of Electro-Polishing By Use Of A Plating Electrode In An Electrolyte Bath
10152879		2002-05-21		Abandoned	United States of America	Microsrtructure Control Of Copper Interconnects
09419986 644	6440849	1999-10-18	2002-08-27	Granted	United States of America	Microsrtructure Control Of Copper Interconnects
	5936831		1999-08-10	Expired	United States of America	Thin Film Tantalum Oxide Capacitors And Resulting Product
08918174 607	75691		2000-06-13	Expired		THIN FILM CAPACITORS AND PROCESS FOR MAKING THEM
08678971 582	5821148	1996-07-12	1998-10-13	Expired	United States of America	Method of Fabricating a Segmented Emitter Low Noise Transistor
08484675 572	5723897	1995-06-07	1998-03-03	Expired	United States of America	Segmented Emitter Low Noise Transistor
09653616 669	6690037	2000-08-31	2004-02-10	Granted	United States of America	Field Plated Schottky Diode
10696136 679	6790753	2003-10-29	2004-09-14	Granted	United States of America	Field Plated Schottky Diode And Method Of Fabrication Thereof
09878657 648	6482694	2001-06-11	2002-11-19	Granted	United States of America	Semiconductor Device Structure Including A Tantalum Pentoxide Layer Sandwiched Between Silicon Nitride Layers
263	208005	36 60 0001	36 00 1006	Potacio	Inited States of America	Semiconductor Device Structure Including A Tantalum Pentoxide Layer
	7670203					Process For Making An On-Chip Vacuum Tube Device
	7259510			_	United States of America	On-Chip Vacuum Tube Device And Process For Making Device
09643784 638	6383923	2000-08-22	2002-05-07	Granted	United States of America	Article Comprising Vertically Nano-InterConnected Circuit Devices And Method For Making The Same
09426457 634	6340822	1999-10-05	2002-01-22	Granted	United States of America	Article Comprising Vertically Nano-InterConnected Circuit Devices And Method For Making The Same
11748569 740	7407824	2007-05-15	2008-08-02	Granted	United States of America	Guard Ring For Improved Matching
10941665 725	7253012	2004-09-14	2007-08-07	Granted	United States of America	Guard Ring For Improved Matching
10916322 740	7405116	2004-08-11	2008-07-29	Granted	United States of America	Application of gate edge liner to maintain gate length CD in a replacement gate transistor flow
12140773 838	8384165	2008-06-17	2013-02-26	Granted	United States of America	Application of Gate Edge Liner To Maintain Gate Length CD In A Replacement Gate Transistor Flow

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09410686	6410435	1999-10-01	2002-06-25	Granted	United States of America	Process For Fabricating Copper Interconnect For ULSI Integrated Circuits
10120707		2002-04-11		Abandoned	United States of America	Process For Fabricating Copper Interconnect For ULSI Integrated Circuits
12356600	8022481	2009-01-21	2011-09-20	Granted	United States of America	Robust Shallow Trench Isolation Structures And A Method For Forming Shallow Trench Isolation Structures
11321206	7514336	2005-12-29	2009-04-07	Lapsed	United States of America	Robust Shallow Trench Isolation Structures And A Method For Forming Shallow Trench Isolation Structures
09280103	6252245	1999-03-29	2001-06-26	Granted	United States of America	Device Comprising N-Channel Semiconductor Material
09476511	6387727	2000-01-03	2002-05-14	Granted	United States of America	Device Comprising N-Channel Semiconductor Material
11927950	7579245	2007-10-30	2009-08-25	Lapsed	United States of America	Dual-Gate Metal-Oxide Semiconductor Device
10999705	7329922	2004-11-30	2008-02-12	Granted	United States of America	Dual\(miGate Metal\(miOxide Semiconductor Device
20000	9,100,009	01 30 1000	27 00 1000	3	I Initod States of Amorica	Plasma treatment of low dielectric constant dielectric material to form structures useful in formation of metal interconnects and/or filled vias for integrated circuit effecting
09884736	6930056	2001-0p-19	2005-08-16	Lapsed	Ullied States of Affletica	III regiated circuit structure
10422270	6790784	2003-04-24	2004-09-14	Lapsed	United States of America	Plasma treatment of low dielectric constant dielectric material to form structures useful in formation of metal interconnects and/or filled vias for intergrated circuit structure
11530550	7271485	2006-09-11	2007-09-18	Granted	United States of America	Systems And Methods For Distributing I\(sIO In A Semiconductor Device
11684674	7709861	2007-03-12	2010-05-04	Granted	United States of America	Systems And Methods For Supporting a Subset of Multiple Interface Types In A Semiconductor Device
09456224	6576529	1999-12-07	2003-06-10	Granted	United States of America	A Method Of Forming An Alignment Feature In Or On A Multi-Layered Semiconductor Structure
10704449	6977128	2003-11-07	2005-12-20	Lapsed	United States of America	Multi-Layered Semiconductor Structure
09867202	6706609	2001-05-29	2004-03-16	Granted	United States of America	Method Of Forming An Alignment Feature In Or On A Multi-Layered Semiconductor Structure
09804783	6586326	2001-03-13	2003-07-01	Lapsed	United States of America	Metal planarization system
10400278	6951808	2003-03-27	2005-10-04	Lapsed	United States of America	Metal planarization system
09617550	6569751	2000-07-17	2003-05-27	Granted	United States of America	Low via resistance system
10400252	6893962	2003-03-27	2005-05-17	Granted	United States of America	Low via resistance system
08718113	5804975	1996-09-18	1998-09-08	Expired	United States of America	Detecting Breakdown In Dielectric Layers
09002497	6043662	1998-01-02	2000-03-28	Expired	United States of America	Detecting Defects In Integrated Circuits
08702073	5969376	1996-08-23	1999-10-19	Expired	United States of America	An Organic Thin Film Transistor Having A Phthalocyanine Semiconductor Layer
09204002	6150191	1998-12-01	2000-11-21	Expired	United States of America	Method of Making an Organic Thin Film Transistor and Article Made by the Method
09135260	6015333	1998-08-17	2000-01-18	Expired	United States of America	Method Of Forming Planarized Layers In An Intergrated Circuit

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
17	5836805	1996-12-18	1998-11-17	Expired	United States of America	Method of Forming Planarized Layers In An Integrated Circuit
09083072	6024829	1998-05-21	2000-02-15	Granted	United States of America	Method Of Eliminating Agglomerate Particles In A Polishing Slurry
09427306	6355184	1999-10-26	2002-03-12	Granted	United States of America	A Method Of Eliminating Agglomerate Particles In A Polishing Slurry
09992135	6750145	2001-11-14	2004-06-15	Granted	United States of America	A Method Of Eliminating Agglomerate Particles In A Polishing Slurry
08344785	5576763	1994-11-22	1996-11-19	Expired	United States of America	Single-Polysilicon CMOS Active Pixel
08675026	5835141	1996-07-03	1998-11-10	Expired	United States of America	Single-Polysilicon CMOS Active Pixel Image Sensor
08872250	6118351	1997-06-10	2000-09-12	Expired	United States of America	A Micromagnetic Device For Power Processing Applications And Method Of Manufacture Therefor
09292860	6191495	1999-04-16	2001-02-20	Expired	United States of America	Micromagnetic Device Having An Anisotropic Ferromagnetic Core and Method of Manufacture Therefor
09511343	6440750	2000-02-23	2002-08-27	Expired	United States of America	Method Of Making Integrated Circuit Having A Micromagnetic Device
10387846	7021518	2003-03-13	2006-04-04	Lapsed	United States of America	Micromagnetic Device For Power Processing Applications And Method Of Manufacture Therefor
09978871	6696744	2001-10-15	2004-02-24	Expired	United States of America	Integrated Circuit Having A Micromagnetic Device And Method Of Manufacture Therefor
09109963	6163234	1998-07-02	2000-12-19	Expired	United States of America	A Micromagnetic Device For Data Transmission Applications And Method Of Manufacture Therefor
09490655	6160721	2000-01-24	2000-12-12	Expired	United States of America	A Micromagnetic Device For Power Processing Applications And Method Of Manufacture Therefor
10400279	6927494	2003-03-27	2005-08-09	Lapsed	United States of America	Local interconnect
09966464	6576544	2001-09-28	2003-06-10	Granted	United States of America	Local interconnect
08381375	5616368	1995-01-31	1997-04-01	Expired	United States of America	Field Emission Devices Employing Activated Diamond Particle Emitters And Methods For Making Same
08361616	2709577	1994-12-22	1998-01-20	Expired	United States of America	Method Of Making Field Emission Devices Employing Ultra-Fine Diamond Particle Emitters
09006347	5977697	1998-01-13	1999-11-02	Expired	United States of America	Field Emission Devices Employing Diamond Particle Emitters
10368760	6747358	2003-02-18	2004-06-08	Granted	United States of America	Self-aligned alloy capping layers for copper interconnect structures
10004461	292939	2001-11-01	2003-05-20	Granted	United States of America	Method for creating self-aligned alloy capping layers for copper interconnect structures
09533428	6312565	2000-03-23	2001-11-06	Granted	United States of America	Thin Film Deposition Of Mixed Metal Oxides
09917365	6540974	2001-07-27	2003-04-01	Granted	United States of America	Process For Making Mixed Metal Oxides
10038734	6762459	2001-12-31	2004-07-13	Granted	United States of America	Method For Fabricating MOS Device With Halo Implanted Region
	6362054	2000-03-13	2002-03-26	Granted	United States of America	Method For Fabricating MOS Device With Halo Implanted Region
	6977400	2003-02-18	2005-12-20	Lapsed	United States of America	Silicon germanium CMOS channel
09724444	6544854	2000-11-28	2003-04-08	Granted	United States of America	Silicon germanium CMOS channel

10641768 6						
	6987059	2003-08-14	2006-01-17	Granted	United States of America	Method and structure for creating ultra low resistance damascene copper wiring
						Method and structure for creating ultra low resistance damascene copper
	7196420	2005-10-26	2007-03-27	Granted	United States of America	wiring
10802522		2004-03-17		Abandoned	United States of America	Interconnect Integration
10448082 6	20822	2003-05-29	2004-08-17	Granted	United States of America	Interconnect integration
11314649		2005-12-21		Abandoned	United States of America	Variable Mask Field Exposure
12167381 7	7638245	2008-07-03	2009-12-29	Lapsed	United States of America	Variable Mask Field Exposure
10429376 7	7018753	2003-05-05	2006-03-28	Lapsed	United States of America	Variable mask field exposure
10951646		2004-09-28		Abandoned	United States of America	Plasma Removal Of High K Metal Oxide
10413051 7	7413996	2003-04-14	2008-08-19	Granted	United States of America	High k gate insulator removal
11337460 7	7220362	2006-01-23	2007-05-22	Granted	United States of America	Planarization with reduced dishing
10421068 7	7029591	2003-04-23	2006-04-18	Lapsed	United States of America	Planarization with reduced dishing
11695169		2007-04-02		Abandoned	United States of America	Planarization with Reduced Dishing
09894117 6	6439972	2001-06-28	2002-08-27	Granted	United States of America	Polishing Fluid, Polishing Method, Semiconductor Device And Semiconductor Device Fabrication Method
09483785	6378633	2000-01-14	2001-12-11	Granted	United States of America	Polishing Fluid, Polishing Method, Semiconductor Device And Semiconductor Device Fabrication Method
				3		and a first the second
10964032		2004-10-12		Abandoned	United States of America	Via and Metal Line Interface Capable of Reducing the Incidence of Electro- Migration Induced Voids
						Via and metal line interface capable of reducing the incidence of electro-
10400297	6875693	2003-03-26	2005-04-05	Granted	United States of America	migration induced voids
11189625		2005-07-25		Abandoned	United States of America	Memory Device Having an Electron Trapping Layer in a High-K Dielectric Gate Stack
						Method and apparatus for forming a memory structure having an
10123263 7	7132336	2002-04-15	2006-11-07	Granted	United States of America	electron affinity region
10698169	6989565	2003-10-31	2006-01-24	Papsed	United States of America	Memory device having an electron trapping layer in a high-K dielectric gate stack
09879642	6495312	2001-06-12	2002-12-17	Granted	United States of America	Method and apparatus for removing photoresist edge beads from thin film substrates
10263593 6	6614507	2002-10-03	2003-09-02	Granted	United States of America	Apparatus for removing photoresist edge beads from thin film substrates
		20 00 2000			Inital States of America	Method and Apparatus for Removing Photoresist Edge Beads From Thin
		70-70-7007		naı	Officed States of Afficiates	TILLI SUDSITIATES
	6787180	2002-07-17	2004-09-07		United States of America	Exhaust flow control system
	6579371	2000-09-20	2003-06-17	Granted	United States of America	Exhaust flow control system
10328614 6	6972217	2002-12-23	2005-12-06	Lapsed	United States of America	Low k polymer E-beam printable mechanical support

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
11225310	7358594	2005-09-12	2008-04-15	Granted	United States of America	Method of forming a low k polymer E-beam printable mechanical support
10243562	6885436	2002-09-13	2005-04-26	Lapsed	United States of America	Optical error minimization in a semiconductor manufacturing apparatus
11473627	7298458	2006-06-22	2007-11-20	Granted	United States of America	Optical error minimization in a semiconductor manufacturing apparatus
11075195	968802	2005-03-07	5006-08-29	Lapsed	United States of America	Optical error minimization in a semiconductor manufacturing apparatus
09074837	9590609	1998-05-08	2000-07-18	Granted	United States of America	Linear capacitor and process for making same
09550381	6545305	2000-04-14	2003-04-08	Granted	United States of America	Linear capacitor and process for making same
10623082	7160805	2003-07-17	2007-01-09	Granted	United States of America	Inter-layer interconnection structure for large electrical connections
10272767	6642597	2002-10-16	2003-11-04	Granted	United States of America	Inter-layer interconnection structure for large electrical connections
10197956	6807655	2002-07-16	2004-10-19	Lapsed	United States of America	Adaptive off tester screening method based on intrinsic die parametric measurements
60381746		2002-05-17		Expired	United States of America	Process and Apparatus for Wafer Edge Profile Control Using Gas Flow Control Ring
10821708		2004-04-09		Abandoned	United States of America	Process and Apparatus for Wafer Edge Profile Control Using Gas Flow Control Ring
10200469	6753255	2002-07-18	2004-06-22	Granted	United States of America	Process for wafer edge profile control using gas flow control ring
10160812	6613637	2002-05-31	2003-09-02	Granted	United States of America	Composite spacer scheme with low overlapped parasitic capacitance
10458141	6737342	2003-06-09	2004-05-18	Granted	United States of America	Composite spacer scheme with low overlapped parasitic capacitance
10253158	6713394	2002-09-24	2004-03-30	Granted	United States of America	Process for planarization of integrated circuit structure which inhibits cracking of low dielectric constant dielectric material adjacent underlying raised structures
09661465	6489242	2000-09-13	2002-12-03	Granted	United States of America	Process for planarization of integrated circuit structure which inhibits cracking of low dielectric constant dielectric material adjacent underlying raised structures
10417708	7056392	2003-04-16	2006-06-06	Lapsed	United States of America	Wafer chucking apparatus and method for spin processor
11403137	7201176	2006-04-11	2007-04-10	Granted	United States of America	Wafer chucking apparatus for spin processor
09467622	6375791	1999-12-20	2002-04-23	Granted	United States of America	Method and apparatus for detecting presence of residual polishing slurry subsequent to polishing of a semiconductor wafer
10012847	6716364	2001-12-10	2004-04-06	Granted	United States of America	Method and apparatus for detecting presence of residual polishing slurry subsequent to polishing of a semiconductor wafer
10185537	9926699	2002-07-01	2004-03-02	Granted	United States of America	Method of fabricating an integral capacitor and gate transistor having nitride and oxide polish stop layers using chemical mechanical polishing elimination

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
		:				Method of fabricating an integral capacitor and gate transistor having nitride and oxide polish stop layers using chemical mechanical polishing
10733034	7148146 6614093	2003-12-11	2006-12-12	Granted	United States of America United States of America	elimination Integrated inductor in semiconductor manufacturing
10463158		2003-06-16		Abandoned	United States of America	Integrated Inductor in Semiconductor Manufacturing
60292832		2001-05-21		Expired	United States of America	Web-Bases Interface With Defect Database To View And Update Failure Events
10128534	6775630	2002-04-23	2004-08-10	Granted	United States of America	Web-based interface with defect database to view and update failure events
10845716		2004-05-14		Abandoned	United States of America	Method And Structure For Forming Dielectric Layers Having Reduced Dielectric Constants
10180661	6774057	2002-06-25	2004-08-10	Granted	United States of America	Method and structure for forming dielectric layers having reduced dielectric constants
09968944	6472314	2001-10-02	2002-10-29	Granted	United States of America	Diamond barrier layer
10238073	6734560	2002-09-09	2004-05-11	Granted	United States of America	Diamond barrier layer
10035501	6743474	2001-10-25	2004-06-01	Granted	United States of America	Method for growing thin films
10804980	7081296	2004-03-16	2006-07-25	Lapsed	United States of America	Method for growing thin films
11906196	8631547	2007-10-01	2014-01-21	Granted	United States of America	Method Of Isolation For Acoustic Resonator Devices
09497993	7296329	2000-02-04	2007-11-20	Granted	United States of America	Method Of Isolation For Acoustic Resonator Devices
12243137	7713811	2008-10-01	2010-05-11	Lapsed	United States of America	Multiple Doping Level Bipolar Junctions Transistors And Method For Forming
12727304	7910425	2010-03-19	2011-03-22	Granted	United States of America	Multiple Doping Level Bipolar Junctions Transistors And Method For Forming
10953894	7095094	2004-09-29	2006-08-22	Lapsed	United States of America	Multiple Doping Level Bipolar Junctions Transistors And Method For Forming
13026528	8143120	2011-02-14	2012-03-27	Granted	United States of America	Multiple Doping Level Bipolar Junctions Transistors And Method For Forming
11458270	7449388	2006-07-18	2008-11-11	Lapsed	United States of America	Method For Forming Multiple Doping Level Bipolar Junctions Transistors
10955238	7345364	2004-09-30	2008-03-18	Granted	United States of America	Structure And Method For Improved Heat Conduction For Semiconductor Devices
11968693	7498204	2008-01-03	2009-03-03	Granted	United States of America	Structure And Method For Improved Heat Conduction For Semiconductor Devices
10773900	7078280	2004-02-06	2006-07-18	Lapsed	United States of America	Vertical Replacement-Gate Silicon-On-Insulator Transistor
11419356	7259048	2006-05-19	2007-08-21	Granted	United States of America	Vertical Replacement-Gate Silicon-On-Insulator Transistor
09968234	6709904	2001-09-28	2004-03-23	Granted	United States of America	Vertical Replacement-Gate (VRG) Silicon-On-Insulator (SOI) CMOS Transistor
09968388		2001-09-28		Abandoned	United States of America	Lithographically Defined CMOS Threshold Voltage

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10619058	7049199	2003-07-14	2006-05-23	Granted	United States of America	Method Of Ion Implantation For Achieving Desired Dopant Concentration
09961477	6686604	2001-09-21	2004-02-03	Granted	United States of America	Multiple Operating Voltage Vertical Replacement-Gate (VRG) Transistor
10684713	7056783	2003-10-14	2006-06-06	Lapsed	United States of America	Multiple Operating Voltage Vertical Replacement-Gate (VRG) Transistor
10409423	6821831	2003-04-08	2004-11-23	Lapsed	United States of America	Electrostatic Discharge Protection In Double Diffused MOS Transistors
69996860	905929	2001-06-29	2003-06-10	Granted	United States of America	Electrostatic Discharge Protection In Double Diffused MOS Transistors
10777250	6873171	2004-02-12	2005-03-29	Granted	United States of America	Integrated Circuit Early Life Failure Detection By Monitoring Changes In Current Signatures
09558130	6714032	2000-04-25	2004-03-30	Granted	United States of America	Integrated Circuit Early Life Failure Detection By Monitoring Changes In Current Signatures
10147384	6683382	2002-05-16	2004-01-27	Granted	United States of America	Semiconductor Device Having An Interconnect Layer With A Plurality Of Layout Regions Having Substantially Uniform Densities Of Active Interconnects And Dummy Fills
09484310	6436807	2000-01-18	2002-08-20	Granted	United States of America	Method For Making An Interconnect Layer And A Semiconductor Device Including The Same
08820063	5913146	1997-03-18	1999-06-15	Expired	United States of America	Semiconductor Device Having Aluminum Contacts Or Vias And Method Of Manufacture Therefor
09166832	6157082	1998-10-05	2000-12-05	Expired	United States of America	Semiconductor Device Having Aluminum Contacts Or Vias And Method Of Manufacture Therefor
09073556	6028359	1998-05-06	2000-02-22	Expired	United States of America	Integrated Circuit Having Amorphous Silicide Layer In Contacts And Vias And Method Of Manufacture Therefor
08816185	5858873	1997-03-12	1999-01-12	Expired	United States of America	Integrated Circuit Having Amorphous Silicide Layer In Contacts And Vias AndMethod Of Manufacture Therefor
09523210	6139995	2000-03-10	2000-10-31	Granted	United States of America	Method Of Manufacturing Schottky Gate Transistor Utilizing Alignment Techniques With Multiple Photoresist Layers
09111534	6042975	1998-07-08	2000-03-28	Granted	United States of America	Alignment Techniques For Photolithography
09049531	6033202	1998-03-27	2000-03-07	Granted	United States of America	Mold For Non-Photolithographic Fabrication Of Microstructures
09393032	6322736	1999-09-09	2001-11-27	Granted	United States of America	Mold For Non-Photolithographic Fabrication Of Microstructures
11999168	8153484	2007-12-04	2012-04-10	Granted	United States of America	Metal-Oxide-Semiconductor Device Having Trenched Diffusion Region And Method Of Forming Same
13428540	8648445	2012-03-23	2014-02-11	Lapsed	United States of America	Metal-Oxide-Semiconductor Device Having Trenched Diffusion Region And Method Of Forming Same
10953477	7338569	2004-09-29	2008-03-04	Granted	United States of America	Method And System Of Using Offset Gag For CMP Polishing Pad Alignment And Adjustment

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
11968930	7527544	2008-01-03	2009-05-05	Lapsed	United States of America	System Of Using Offset Gage For CMP Polishing Pad Alignment And Adjustment
09150529	6215158	1998-09-10	2001-04-10	Granted	United States of America	Device And Method For Forming Semiconductor Interconnections In An Integrated Circuit Substrate
09631546	6503787	2000-08-03	2003-01-07	Granted	United States of America	Device And Method For Forming Semiconductor Interconnections In An Integrated Circuit Substrate
11641507	7537984	2006-12-19	2009-05-26	Lapsed	United States of America	III-V Power Field Effect Transistors
10948897	7180103	2004-09-24	2007-02-20	Granted	United States of America	III/V Power Field Effect Transistors
10926631	7109589	2004-08-26	2006-09-19	Granted	United States of America	Integrated Circuit With Substantially Perpendicular Wire Bonds
11494221	7465655	2006-07-27	2008-12-16	Granted	United States of America	Integrated Circuit With Substantially Perpendicular Wire Bonds
08752235	5811916	1996-11-19	1998-09-22	Expired	United States of America	Field Emission Devices Employing Enhanced Diamond Field Emitters
08752234	5744195	1996-11-19	1998-04-28	Expired	United States of America	Field Emission Devices Employing Enhanced Diamond Field Emitters
08331458	5637950	1994-10-31	1997-06-10	Expired	United States of America	Field Emission Devices Employing Enhanced Diamond Field Emitters
10850812	7235489	2004-05-21	2007-06-26	Granted	United States of America	Device And Method To Eliminate Shorting Induced By Via To Metal Misalignment
						Device And Method To Eliminate Shorting Induced By Via To Metal
11738050	7675179	2007-04-20	2010-03-09	Lapsed	United States of America	Misalignment
09246402	6214675	1999-02-08	2001-04-10	Granted	United States of America	A Method For Fabricating A Merged Integrated Circuit Device
09789254	6627963	2001-02-20	2003-09-30	Granted	United States of America	Method For Fabricating A Merged Integrated Circuit Device
10300254	6762457	2002-11-20	2004-07-13	Granted	United States of America	LDMOS Device Having A Tapered Oxide
09641086	6506641	2000-08-17	2003-01-14	Granted	United States of America	The Use Of Selective Oxidation To Improve LDMOS Power Transistors
11419252	7381607	2006-05-19	2008-06-03	Granted	United States of America	A Method Of Forming A Spiral Inductor In A Semiconductor Substrate
10646997	7075167	2003-08-22	2006-07-11	Lapsed	United States of America	A Spiral Inductor Formed In A Semiconductor Substrate And A Method For Forming The Inductor
09335646		1999-06-18		Abandoned	United States of America	A CMOS Integrated Circuit Having Vertical Transistors And A Process For Fabricating Same
10211674	6653181	2002-08-02	2003-11-25	Granted	United States of America	A CMOS Integrated Circuit Having Vertical Transistors And A Process For Fabricating Same
10918981	7345354	2004-08-16	2008-03-18	Granted	United States of America	Increased Quality Factor Of A Varactor In An Integrated Circuit Via A High Conductive Region In A Well
10454133	6825089	2003-06-04	2004-11-30	Granted	United States of America	Increased Quality Factor Of A Varactor In An Integrated Circuit Via A High Conductive Region In A Well
09652479	6373087	2000-08-31	2002-04-16	Granted	United States of America	Methods of Fabricating A Metal-Oxide-Metal Capacitor And Associated Apparatus
10080186	6730601	2002-02-21	2004-05-04	Granted	United States of America	Methods of Fabricating A Metal-Oxide-Metal Capacitor

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
11116903	7297606	2005-04-28	2007-11-20	Granted	United States of America	Metal\(miOxide\(miSemiconductor Device Including A Buried Lightly\(miDoped Drain Region
10675633	6927453	2003-09-30	2005-08-09	Lapsed	United States of America	Metal-Oxide-Semiconductor Device Including A Buried Lightly-Doped Drain Region
09540473	6373266	2000-03-31	2002-04-16	Granted	United States of America	Apparatus And Method For Determining Process Width Variations In Integrated Circuits
10053097	6728940	2002-01-18	2004-04-27	Granted	United States of America	Apparatus And Method For Determining Process Width Variations In Integrated Circuits
08353015	5576240	1994-12-09	1996-11-19	Expired	United States of America	Method for Making A Metal to metal Capacitor
08644086	5851870	1996-05-09	1998-12-22	Expired	United States of America	Method For Making A Capacitor
08472033	5654581	1995-06-06	1997-08-05	Expired	United States of America	Integrated Circuit Capacitor
08909563	6040616	1997-08-12	2000-03-21	Expired	United States of America	A Device and Method of Forming A Metal To Metal Capacitor Within an Integrated Circuit
	5825073	1997-05-27	1998-10-20	Expired	United States of America	An Electronic Component For An Integrated Circuit
10179057		2002-06-25		Abandoned	United States of America	A Graded Grown Gate Oxide (G3) For A Vertical Replacement Gate (VRG) MOSFET.
10986984	7169714	2004-11-12	2007-01-30	Granted	United States of America	Method And Structure For Graded Gate Oxides On Vertical And Non- Planar Surfaces
						Method Of Making A Graded Grown, High Quality Oxide Layer For A
09481992	6541394	2000-01-11	2003-04-01	Granted	United States of America	Semiconductor Device
10171701		2002-06-14		Abandoned	United States of America	Coupling Capacitance Reduction
09906331	6432812	2001-07-16	2002-08-13	Granted	United States of America	Method of coupling capacitance reduction
11392375		2006-03-29		Abandoned	United States of America	High\(miDensity Inter\(miDie Interconnect Structure
10638248	7045835	2003-08-08	2006-05-16	Granted	United States of America	High\(miDensity Inter\(miDie Interconnect Structure
1					9	Method Of Electrical Testing Of An Integrated Circuit With An Electrical
11540056	7239160	2006-09-29	2007-07-03	Granted	United States of America	Probe Method Of Electrical Testing
08979297	5849639	1997-11-26	1998-12-15	Granted	United States of America	Method For Removing Etching Residues And Contaminants
09164283	6046115	1998-10-01	2000-04-04	Granted	United States of America	Method for Removing Etching Residues and Contaminants
7,000	6997069	77	00 00		Inited States of America	Method For Making Field Effect Devices And Capacitors With Thin Film Dislocation And Bosculting Devices
1711010	0204000	+0-11-CC1	to-co-1007			Method For Making Field Effect Devices And Capacitors With Improved
09060420	6001741	1998-04-15	1999-12-14	Granted	United States of America	Thin Film Dielectrics And Resulting Devices
09651447	6670242	2000-08-30	2003-12-30	Granted	United States of America	Method For Making An Integrated Circuit Device Including A Graded, Grown, High Quality Gate Oxide Layer And A Nitride Layer
09651593		2000-08-30		Abandoned	Abandoned United States of America	Method For Making An Integrated Circuit Device Including A Graded, Grown, High Quality Gate Oxide Layer And A Gate Electrode Layer With Improved Dopant Activation

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09651857		2000-08-30		Abandoned	United States of America	Integrated Circuit Device Including a Graded, Grown, High Quality Gate Oxide Layer
09651592		2000-08-30		Abandoned	United States of America	Flash Device w\(sIG3 (High Temperature) Oxide Grown In FTP or RTP Furnace
09651458		2000-08-30		Abandoned	United States of America	Integrated Circuit Device Including a Graded, Grown, High Quality Gate Oxide Layer And a Nitride Layer
09651450		2000-08-30		Abandoned	United States of America	Method For Making A High Quality, Graded, Grown Gate Oxide Layer Including Native Oxide Removal
09651451		2000-08-30		Abandoned	United States of America	Method For Making An Integrated Circuit Device Including A Graded, Grown, High Quality Gate Oxide Layer
09015981	6153920	1998-01-30	2000-11-28	Expired	United States of America	A Semiconductor Device Configured to Control Dopant Diffusion In the Semiconductor Device Substrate
08862226	5731626	1997-05-23	1998-03-24	Expired	United States of America	Process For Controlling Dopant Diffusion In A Semiconductor Layer And Semiconductor Layer Formed Thereby
09650164	6635116	2000-08-29	2003-10-21	Granted	United States of America	Residual oxygen reduction system
10640530		2003-08-13		Abandoned	United States of America	Residual Oxygen Reduction System
09006918	6133077	1998-01-13	2000-10-17	Granted	United States of America	Formation of high-voltage and low-voltage devices on a semiconductor substrate
09495512	6194766	2000-02-01	2001-02-27	Granted	United States of America	Integrated circuit having low voltage and high voltage devices on a common semiconductor substrate
09724225	6521549	2000-11-28	2003-02-18	Granted	United States of America	Method of reducing silicon oxynitride gate insulator thickness in some transistors of a hybrid integrated circuit to obtain increased differential in gate insulator thickness with other transistors of the hybrid circuit
10304631	9029805	2002-11-26	2003-12-02	Lapsed	United States of America	Method of reducing silicon oxynitride gate insulator thickness in some transistors of a hybrid integrated circuit to obtain increased differential in gate insulator thickness with other transistors of the hybrid circuit
10260824	7118985	2002-09-27	2006-10-10	Lapsed	United States of America	Method of forming a metal-insulator-metal capacitor in an interconnect cavity
09496971	6504202	2000-05-05	2003-01-07	Granted	United States of America	Interconnect-embedded metal-insulator-metal capacitor
09442078	6179956	1999-11-16	2001-01-30	Granted	United States of America	Method and apparatus for using across wafer back pressure differentials to influence the performance of chemical mechanical polishing
09005364		1998-01-09		Abandoned	Abandoned United States of America	Method And Apparatus For Using Across Wafer Back Pressure Differentials To Influence The Performance Of Chemical Mechanical Polishing

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09427572	6174798	1999-10-26	2001-01-16	Granted	United States of America	Process for forming metal interconnect stack for integrated circuit structure
09261270	6087726	1999-03-01	2000-07-11	Granted	United States of America	Metal interconnect stack for integrated circuit structure
09454257	6297558	1999-12-02	2001-10-02	Expired	United States of America	Slurry filling a recess formed during semiconductor fabrication
08899111	2806909	1997-07-23	2000-02-30	Expired	United States of America	Slurry filling a recess formed during semiconductor fabrication
10706120	6855586	2003-11-12	2005-02-15	Granted	United States of America	Low voltage breakdown element for ESD trigger device
10055082	6710990	2002-01-22	2004-03-23	Granted	United States of America	Low voltage breakdown element for ESD trigger device
10153011	6794756	2002-05-21	2004-09-21	Granted	United States of America	Integrated circuit structure having low dielectric constant material and having silicon oxynitride caps over closely spaced apart metal lines
						Method of forming integrated circuit structure having low dielectric constant material and having silicon oxynitride caps over closely spaced
09425552	6423628	1999-10-22	2002-07-23	Granted	United States of America	apart metal lines
09583434	6383332	2000-05-31	2002-05-07	Granted	United States of America	Endpoint detection method and apparatus which utilize a chelating agent to detect a polishing endpoint
09212503	6117779	1998-12-15	2000-09-12	Granted	United States of America	Endpoint detection method and apparatus which utilize a chelating agent to detect a polishing endpoint
08768905	5821572	1996-12-17	1998-10-13	Expired	United States of America	Simple BICMOS process for creation of low trigger voltage SCR and zener diode pad protection
09081475	6130117	1998-05-19	2000-10-10	Expired	United States of America	Simple BICMOS process for creation of low trigger voltage SCR and zener diode pad protection
08469293		1995-06-06		Abandoned	United States of America	Polymorphic Rectilinear Thieving Pad
08781992	5736680	1997-01-06	1998-04-07	Expired	United States of America	Polymorphic rectilinear thieving pad
09395507	6328802	1999-09-14	2001-12-11	Granted	United States of America	Method and apparatus for determining temperature of a semiconductor wafer during fabrication thereof
09952540	6794310	2001-09-14	2004-09-21	Granted	United States of America	Method and apparatus for determining temperature of a semiconductor wafer during fabrication thereof
09070188	5920110	1998-04-30	1999-07-06	Expired	United States of America	Antifuse device for use on a field programmable interconnect chip
08534008	5844297	1995-09-26	1998-12-01	Expired	United States of America	Antifuse device for use on a field programmable interconnect chip
09245193	6063672	1999-02-05	2000-05-16	Granted	United States of America	NMOS electrostatic discharge protection device and method for CMOS integrated circuit
09476295		1999-12-30		Abandoned	United States of America	NMOS Electrostatic Discharge Protection Device and Method for CMOS Integrated Circuit
09072705	0959909	1998-05-05	2000-02-23	Granted	United States of America	Non-linear circuit elements on integrated circuits
09467340	6228767	1999-12-20	2001-05-08	Granted	United States of America	Non-linear circuit elements on integrated circuits
09228906	6261406	1999-01-11	2001-07-17	Lapsed	United States of America	Confinement device for use in dry etching of substrate surface and method of dry etching a wafer surface

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09884805	6852243	2001-06-18	2002-02-08	Lapsed	United States of America	Confinement device for use in dry etching of substrate surface and method of dry etching a wafer surface
10893659	7071094	2004-07-16	2006-07-04	Granted	United States of America	Dual layer barrier film techniques to prevent resist poisoning
11418873	7393780		2008-07-01	Granted	United States of America	Dual layer barrier film techniques to prevent resist poisoning
69896363	6812134	2001-06-28	2004-11-02	Granted	United States of America	Dual layer barrier film techniques to prevent resist poisoning
12947948	8289051	2010-11-17	2012-10-16	Lapsed	United States of America	Input/Output Core Design and Method of Manufacture Therefor
13443691		2012-04-10		Abandoned	United States of America	Input/Output Core Design and Method of Manufacture Therefor
2008801316818	ZL200880131681.8	2008-09-19	2013-06-19	Lapsed	China	Allotropic Or Morphologic Change In Silicon Induced By Electromagnetic Radiation For Resistance Tuning Of Integrated Circuits
14073526		2013-11-06		Abandoned	Abandoned United States of America	Allotropic Or Morphologic Change In Silicon Induced By Electromagnetic Radiation For Resistance Tuning Of Integrated Circuits
098130968	1413235	2009-09-14	2013-10-21	Lapsed	Taiwan	Allotropic Or Morphologic Change In Silicon Induced By Electromagnetic Radiation For Resistance Tuning Of Integrated Circuits
13119005	8610215	2011-03-15	2013-12-17	Granted	United States of America	Allotropic Or Morphologic Change In Silicon Induced By Electromagnetic Radiation For Resistance Tuning Of Integrated Circuits
1020117008762	10-1306685	2008-09-19	2013-09-04	Lapsed	Korea, Republic of (KR)	Allotropic Or Morphologic Change In Silicon Induced By Electromagnetic Radiation For Resistance Tuning Of Integrated Circuits
08430084	5891784	1995-04-27	1999-04-06	Expired	United States of America	Transistor Fabrication Method
08587061	6498080	1996-01-16	2002-12-24	Expired	United States of America	Transistor Fabrication Method
12114589		2008-05-02		Abandoned	United States of America	Transistor Fabrication Method
10224220		2002-08-20		Abandoned	United States of America	Transistor Fabrication Method
12689749	8030199	2010-01-19	2011-10-04	Granted	United States of America	Transistor Fabrication Method
08832245	5780329	1997-04-03	1998-07-14	Expired	United States of America	Process for fabricating a moderate-depth diffused emitter bipolar transistor in a BICMOS device without using an additional mask
08823305	6211096	1997-03-21	2001-04-03	Expired	United States of America	Tunable dielectric constant oxide and method of manufacture
2000008156	4777494	2000-01-17	2011-07-08	Granted	Japan	Pyrogenic Devoid Wet Oxidation
09231265	6335295	1999-01-15	2002-01-01	Granted	United States of America	Flame-free wet oxidation
10094520	6654226	2002-03-08	2003-11-25	Lapsed	United States of America	Thermal low k dielectrics
09064802	6418353	1998-04-22	2002-07-09	Granted	United States of America	Automating photolithography in the fabrication of integrated circuits
1998287829	4555410	1998-10-09	2010-07-23	Lapsed	Japan	Apparatus And A Method For Forming An Oxide Film On A Semiconductor

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09474666	6323106	1999-12-29	2001-11-27	Granted	United States of America	Dual nitrogen implantation techniques for oxynitride formation in semiconductor devices
1998096236	4565674	1998-04-08	2010-08-13		Japan	Pre-Conditioning Polishing Pads For Chemical-Mechanical Polishing
87102678	115428	1998-02-25	2000-05-11	Lapsed	Taiwan	Method For Artificially-Inducing Reverse Short-Channel Efforts In Deep Sub-Micron Cmos Devices
		1		-	4 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Modified multilayered metal line structure for use with tungsten-filled
09098019	614/409	1998-06-15	2000-11-14	Granted	United States of America	Vias in integrated circuit structures Parametric device signature
0007000	0001000	70-00-007	67-70-6007	O alled		December to destruct of production and transfer for motal lines in multiple
09098032	6037262	1998-06-15	2000-03-14	Granted	United States of America	Process for forming vias, and trenches for metal lines, in multiple dielectric layers of integrated circuit structure
87103103	135215	1998-03-04	2001-06-07	Lapsed	Taiwan	Insulated-Gate Field-Effect Transistors Having Different Gate Capacitances
09896958	6358806	2001-06-29	2002-03-19	Granted	United States of America	Silicon carbide CMOS channel
10014449	4381491	1998-01-27	2009-10-02	Lapsed	Japan	Insulated-Gate Field-Effect Transistors Having Different Gate Capacitances
1998094757	4996781	1998-04-07	2012-05-18	Lapsed	Japan	Process For Forming Improved Cobalt Silicide Layer On Integrated Circuit Structure Using Two Capping Layers.
						Method And Apparatus For Eliminating Peeling At End Edge Of Semiconductor Substrate In Metal Organic Chemical Vapor Deposition Of
1998051650	4881497	1998-03-04	2011-12-09	Lapsed	Japan	Titanium Nitrite
09081337	6073361	1998-05-19	2000-06-13	Granted	United States of America	Apparatus for externally monitoring RPM of spin rinse dryer
09069027	6037233	1998-04-27	2000-03-14	Granted	United States of America	Metal-encapsulated polysilicon gate and interconnect
09063801	6061814	1998-04-21	2000-02-09	Granted	United States of America	Test circuitry for determining the defect density of a semiconductor process as a function of individual metal layers
09079413	6166422	1998-05-13	2000-12-26	Granted	United States of America	Inductor with cobalt/nickel core for integrated circuit structure with high inductance and high Q-factor
9762865	0271949	1997-11-25	2000-08-21	Lapsed	Korea, Republic of (KR)	Method For Artificially-Inducing Reverse Short-Channel Effects In Deep Sub-Micron Cmos Devices
09046113	6013952	1998-03-20	2000-01-11	Granted	United States of America	Structure and method for measuring interface resistance in multiple interface contacts and via structures in semiconductor devices
						Formation of integrated circuit structure using one or more silicon layers for implantation and out-diffusion in formation of defect-free source/drain regions and also for subsequent formation of silicon nitride
09076399	6331468	1998-05-11	2001-12-18	Granted	United States of America	spacers
08979733		1997-11-26		Abandoned	Abandoned United States of America	Purging Gas Control Structure For Cvd Chamber

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09081403		1998-05-18		Abandoned	United States of America	Integrated Circuit Structure With Thin Dielectric Between At Least Local Interconnect Level And First Metal Interconnect Level, And Process For Making Same
09882124	6503828	2001-06-14	2003-01-07	Granted	United States of America	Process for selective polishing of metal-filled trenches of integrated circuit structures
09076502	6127286	1998-05-11	2000-10-03	Granted	United States of America	Apparatus and process for deposition of thin film on semiconductor substrate while inhibiting particle formation and deposition
09150220	6248180	1998-09-09	2001-06-19	Granted	United States of America	Method for removing particles from a semiconductor wafer
09037588	6087229	1998-03-09	2000-07-11	Granted	United States of America	Composite semiconductor gate dielectrics
09210184	6288773	1998-12-11	2001-09-11	Granted	United States of America	Method and apparatus for removing residual material from an alignment mark of a semiconductor wafer
08990315	6059637	1997-12-15	2000-05-09	Granted	United States of America	Process for abrasive removal of copper from the back surface of a silicon substrate
08915000	2865666	1997-08-20	1999-02-02	Expired	United States of America	Apparatus and method for polish removing a precise amount of material from a wafer
08887910	5902704	1997-07-02	1999-05-11	Expired	United States of America	Process for forming photoresist mask over integrated circuit structures with critical dimension control
08991397	6162714	1997-12-16	2000-12-19	Granted	United States of America	Method of forming thin polygates for sub quarter micron CMOS process
08919394	5851890	1997-08-28	1998-12-22	Expired	United States of America	Process for forming integrated circuit structure with metal silicide contacts using notched sidewall spacer on gate electrode
08914854	5882251	1997-08-19	1999-03-16	Expired	United States of America	Chemical mechanical polishing pad slurry distribution grooves
08879659	5933757	1997-06-23	1999-08-03	Expired	United States of America	Etch process selective to cobalt silicide for formation of integrated circuit structures
08351516	5627099	1994-12-07	1997-05-06	Expired	United States of America	Method of manufacturing semiconductor device
08942991	5944585	1997-10-02	1999-08-31	Expired	United States of America	Use of abrasive tape conveying assemblies for conditioning polishing pads
08918846	5931719	1997-08-25	1999-08-03	Expired	United States of America	Method and apparatus for using pressure differentials through a polishing pad to improve performance in chemical mechanical polishing
08772310	2769692	1996-12-23	1998-06-23	Expired	United States of America	On the use of non-spherical carriers for substrate chemi-mechanical polishing
08760466	5770520	1996-12-05	1998-06-23	Expired	United States of America	Method of making a barrier layer for via or contact opening of integrated circuit structure
08833597	5902129	1997-04-07	1999-05-11	Expired	United States of America	Process for forming improved cobalt silicide layer on integrated circuit structure using two capping layers

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08730809	5717490	1996-10-17	1998-02-10	Expired	United States of America	Method for identifying order skipping in spectroreflective film measurement equipment
08592870	5953631	1996-01-24	1999-09-14	Expired	United States of America	Low stress, highly conformal CVD metal thin film
08586587	566£0£9	1996-01-11	2001-10-16	Expired	United States of America	Sidewall structure for metal interconnect and method of making same
08475028	5661069	1995-06-06	1997-08-26	Expired	United States of America	Method of forming an MOS-type integrated circuit structure with a diode formed in the substrate under a polysilicon gate electrode to conserve space
2000322452	3527700	2000-10-23	2004-02-27	Lapsed	Japan	Low Dielectric Constant Silicon Oxide-Based Dielectric Layer for Integrated Circuit Structures Having Improved Compatibility with Via Filler Materials, and Method of Making Same
11524107	7408227	2006-09-20	2008-08-05	Granted	United States of America	Apparatus and method of manufacture for integrated circuit and CMOS device including epitaxially grown dielectric on silicon carbide
96677760	6724404	2001-02-06	2004-04-20	Granted	United States of America	Cluster tool reporting system
989197264	69831734.3	1998-04-02	2005-09-28	Granted	Germany (Federal Republic of)	Process for Fabricating a Moderate-Depth Diffused Emitter Bipolar Transistor in a BICMOS Device Without Using an Additional Mask
013033220	60145418.9	2001-04-09	2011-10-05	Lapsed	Germany (Federal Republic of)	Copper ICs Interconnect
2012122801	5744790	2012-05-30	2015-05-15	Granted	Japan	Damascene Capacitors For Integrated Circuits
200864008		2000-05-10		Abandoned	Japan	Damascene Capacitors For Integrated Circuits
09405805	6225215	1999-09-24	2001-05-01	Granted	United States of America	Method for enhancing anti-reflective coatings used in photolithography of electronic devices
10973851	7204920	2004-10-25	2007-04-17	Granted	United States of America	Contact ring design for reducing bubble and electrolyte effects during electrochemical plating in manufacturing
10945777	698082	2004-09-20	2007-11-27	Granted	United States of America	Integrated barrier and seed layer for copper interconnect technology
10953322	7550236	2004-09-29	2009-06-23	Lapsed	United States of America	MULTI WAVELENGTH MULTI LAYER PRINTING
11012003	7372547	2004-12-14	2008-05-13	Granted	United States of America	Process and apparatus for achieving single exposure pattern transfer using maskless optical direct write lithography
10984286	7148556	2004-11-09	2006-12-12	Granted	United States of America	High performance diode-implanted voltage-controlled poly resistors for mixed-signal and RF applications
09426061	6756674	1999-10-22	2004-06-29	Granted	United States of America	Low dielectric constant silicon oxide-based dielectric layer for integrated circuit structures having improved compatibility with via filler materials, and method of making same
10949760	7315360	2004-09-24	2008-01-01	Granted	United States of America	Surface coordinate system

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10820494	7119432	2004-04-07	2006-10-10	Lapsed	United States of America	Method and apparatus for establishing improved thermal communication between a die and a heatspreader in a semiconductor package
60144277		1999-07-15		Expired	United States of America	Field Emitting Device Comprising Field-Concentrating Nanoconductor Assembly And Method For Making The Same
60141657		1999-06-30		Expired	United States of America	Solvent Absorption By CMP Pads And Its Relationship To Pad Chemistry
60130378		1999-04-21		Expired	United States of America	Dark Spin Rinse/Dry
60115525		1999-01-12		Expired	United States of America	Multi-Layered WSi/WSiN/Poly (Optional) Resistor for Si IC's
60110711		1998-12-03		Expired	United States of America	Semiconductor Device With Increased Gate Insulator Lifetime
60117186		1999-01-26		Expired	United States of America	Planarization Technique For HDPCVD FSG Layer
60168036		1999-11-30		Expired	United States of America	MOS Transistor And Method Of Manufacture
60378476		2002-05-07		Expired	United States of America	A Thin Film Toroidal Inductor
60167132		1999-11-23		Expired	United States of America	Electrically Measured IC Wafer Masks Version Control Indicator
09698375	6306780	2000-10-26	2001-10-23	Granted	United States of America	Blistering, Peeling, Lifting, Or Reticulation
09745236	6606371	2000-12-19	2003-08-12	Granted	United States of America	X-Ray System
	6847433	2002-06-03	2005-01-25	Lapsed	United States of America	Holder, System, And Process For Improving Overlay In Lithography
08558997	5814562	1995-11-16	1998-09-29	Expired	United States of America	Process For Semiconductor Device Fabrication
09469090	6375912	1999-12-21	2002-04-23	Granted	United States of America	Electrochemical Abatement Of Perfluorinated Compounds
09519193	6331484	2000-03-06	2001-12-18	Granted	United States of America	Titanium-Tantalum Barrier Layer Film And Method For Forming The Same
1020047013135	10-979658	2003-02-24	2010-08-27	Lapsed	Korea, Republic of (KR)	Monitoring And Control Of A Fabrication Process
09967074	6727165	2001-09-28	2004-04-27	Granted	United States of America	Fabrication of metal contacts for deep-submicron technologies
10883137	7015096	2004-07-01	2006-03-21	Lapsed	United States of America	Bimetallic oxide compositions for gate dielectrics
09652571	6556409	2000-08-31	2003-04-29	Granted	United States of America	An Integrated Circuit Including ESD Circuits For A Multi-Chip Module And A Method Therefor
						Bipolar Junction Transistor Compatible With Vertical Replacement Gate
09956382	6759730	2001-09-18	2004-07-06	Granted	United States of America	Transistors
10693110	6927177	2003-10-24	2005-08-09	Lapsed	United States of America	Chemical mechanical electropolishing system
10929706	8685633	2004-08-30	2014-04-01	Lapsed	United States of America	Method for Optimizing Wafer Edge Patterning
10158775	6985229	2002-05-30	2006-01-10	Lapsed	United States of America	Overlay Metrology Using Scatterometry Profiling
10875029	7494888	2004-06-23	2009-02-24	Lapsed	United States of America	Device And Method Using Isotopically Enriched Silicon
10439863	6710416	2003-05-16	2004-03-23	Granted	United States of America	Split-Gate Metal-Oxide-Semiconductor Device
10659134	7138292	2003-09-10	2006-11-21	Granted	United States of America	Apparatus and method of manufacture for integrated circuit and CMOS device including epitaxially grown dielectric on silicon carbide
09310388	6750495	1999-05-12	2004-06-15	Granted	United States of America	Damascene Capacitors For Integrated Circuits

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10700791	7023230	2003-11-03	2006-04-04	Lapsed	United States of America	Method for testing IDD at multiple voltages
09298068	6191017	1999-04-22	2001-02-20	Granted	United States of America	A Method Of Forming A Multi-Layered Dual-Polysilicon Structure
09439048	6459946	1999-11-12	2002-10-01	Granted	United States of America	Method And System For Determining Operating Staffing
09437930	6424160	1999-11-10	2002-07-23	Granted	United States of America	Testing Insulation Between Conductors
6988860	6048256	1999-04-06	2000-04-11	Granted	United States of America	Apparatus And Method For Continuous Delivery And Conditioning Of A Polishing Slurry
	6388290	1998-06-10	2002-05-14	Granted	United States of America	Single Crystal Silicon On Polycrystalline Silicon Integrated Circuits
						A Semiconductor Device Having An Anti\(miReflective Layer And A
08907834	6133618	1997-08-14	2000-10-17	Expired	United States of America	Method Of Manutacture I hereof
08924730	00/4933	1997-09-03	2000-00-13	expired	Officed States of Afficials	integrated circuit rabilitation
08941556	5972179	1997-09-30	1999-10-26	Expired	United States of America	Silicon IC Contacts Using Composite TiN Barrier Layer
11016014	7075179	2004-12-17	2006-07-11	Granted	United States of America	System for implementing a configurable integrated circuit
10607116	6979251	2003-06-26	2005-12-27	Lapsed	United States of America	Method and apparatus to add slurry to a polishing system
1	-					Device And Method Of Fabricating Vias For ULSI Metallization And
09016475	5994221	1998-01-30	1999-11-30	Granted	United States of America	Interconnect
_	0.00	0000	10 00 1000	7	Linitod Ctatocof Amorica	Integrated Circuit Comprising Means For High Frequency Signal
	6194750	10-20-6661	/7-70-1007	Granted	Officed States of Afficial	
	5767561	1997-05-09	1998-06-16	Expired	United States of America	Integrated Circuit Devices With Isolated Circuit Elements
10658168	2079966	2003-09-08	2006-07-18	Granted	United States of America	Method of qualifying a process tool with wafer defect maps
						Low Temperature Coefficient Dielectric Material Comprising Binary
08971422	5993947	1997-11-17	1999-11-30	Granted	United States of America	Calcium Niobate And Calcium Tantalate Oxides
08346806	5549512	1994-11-30	1996-08-27	Expired	United States of America	Mini environment for Hazardous Process Tools
08326444	5510230	1994-10-20	1996-04-23	Expired	United States of America	Device Fabrication Using DUV/EUV Pattern Delineation
08589229	5656399	1996-01-22	1997-08-12	Expired	United States of America	Process for Making An X-Ray Mask
08346810	5441614	1994-11-30	1995-08-15	Expired	United States of America	Method and Apparatus for Planar Magnetron Sputtering
08664227	290029	1996-06-07	1997-09-23	Expired	United States of America	Method For Producing Tapered Lines
08683291	5656515	1996-07-18	1997-08-12	Expired	United States of America	Method Of Making High-Speed Double-Heterostructure Bipolar Transistor Devices
						Electroplating tool for semiconductor manufacture having electric field
10452360	7332062	2003-06-02	2008-02-19	Granted	United States of America	control
08413527	2663677	1995-03-30	1997-09-02	Expired	United States of America	Integrated Circuit Multi-Level Interconnection Technique
08439040	5538819	1995-04-10	1996-07-23	Expired	United States of America	Self-Aligned Alignment Marks For Phase-Shifting Masks
08351977	5599730	1994-12-08	1997-02-04	Expired	United States of America	Poly-Buffered LOCOS
						Article Comprising A Thin Film Transistor With Low Conductivity Organic
08353032	5574291	1994-12-09	1996-11-12	Expired	United States of America	Layer
08918781	5958654	1997-08-25	1999-09-28	Expired	United States of America	Lithographic Process And Energy-Sensitive Material For Use Therein
08324842	6524645	1994-10-18	2003-02-25	Granted	United States of America	A Process For The Electroless Deposition of Metal On A Substrate

08163967 5959342 10410925 6739953 07707365 5879997 10423096 6722948 09547132 6461225 10412867 7079963 979319175 69709934.2 89123228 NI-165325 90108450 1223427 090113472 NI-157181 89104065 NI-144505 89100158 NI-132141					
2	1993-12-08	1999-09-28	Expired	United States of America	Semiconductor Device Having A High Voltage Termination Improvement
2	2003-04-09	2004-05-25	Granted	United States of America	Mechanical stress free processing method
	1991-05-30	1999-03-09	Expired	United States of America	Method For Forming Self Aligned Polysilicon Contact
2	2003-04-25	2004-04-20	Granted	United States of America	Pad conditioning monitor
2	2000-04-11	2002-10-08	Granted	United States of America	Local Area Alloying For Preventing Dishing Of Copper During Chemical Mechannical Polishing (CMP)
2	2003-04-14	2006-07-18	Granted	United States of America	Modified binary search for optimizing efficiency of data collection time
	1997-07-15	2002-01-09	Expired	Germany (Federal Republic of)	Subsonic to Supersonic and Ultrasonic Conditioning of Polishing Pad in a Chemical Mechanical Polishing Apparatus
2	2000-11-21	2002-10-21	Lapsed	Taiwan	Method For Making Field Effect Devices And Capacitors With Thin Film Dielectrics And Resulting Devices
2	2002-08-22	2004-07-07	Lapsed	Taiwan	Multiple Operating Voltage Vertical Replacement-Gate (VRG) Transistor
2	2001-04-09	2004-11-01	Lapsed	Taiwan	Interconnections To Copper IC's
	2001-06-04	2002-05-11	Lapsed	Taiwan	A Method For Reducing Dishing Related Issues During The Formation Of Shallow Trench Isolation Structures
	2000-03-07	2001-11-11	Granted	Taiwan	Damascene Capacitors For Integrated Circuits
	2000-01-06	2001-10-17	Lapsed	Taiwan	Integrated Circuit Capacitor And Associated Fabrication Methods
	1998-04-13	2001-05-16	Lapsed	Taiwan	Capacitor Comprising Improved Taox-Based Dielectric
90116133    282168	2001-07-02	2007-06-01	Lapsed	Taiwan	Silicon-On-Insulator (SOI) Semiconductor Structure With Trench Including A Conductive Layer
093110409  325175	2004-04-14	2010-05-21	Lapsed	Taiwan	Metal-Oxide-Semiconductor Device Including A Buried Lightly-Doped Drain Region
20000064498 675988	2000-11-01	2007-01-23	Lapsed	Korea, Republic of (KR)	Method For Making Field Effect Devices And Capacitors With Thin Film Dielectrics And Resulting Devices
1020010049568 809305	2001-08-17	2008-02-26	Lapsed	Korea, Republic of (KR)	Process For Fabricating A Semiconductor Device Having A Metal Oxide Or A Metal Silicate GateDielectric Layer
102000001128   699186	2000-01-11	2007-03-19	Lapsed	Korea, Republic of (KR)	Method For Making An Integrated Circuit Including Alignment Marks
1019980018520 505305	1998-05-22	2005-07-25	Lapsed	Korea, Republic of (KR)	Capacitor Comprising Improved Taox-Based Dielectric
1019980050349 495717	1998-11-24	2005-06-08	Lapsed	Korea, Republic of (KR)	Method Of Manufacturing An Integrated Circuit Using Chemical Mechanical Polishing
19990024635 0303937	1999-06-28	2001-07-16	Lapsed	Korea, Republic of (KR)	System And Method Of Manufacturing Semicustom Reticles Using Reticle Primitives
9832710 280565	1998-08-12	2000-11-10	Granted	Korea, Republic of (KR)	A Device and Method of Forming A Metal To Metal Capacitor Within an Integrated Circuit

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
9723238	455640	1997-06-05	2004-10-26	Expired	Korea, Republic of (KR)	Method For Producing Tapered Lines
10335470	7014957	2002-12-31	2006-03-21	Granted	United States of America	Interconnect routing using parallel lines and method of manufacture
1020000016832	367185	2000-03-31	2002-12-23	Lapsed	Korea, Republic of (KR)	Lithographic Process For Device Fabrication Using Dark-Field Illumination
1020000035027	617894	2000-06-24	2006-08-23	Granted	Korea, Republic of (KR)	Semiconductor Device Free Of LDD Regions
1020010019270	707705	2001-04-11	2007-04-09	Lapsed	Korea, Republic of (KR)	Local Area Alloying For Preventing Dishing Of Copper During Chemical Mechannical Polishing (CMP)
1020000074125	753777	2000-12-07	2007-08-24	Lapsed	Korea, Republic of (KR)	Article Comprising A Dielectric Material Of Zr-Ge-Ti-O Or Hf-Ge-Ti-O And Method Of Making The Same
1020060012904	10-1184202	2006-02-10	2012-09-13	Lapsed	Korea, Republic of (KR)	High-Density Field Emission Elements and a Method for Forming Said Emission Elements
1020050085840	10-1215425	2005-09-14	2012-12-18	Granted	Korea, Republic of (KR)	Guard Ring for Improved Matching
1020020056476	10-918779	2002-09-17	2009-09-17	Lapsed	Korea, Republic of (KR)	Bipolar Junction Transistor Compatible With Vertical Replacement Gate Transistors
1020030034713	10-948495	2003-05-30	2010-03-12	Lapsed	Korea, Republic of (KR)	Overlay Metrology Using Scatterometry Profiling
1020020057533	10-908991	2002-09-23	2009-07-16	Lapsed	Korea, Republic of (KR)	Multiple Operating Voltage Vertical Replacement-Gate (VRG) Transistor
2001196104	4931291	2001-06-28	2012-02-24	Lansed	Japan	Silicon-On-Insulator (SOI) Semiconductor Structure With Trench Including A Conductive Laver
2000135071	3492978	2000-02-08	2003-11-14		Japan	Improved Wehnelt Gun For Electron Lithography
11015686	3571119	1999-01-75	2004-02-13	posce	laban	Device And Method Of Fabricating Vias For ULSI Metallization And Interconnect
	011170	77 70 777	20 102 20			A Device and Method of Forming A Metal To Metal Capacitor Within an
10227743	3321101	1998-08-12	2002-06-21	Granted	Japan	Integrated Circuit
2000233853	3782293	2000-08-02	2006-03-17	Lapsed	Japan	Methods And Apparatus For Testing Integrated Circuits
10313333	6897102	2002-12-06	2005-05-24	Granted	United States of America	Process to minimize polysilicon gate depletion and dopant penetration and to increase conductivity
2003180575	4386680	2003-06-25	2009-10-09	Lapsed	Japan	Capacitor For A Semiconductor Device And Method For Fabrication Therefor
2006035891	5153075	2006-02-14	2012-12-14	Lapsed	Japan	High-Density Field Emission Elements and a Method for Forming Said Emission Elements
2001168642	5239107	2001-06-04	2013-04-12	Lapsed	Japan	A Method For Reducing Dishing Related Issues During The Formation Of Shallow Trench Isolation Structures
2000372277	4358430	2000-12-07	2009-08-14	Lapsed	Japan	A Process for Fabricating Integrated Circuit Devices Having Thin Film Transistors
10245219	6855624	2002-09-17	2005-02-15	Lapsed	United States of America	Low-loss on-chip transmission line for integrated circuit structures and method of manufacture

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09704200	6537923	2000-10-31	2003-03-25	Granted	United States of America	Process for forming integrated circuit structure with low dielectric constant material between closely spaced apart metal lines
983065674	698357607	1998-08-18	61-20-9002	besde	Germany (Federal Republic of)	Embedded Thin Film Passive Components
				5		
003071784	60000174.1	2000-08-21	2002-05-22	Lapsed	Germany (Federal Republic of)	Semiconductor Device Having Regions Of Insulating Material Formed In A Semiconductor Substrate And Process Of Making The Device
					Germany (Federal Republic	Method Of Making An Article Comprising An Oxide Layer On A GaAs-
993071026	69902133.2	1999-09-07	2002-07-17	Lapsed	of)	Based Semiconductor Body
993064708	69901142.6	1999-08-17	2002-04-03	Granted	Germany (Federal Republic of)	Process For Semiconductor Device Fabrication Having Copper Interconnects
973090285	69724972.7	1997-11-11	2003-09-17	Granted	Germany (Federal Republic of)	Electronic Apparatus
10172849	6917430	2002-06-17	2005-07-12	Lapsed	United States of America	Method to improve the control of source chemicals delivery by a carrier gas
003032737	60032051.0	2000-04-18	2006-11-29	Lapsed	Germany (Federal Republic of)	A Method Of Forming A Multi-Layered Dual-Polysilicon Structure
10078233	6830984	2002-02-15	2004-12-14	Granted	United States of America	Thick traces from multiple damascene layers
10033090	6817941	2001-10-25	2004-11-16	Lapsed	United States of America	Uniform airflow diffuser
10008170	6706583	2001-10-19	2004-03-16	Granted	United States of America	High speed low noise transistor
10053537	6673498	2001-11-02	2004-01-06	Lapsed	United States of America	Method for reticle formation utilizing metal vaporization
	6647348	2001-10-03	2003-11-11	Granted	United States of America	Latent defect classification system
11368780	7476951	2006-03-06	2009-01-13	Granted	United States of America	Selective Isotropic Etch For Titanium Based Materials
08935521	2895960	1997-09-23	1999-04-20	Expired	United States of America	Thin Oxide Mask Level Resistor
09999872	6582568	2001-10-19	2003-06-24	Granted	United States of America	First stage salicidation of cobalt during cobalt deposition or subsequent Ti or Tin cap deposition using energy from a directional plasma
					Germany (Federal Republic	Energy-Sensitive Resist Material And A Process For Device Fabrication
7	69832352.1	1998-09-29	2005-11-16	Granted	ot)	UsingAn Energy-Sensitive Resist Material
	6741122	2001-01-12	2004-05-25	Granted	United States of America	Routing technique to adjust clock skew using frames and prongs
08924277	6102962	1997-09-05	2000-08-15	Expired	United States of America	Method for estimating quiescent current in integrated circuits
						Integrated circuit structures having low k porous aluminum oxide dielectric material separating aluminum lines, and method of making
09574771	6506678	2000-05-19	2003-01-14	Granted		same
09817642	6476497	2001-03-26	2002-11-05	Granted	United States of America	Concentric metal density power routing
10271860	4094743	1998-09-25	2008-03-14	Lapsed	Japan	A Method and Apparatus for Chemical Mechanical Polishing
09292079	6211051	1999-04-14	2001-04-03	Granted	United States of America	Reduction of plasma damage at contact etch in MOS integrated circuits

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09213847	6177305	1998-12-17	2001-01-23	Granted	United States of America	Fabrication of metal-insulator-metal capacitive structures
87103907	133913	1998-03-17	2001-10-08	Lapsed	Taiwan	Tunable Dielectric Constant Oxide and Method of Manufacture
09112222	6074517	1998-07-08	2000-06-13	Granted	United States of America	Method and apparatus for detecting an endpoint polishing layer by transmitting infrared light signals through a semiconductor wafer
09909175	6620622	2001-07-19	2005-11-29	ָם מים מים	United States of America	Arrangement and method for controlling the transmission of a light signal based on intensity of a received light signal
08923676	5915414	1997-09-04	1999-06-29	Expired	United States of America	Standardized gas isolation box (GIB) installation
08651018	2966599	1996-05-21	1999-10-12	Expired	United States of America	Method for fabricating a low trigger voltage silicon controlled rectifier and thick field device
08623470	5861652	1996-03-28	1999-01-19	Expired	United States of America	Method and apparatus for protecting functions imbedded within an integrated circuit from reverse engineering
						Process For Forming Integrated Circuit Structure With Improved Metal Silicide Contacts Using Notched Sidewall Spacer On Gate Electrode. And
1019980033782	499194	1998-08-20	2005-06-24	Lapsed	Korea, Republic of (KR)	Resulting Structure
09703616	6391768	2000-10-30	16-50-6006	Granted	United States of America	Process for CMP removal of excess trench or via filler metal which inhibits formation of concave regions on oxide surface of integrated circuit structure.
						Method of testing the processing of a semiconductor wafer on a CMP
09948808	6727107	2001-09-07	2004-04-27	Granted	United States of America	apparatus
10304974	6867488	2002-11-26	2005-03-15	Lapsed	United States of America	Thick metal top layer
09111271	6114215	1998-07-06	2000-03-02	Granted	United States of America	Generating non-planar topology on the surface of planar and near-planar substrates
20771700	3303303	90 20 001	כנ שט טטטנ	, , , , , , , , , , , , , , , , , , ,	Inited States of America	In-situ chemical-mechanical polishing slurry formulation for compensation of polish nad degradation
09112403	67/13/75	2001-08-13	27-00-0007	Granted	United States of America	or pousi pad degradation High selectivity SiC otch in integrated circuit fahrication
08979734	5914001	1997-11-26	1999-06-22	Expired	United States of America	In-situ etch of CVD chamber
08979733		1997-11-26		Abandoned	United States of America	Gas Control Structure For Cvd Chamber
09072915	5992242	1998-05-04	1999-11-30	Granted	United States of America	Silicon wafer or die strength test fixture using high pressure fluic
09054279	5998226	1998-04-02	1999-12-07	Granted	United States of America	Method and system for alignment of openings in semiconductor fabrication
08995260	6066561	1997-12-19	2000-02-23	Granted	United States of America	Apparatus and method for electrical determination of delamination at one or more interfaces within a semiconductor wafer
08960925	5961375	1997-10-30	1999-10-05	Expired	United States of America	Shimming substrate holder assemblies to produce more uniformly polished substrate surfaces
08984003	5936876	1997-12-03	1999-08-10	Granted	United States of America	Semiconductor integrated circuit core probing for failure analysis
08966637	6028014	1997-11-10	2000-02-22	Granted	United States of America	Plasma-enhanced oxide process optimization and material and apparatus therefor
08895960	6004193	1997-07-17	1999-12-21	Expired	United States of America	Dual purpose retaining ring and polishing pad conditioner

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
90	6020242	1997-09-04	2000-02-01	Expired	United States of America	Effective silicide blocking
08874055	5985679	1997-06-12	1999-11-16	Expired	United States of America	Automated endpoint detection system during chemical-mechanical polishing
08918483	5893756	1997-08-26	1999-04-13	Expired	United States of America	Use of ethylene glycol as a corrosion inhibitor during cleaning after metal chemical mechanical polishing
08963813	5973398	1997-11-04	1999-10-26	Granted	United States of America	Semiconductor device and fabrication method employing a palladium- plated heat spreader substrate
08786695	5869395	1997-01-22	1999-02-09	Expired	United States of America	Simplified hole interconnect process
08754696	5985746	1996-11-21	1999-11-16	Expired	United States of America	Process for forming self-aligned conductive plugs in multiple insulation levels in integrated circuit structures and resulting product
08596894	5760428	1996-01-25	1998-06-02	Expired	United States of America	Variable width low profile gate array input/output architecture
08520030	5614249	1995-08-28	1997-03-25	Expired	United States of America	Leak detection system for a gas manifold of a chemical vapor deposition apparatus
08486803	5698468	1995-06-07	1997-12-16	Expired	United States of America	Silicidation process with etch stop
08396560	5539246	1995-03-01	1996-07-23	Expired	United States of America	Microelectronic integrated circuit including hexagonal semiconductor gate device
08792479	5773855	1997-01-31	1998-06-30	Expired	United States of America	Microelectronic circuit including silicided field-effect transistor elements that bifunction as interconnects
10015255	6562735	2001-12-11	2003-05-13	Granted	United States of America	Control of reaction rate in formation of low k carbon-containing silicon oxide dielectric material using organosilane, unsubstituted silane, and hydrogen peroxide reactants
09848758	6503840	2001-05-02	2003-01-07	Granted	United States of America	Process for forming metal-filled openings in low dielectric constant dielectric material while inhibiting via poisoning
08627622	5654895	1996-04-04	1997-08-05	Expired	United States of America	Process monitor usig impedance controlled I/O controller
08512678	2663076	1995-08-08	1997-09-02	Expired	United States of America	Automating photolithography in the fabrication of integrated circuits
09808441	6492736	2001-03-14	2002-12-10	Granted	United States of America	Power mesh bridge
2013174500	5710714	2005-03-10	2015-03-13	Lapsed	Japan	A Bipolar Junction Transistor Having A High Germanium Concentration In A Silicon-Germanium Layer And A Method For Forming The Bipolar Junction Transistor
08283296	5474648	1994-07-29	1995-12-12	Expired	United States of America	Uniform and repeatable plasma processing
201184505		2011-04-06		Abandoned	Japan	Method And Structure For DC And RF Shielding Of Integrated Circuits
11534340	7535330	2006-09-22	2009-05-19	Granted	United States of America	LOW MUTUAL INDUCTANCE MATCHED INDUCTORS
2012105770		2012-05-07		Abandoned	Japan	Multiple Operating Voltage Vertical Replacement-Gate (VRG) Transistor

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
1020127015010	10-1216580	2012-06-11	2012-12-21	Granted	Korea, Republic of (KR)	A Bipolar Junction Transistor Having A High Germanium Concentration In A Silicon-Germanium Layer And A Method For Forming The Bipolar Junction Transistor
09730704	6413151	2000-12-06	2002-07-02	Granted	United States of America	CMP slurry recycling apparatus and method for recycling CMP slurry
2012100569		2012-04-26		Abandoned	Japan	An Integrated Circuit Including ESD Circuits For A Multi-Chip Module And A Method Therefor
08475586	5637887	1995-06-07	1997-06-10	Expired	United States of America	Silicon controller rectifier (SCR) with capacitive trigger
08650476	5780347	1996-05-20	1998-07-14	Expired	United States of America	Method of forming polysilicon local interconnects
057254047		2005-03-10		Abandoned	European Patent	A Bipolar Junction Transistor Having A High Germanium Concentration In A Silicon-Germanium Layer And A Method For Forming The Bipolar Junction Transistor
011016839	60133155.9	2001-01-30	2008-03-12	Granted	Germany (Federal Republic of)	Interconnect-Embedded Metal-Insulator-Metal Capacitor and Method of Fabricating Same
08685772	5689134	1996-07-24	1997-11-18	Expired	United States of America	Integrated circuit structure having reduced cross-talk and method of making same
131550428		2005-03-10		Abandoned	European Patent	A Bipolar Junction Transistor Having A High Germanium Concentration In A Silicon-Germanium Layer And A Method For Forming The Bipolar Junction Transistor
2009246032	5404308	2009-10-27	2013-11-08	Granted	Japan	Semiconductor Device Free Of LDD Regions
001226885		2000-10-18		Lapsed	European Patent	Low Dielectric Constant Silicon Oxide-Based Dielectric Layer for Integrated Circuit Structures Having Improved Compatibility with Via Filler Materials, and Method of Making Same
09892250	6559033	2001-06-27	2003-05-06	Granted	United States of America	Processing for forming integrated circuit structure with low dielectric constant material between closely spaced apart metal lines
2009143777	4505036	2009-06-17	2010-04-30	Lapsed	Japan	A Process for Fabricating Integrated Circuit Devices Having Thin Film Transistors
09148028	6340434	1998-09-03	2002-01-22	Granted	United States of America	Method and apparatus for chemical-mechanical polishing
11140142	7106073	2005-05-27	2006-09-12	Lapsed	United States of America	Method and system for area efficient charge-based capacitance measurement
11323405	7429733	2005-12-29	2008-09-30	Granted	United States of America	Method and sample for radiation microscopy including a particle beam channel formed in the sample source
09881151	6914786	2001-06-14	2005-07-05	Lapsed	United States of America	Converter device
10035346	6825546	2001-12-28	2004-11-30	Lapsed	United States of America	CMOS varactor with constant dC/dV characteristic
10966074	7179736	2004-10-14	2007-02-20	Granted	United States of America	Method for fabricating planar semiconductor wafers
	7242074	2004-12-06	2007-07-10	Granted	United States of America	Reduced capacitance resistors
11247517	7284213	2005-10-11	2007-10-16	Granted	United States of America	Defect analysis using a yield vehicle

52         8053824         2006-04-03         2011-11-08         Granted         United States of America           75         7137098         2004-08-27         2001-11-14         Granted         United States of America           42         1995-08-14         Expired         United States of America           78         2002-11-15         Expired         United States of America           78         2004-02-0         Expired         United States of America           78         2004-01-12         Expired         United States of America           87         1999-01-12         Expired         United States of America           88         2004-10-22         2007-08-21         Expired         United States of America           89         2004-10-22         2007-08-21         Expired         United States of America           80         2004-01-02         Expired         United States of America           80         2004-01-02         Expired         United States of America           80         2000-02-07         Expired         United States of America           80         2000-02-07         Expired         United States of America           80         2004-07-06         Expired         United States of America <tr< th=""><th>AppNo</th><th>PatentNo</th><th>FiledDate</th><th>GrantDate</th><th>Status</th><th>Country</th><th>Title</th></tr<>	AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
7137098         2004-08-27         2006-11-14         Granted         United States of America           1995-08-14         Expired         United States of America           2002-11-15         Expired         United States of America           2004-02-04         Expired         United States of America           7259083         2004-02-04         Expired         United States of America           7259083         2004-02-04         Expired         United States of America           1999-01-12         Expired         United States of America           2000-02-07         Expired         United States of America           2000-01-05         2005-04-12         Lapsed         European Patent           2000-01-05         Expired         United States of America           8076779         2006-01-05         Expired         United States of America           6759337         1999-02-15         2004-07-06         Granted         United States of America           1999-06-24         Expired         United States of America	11397252	8053824	2006-04-03	2011-11-08	Granted	United States of America	Interdigitated Mesh To Provide Distributed, HIgh Quality Factor Capacitive Coupling
1995-08-14   Expired   United States of America     2002-11-15   Expired   United States of America     2004-03-10   Expired   United States of America     2004-02-04   Expired   United States of America     1999-01-12   Expired   United States of America     2000-02-07   Expired   United States of America     2000-01-05   Expired   United States of America     2000-01-05   Expired   United States of America     2000-01-05   Expired   United States of America     2005-11-08   2011-12-13   Granted   United States of America     675937   1999-06-14   2004-07-06   Granted   United States of America     1999-08-17   2003-03-12   Expired   United States of America     1999-08-17   Expired   United States of America     1999-08-17   Expired   United States of America     Expired   United States of America     1999-08-17   Expired   United States of America     Expired	10927802	7137098	2004-08-27	2006-11-14	Granted	United States of America	Pattern component analysis and manipulation
2002-11-15   Expired   United States of America	60002275		1995-08-14		Expired	United States of America	A Process For Semiconductor Device Fabrication
2004-03-10   Expired   United States of America	60426842		2002-11-15		Expired	United States of America	In-Situ Removal Of Surface Impurities Prior To As Doped Poly Dep
1999-01-12   Expired   United States of America   1999-01-12   Expired   United States of America   1999-01-26   Expired   United States of America   1999-01-22   2007-08-21   Granted   United States of America   1999-01-12   Expired   United States of America   1999-01-12   Expired   United States of America   2002-04-05   2005-04-12   Lapsed   United States of America   2000-01-05   Expired   United States of America   2000-01-05   Expired   United States of America   2000-01-05   2006-03-14   Lapsed   United States of America   2005-11-08   2011-12-13   Granted   United States of America   1999-06-24   Expired   United States of America   1999-06-24   Expired   United States of America   1999-06-24   Expired   United States of America   1999-08-17   2003-03-11   Granted   United States of America   1999-03-17   2003-03-11   Granted   United States of America   1999-03-17   2003-03-11   Granted   United States of America   Expired   United States of America   1999-03-17   2003-03-11   Granted   United States of America   Expired   United States of America   1999-03-17   2003-03-11   Granted   United States of America   1999-03-17   2003-03-11   Granted   United States of America   United States of America   1999-03-17   2003-03-11   Granted   United States of America   1999-03-17   2003-03-11   Granted   United States of America   United States of America   1999-03-17   2003-03-11   Granted   United States of America   1999-04-05-05   Expired   United States of America   1999-04-05-05   Expired   United States of America   1999-05-05-05   Expired   United States of America   1999-05-05-05   Expired   United States of America   United States of America   United States of America   United States of A	60552308		2004-03-10		Expired	United States of America	Creation of A High Ge Concentration SiGe Layer In BiCMOS Processing Through Thermal Oxidation of the SiGe Base Layer
1999-01-12   Expired   United States of America   1999-01-26   Expired   United States of America   1999-01-26   Expired   United States of America   1999-01-12   Expired   United States of America   1999-01-12   Expired   United States of America   2000-02-05   2005-04-12   Lapsed   United States of America   2000-02-07   Expired   United States of America   2000-01-05   Expired   United States of America   2000-01-05   Expired   United States of America   2000-01-05   Expired   United States of America   2004-06-14   2006-03-14   Lapsed   United States of America   2005-11-08   2011-12-13   Granted   United States of America   2005-11-08   2011-12-13   Granted   United States of America   1999-06-24   Expired   United States of America   1999-06-24   Expired   United States of America   1999-06-14   Expired   United States of America   1999-06-14   Expired   United States of America   1999-06-17   2003-03-11   Granted   United States of America   2009-03-17   2003-03-11   Expired   United States of America   2009-03-17   2003-03-11   2003-03-03-03-03-03-03-03-03-03-03-03-03-	60541878		2004-02-04		Expired	United States of America	Structure For Improved Heat Conduction For Semiconductor Devices
1999-01-12   Expired   United States of America     1999-01-26   Expired   United States of America     1999-01-22   2007-08-21   Granted   United States of America     1999-01-12   Expired   United States of America     1999-01-12   Expired   United States of America     1999-01-02   2005-04-12   Lapsed   United States of America     2006-09-06   Expired   United States of America     2006-01-05   2006-03-14   Lapsed   United States of America     2006-11-08   2011-12-13   Granted   United States of America     2009-12-15   2004-07-06   Granted   United States of America     1999-06-24   Expired   United States of America     1999-03-17   2003-03-11   Granted   United States of America     Expired   United States of America     1999-03-17   2003-03-11   Granted   United States of America     Expired   United States of America     Expired   United States of America     1999-03-17   2003-03-11   Granted   United States of America     Expired   United States of America     Expired   United States of America     1999-03-17   2003-03-11   Granted   United States of America     Expired   United S							Method Of Making A Graded Grown, High Quality Oxide Layer For A Semiconductor
7259083         2004-10-26         Expired         United States of America           7259083         2004-10-22         2007-08-21         Granted         United States of America           4         1999-01-12         Expired         United States of America           4         2006-09-06         Lapsed         United States of America           2000-01-05         Expired         United States of America           2000-01-05         Expired         United States of America           8076779         2004-06-14         2006-03-14         Lapsed         United States of America           6759337         2005-11-08         2011-12-13         Granted         United States of America           6667536         2001-10-05         2003-12-23         Lapsed         United States of America           1999-06-24         Expired         United States of America         1999-06-24         Expired         United States of America           6531751         1999-06-24         Expired         United States of America           1999-06-37         2003-03-11         Granted         United States of America           1999-06-30         Expired         United States of America           1999-06-30         Expired         United States of America           1999-06	60115717		1999-01-12		Expired	United States of America	Device
7259083         2004-10-22         2007-08-21         Granted         United States of America           6878406         2002-04-05         2005-04-12         Lapsed         United States of America           4         2006-09-06         Lapsed         United States of America           2006-02-07         Expired         United States of America           2000-01-05         Expired         United States of America           2004-06-14         2006-03-14         Lapsed         United States of America           8076779         2005-11-08         2011-12-13         Granted         United States of America           6657536         2001-10-05         2003-12-23         Lapsed         United States of America           1999-06-24         Expired         United States of America         United States of America           1999-03-17         2003-12-23         Expired         United States of America           1999-03-17         2003-03-11         Granted         United States of America           1999-03-17         2003-03-11         Granted         United States of America           1999-06-30         Expired         United States of America	60117242		1999-01-26		Expired	United States of America	Device Comprising Thermally Stable, Low Dielectric Constant Material
4         Expired         United States of America           4         2002-04-05         2005-04-12         Lapsed         United States of America           4         2006-09-06         Lapsed         United States of America           2000-01-05         Expired         United States of America           2000-01-05         Expired         United States of America           8076779         2005-01-05         Expired         United States of America           6759337         1999-12-15         2004-07-06         Granted         United States of America           6667536         2001-10-05         2003-12-23         Lapsed         United States of America           1999-06-24         Expired         United States of America           1999-08-17         2003-12-23         Lapsed         United States of America           1999-08-17         2003-12-13         Expired         United States of America           1999-08-14         Expired         United States of America           1999-08-17         2003-03-11         Granted         United States of America           1999-08-17         2003-03-11         Granted         United States of America	10971961	7259083	2004-10-22	2007-08-21	Granted	United States of America	Local interconnect manufacturing process
6878406         2002-04-05         2005-04-12         Lapsed         United States of America           4         2006-09-06         Lapsed         Evpired         United States of America           2000-01-05         Expired         United States of America           7013192         2004-06-14         2006-03-14         Lapsed         United States of America           8076779         2005-11-08         2011-12-13         Granted         United States of America           6759337         1999-12-15         2004-07-06         Granted         United States of America           6667536         2001-10-05         2003-12-23         Lapsed         United States of America           1999-06-24         Expired         United States of America         United States of America           1999-06-31         2003-12-23         Lapsed         United States of America           1999-06-34         Expired         United States of America           1999-06-39         Expired         United States of America	60115532		1999-01-12		Expired	United States of America	Novel Methods To Fabricate MOM Capacitors
4         2006-09-06         Lapsed         European Patent           2000-02-07         Expired         United States of America           7013192         2000-01-05         Expired         United States of America           8076779         2005-11-08         2011-12-13         Granted         United States of America           6759337         1999-12-15         2004-07-06         Granted         United States of America           6667536         2001-10-05         2003-12-23         Lapsed         United States of America           1999-06-24         Expired         United States of America           1999-08-17         2003-03-11         Granted         United States of America           1999-08-17         2003-03-11         Granted         United States of America           1999-06-24         Expired         United States of America           1999-08-17         2003-03-11         Granted         United States of America	10117487	6878406	2002-04-05	2005-04-12	Lapsed	United States of America	Dynamic use of process temperature
2000-02-07         Expired         United States of America           2000-01-05         Expired         United States of America           7013192         2004-06-14         2006-03-14         Lapsed         United States of America           8076779         2005-11-08         2011-12-13         Granted         United States of America           6759337         1999-12-15         2004-07-06         Granted         United States of America           6667536         2001-10-05         2003-12-23         Lapsed         United States of America           1999-06-24         Expired         United States of America           1999-03-17         2003-03-11         Granted         United States of America           1999-06-30         Expired         United States of America	062546304		2006-09-06		Lapsed	European Patent	Robust Shallow Trench Isolation Structures And A Method For Forming Shallow Trench Isolation Structures
2000-01-05         Expired         United States of America           7013192         2004-06-14         2006-03-14         Lapsed         United States of America           8076779         2005-11-08         2011-12-13         Granted         United States of America           6759337         1999-12-15         2004-07-06         Granted         United States of America           6667536         2001-10-05         2003-12-23         Lapsed         United States of America           1999-06-24         Expired         United States of America           6531751         1999-03-17         2003-03-11         Granted         United States of America           1999-06-30         Expired         United States of America	60180809		2000-02-07		Expired	United States of America	Improvement Of Thick Photoresist (PR) Integrity For High-Current High- Dose High-Energy Ion Implantation Using A Novel Thermal And UV- Irradiation Treatment
7013192         2004-06-14         2006-03-14         Lapsed         United States of America           8076779         2005-11-08         2011-12-13         Granted         United States of America           6759337         1999-12-15         2004-07-06         Granted         United States of America           6667536         2001-10-05         2003-12-23         Lapsed         United States of America           1999-06-24         Expired         United States of America           6531751         1999-03-17         2003-03-11         Granted         United States of America           1999-06-30         Expired         United States of America	60174566		2000-01-05		Expired	United States of America	An Integrated Circuit And A Method Of Making An Integrated Circuit
8076779         2005-11-08         2011-12-13         Granted         United States of America           675937         1999-12-15         2004-07-06         Granted         United States of America           6667536         2001-10-05         2003-12-23         Lapsed         United States of America           1999-06-24         Expired         United States of America           6531751         1999-03-17         2003-03-11         Granted         United States of America           1999-06-30         Expired         United States of America	10867014	7013192	2004-06-14	2006-03-14	Lapsed	United States of America	Substrate contact analysis
6759337       1999-12-15       2004-07-06       Granted       United States of America         6667536       2001-10-05       2003-12-23       Lapsed       United States of America         1999-06-24       Expired       United States of America         6531751       1999-03-17       2003-03-11       Granted       United States of America         1999-06-30       Expired       United States of America         1999-06-30       Expired       United States of America	11269275	8076779	2005-11-08	2011-12-13	Granted	United States of America	Reduction of macro level stresses in copper/Low-K wafers
6759337       1999-12-15       2004-07-06       Granted       United States of America         6667536       2001-10-05       2003-12-23       Lapsed       United States of America         1999-06-24       Expired       United States of America         6531751       1999-03-17       2003-03-11       Granted       United States of America         1999-06-30       Expired       United States of America							Process for etching a controllable thickness of oxide on an integrated circuit structure on a semiconductor substrate using nitrogen plasma and
6667536         2001-10-05         2003-12-23         Lapsed         United States of America           1999-06-24         Expired         United States of America           6531751         1999-03-17         2003-03-11         Granted         United States of America           1999-06-30         Expired         United States of America	09464297	6759337	1999-12-15	2004-07-06	Granted	United States of America	plasma and an rf bias applied to the substrate
1999-06-24       Expired       United States of America         1998-08-14       Expired       United States of America         6531751       1999-03-17       2003-03-11       Granted       United States of America         1999-06-30       Expired       United States of America	09972481	6667536	2001-10-05	2003-12-23	Lapsed	United States of America	Thin Film Multi-Layer High Q Transformer Formed In A Semiconductor Substrate
6531751         1999-03-17         2003-03-11         Granted         United States of America           1999-06-30         Expired         United States of America	60140666		1999-06-24		Expired	United States of America	Method Of Making A Graded, High Quality Oxide Layer For A Semiconductor Device
6531751         1999-03-17         2003-03-11         Granted         United States of America           1999-06-30         Expired         United States of America	60096581		1998-08-14		Expired	United States of America	Process For Fabricating Device Comprising Lead Zirconate Titanate
1999-06-30 Expired United States of America	09271084	6531751	1999-03-17	2003-03-11	Granted	United States of America	Semiconductor Device With Increased Gate Insulator Lifetime
	60141656		1999-06-30		Expired	United States of America	Impact Of Post Window Etch Cleans Process On Reliability Of 0.25 (*mm Vintage Windows

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09345039	6368972	1999-06-30	2002-04-09	Granted	United States of America	Method For Making An Integrated Circuit Including Alignment Marks
09376233	6274933	1999-08-17	2001-08-14	Granted	United States of America	An Integrated Circuit Device Having A Planar Interlevel Dielectric Layer
60507335		2003-09-30		Expired	United States of America	A Spiral Inductor Formed In A Semiconductor Substrate
60005141		1995-10-12		Expired	United States of America	A Process For Device Fabrication In Which The Plasma Etch Is Controlled By Monitoring Optical Emission
09345556	6265260	1999-06-30	2001-07-24	Granted	United States of America	Method For Making An Integrated Circuit Capacitor Including Tantalum Pentoxide
09235735	6248394	1999-01-22	2001-06-19	Granted	United States of America	Process For Fabricating Device Comprising Lead Zirconate Titanate
08714909	5835221	1996-09-17	1998-11-10	Expired	United States of America	Process For Fabricating A Device Using Polarized Light To Determine Film Thickness
09113594	6372520	1998-07-10	2002-04-16	Granted	United States of America	Sonic assisted strengthening of gate oxides
60115527		1999-01-12		Expired	United States of America	Technique To Fabricate Gate Mask Photo Alignment Marks For STI
10701328	6939727	2003-11-03	2005-09-06	Lapsed	United States of America	Method for performing statistical post processing in semiconductor manufacturing using ID cells
60326050		2001-09-28		Expired	United States of America	A Resistor Located On A Semiconductor Substrate And A Method of Manufacture Therefor
10928292	7062415	2004-08-27	2006-06-13	Lapsed	United States of America	Parametric outlier detection
10020084	6686272	2001-12-13	2004-02-03	Granted	United States of America	Anti-reflective coatings for use at 248 nm and 193 nm
10799851	7299158	2004-03-12	2007-11-20	Granted	United States of America	Process control data collection
60145127		1999-07-22		Expired	United States of America	Article Comprising Aligned Carbon Nanotubes With Reduced Diameter And Method For Making The Same
						A Bipolar Junction Transistor Having A High Germanium Concentration In A Silicon-Germanium Layer And A Method For Forming The Binglar
2007503058	5393027	2005-03-10	2013-10-25	Granted	Japan	Junction Transistor
60149036		1999-08-16		Expired	United States of America	Electrochemical Abatement Of Perfluorinated Compounds
60013093		1996-03-08		Expired	United States of America	An Energy-Sensitive Resist Material And A Process For Device Fabrication Using An Energy-Sensitive Resist Material
09369807	298853	1999-08-06	2003-03-25	Granted	United States of America	Field Emitting Device Comprising Field-Concentrating Nanoconductor Assembly And Method For Making The Same
						Use Of Titanium-Tantalum Alloy As A Diffusion Barrier Material For
60135565		1999-05-24		Expired	United States of America	CopperInterconnects
60115881		1999-01-14		Expired	United States of America	A 3-Step Passivation-Depassivation-Passivation D 2 Annealing Process For Hot Carrier Immunity And Transistor Matching
60007002		1995-10-16		Expired	United States of America	A Process For Fabricating A Device Using Polarized Light To Determine Film Thickness
09131860	6136672	1998-08-10	2000-10-24	Granted	United States of America	Process For Device Fabrication Using A High-Energy Boron Implant

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10779966	6971944	2004-02-17	2005-12-06	Lapsed	United States of America	Method and control system for improving CMP process by detecting and reacting to harmonic oscillation
67060869		1997-10-02		Evpired	United States of America	An Energy-Sensitive Resist Material And A Process For Device Fabrication Using An Energy-Sensitive Resist Material
10668875	7071811	2003-03-03	2006-07-04	Lapsed	United States of America	High performance voltage control diffusion resistor
09480224	6359339	2000-01-10	2002-03-19	Granted	United States of America	Multi-Layered Metal Silicide Resistor For Si IC's
	7972440	2005-06-10	2011-07-05	Granted	United States of America	Monitoring And Control Of A Fabrication Process
60172654		1999-12-20		Expired	United States of America	X-Ray System
60082076		1998-04-17		Expired	United States of America	Process For Device Fabrication Using A High-Energy Boron Implant
60294566		2001-06-01		Expired	United States of America	Process For Controlling Alignment In A Lithographic Process And Apparatus Therefor
10713951	7166492	2003-11-14	2007-01-23	Granted	United States of America	Integrated circuit carrier apparatus method and system
10513121	7132297	2004-10-27	2006-11-07	Granted	United States of America	Multi-Layer Inductor Formed In A Semiconductor Substrate And Having A Core Of Ferromagnetic Material
1020067018437	10-1173526	2005-03-10	2012-08-07	Granted	Korea, Republic of (KR)	A Bipolar Junction Transistor Having A High Germanium Concentration In A Silicon-Germanium Layer And A Method For Forming The Bipolar Junction Transistor
09594189	6365503	2000-06-14	2002-04-02	Granted	United States of America	A Method Of Inmproving Electromigration In Semiconductor Device Manufacturing Processes
09879783	6765806	2001-06-12	2004-07-20	Granted	United States of America	Composition with EMC shielding characteristics
09296001	6469390	1999-04-21	2002-10-22	Granted	United States of America	Device Comprising Thermally Stable, Low Dielectric Constant Material
10690861	6909591	2003-10-22	2005-06-21	Lapsed	United States of America	Complimentary metal oxide semiconductor capacitor and method for making same
10721971		2003-11-24	2006-02-14	Lapsed	United States of America	Method for creating barrier layers for copper diffusion
09611844	6503841	2000-07-07	2003-01-07	Granted	United States of America	Oxide Etch
08703756	5877032	1996-08-27	1999-03-02	Expired	United States of America	A Process For Device Fabrication In Which The Plasma Etch Is Controlled By Monitoring Optical Emission
09472332	6290822	1999-12-23	2001-09-18	Granted	United States of America	Sputtering Method For Forming Dielectric Films
09641160	6479404	2000-08-17	2002-11-12	Granted	United States of America	Process For Fabricating A Semiconductor Device Having A Metal Oxide Or A Metal Silicate Gate Dielectric Layer
10156242	6708574	2002-05-24	2004-03-23	Granted	United States of America	Abnormal Photoresist Line\(slSpace Profile Detection Through Signal Processing Of Metrology Waveform
09510015	6361614	2000-02-22	2002-03-26	Granted	United States of America	Method And Apparatus For Dark Spin Rinse/Dry Semiconductor Processing
09514832	6439968	2000-02-28	2002-08-27	Granted	United States of America	A Polishing Pad Having A Water-Repellant Film Thereon And A Method Of Manufacture Therefor
09650604	7439146	2000-08-30	2008-10-21	Granted	United States of America	Field Plated Resistor With Enhanced Kouting Area Thereover

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09483297	6465132	2000-01-14	2002-10-15	Granted	United States of America	Article Comprising Small Diameter Nanowires And Method For Making The Same
09378856	6187665	1999-08-23	2001-02-13	Granted	United States of America	A process For Deuterium Passivation And Hot Carrier Immunity
10675575	7556048	2003-09-30	2009-07-07	Lapsed	United States of America	In-Situ Removal Of Surface Impurities Prior TO Arsenic-Doped Polysilicon In The Fabrication Of Heterojuntion Biloplar Transistor
09426453	6297063	1999-10-25	2001-10-02	Granted	United States of America	In-Situ Nano-Interconnected Circuit Devices And Method For Making The Same
09364367	6153901	1999-07-30	2000-11-28	Granted	United States of America	Integrated Circuit Capacitor Including Anchored Plug
09366388	6560735	1999-08-03	2003-05-06	Granted	United States of America	Methods And Apparatus For Testing Integrated Circuits
10650395	7067882	2003-08-28	2006-06-27	Lapsed	United States of America	High quality factor spiral inductor that utilizes active negative capacitance
09521768	6319095	2000-03-09	2001-11-20	Granted	United States of America	Colloidal Suspension Of Abrasive Particles Containing Magnesium As CMP Slurry
09451053	086929	1999-11-30	2003-06-10	Granted	United States of America	Surface Treatment Anneal Of Hydrogenated Silicon-Oxy-Carbide Dielectric Layer
09334977	6417570	1999-06-17	2002-07-09	Granted	United States of America	Layered Dielectric Film Structure Suitable For Gate Dielectric Application In Sub\(mi0.25 ìm Technologies
09140275	6080625	1998-08-26	2000-06-27	Granted	United States of America	Method For Making Dual-Polysilicon Structures In Integrated Circuits
10723701	7183787	2003-11-26	2007-02-27	Granted	United States of America	Contact resistance device for improved process control
2003572051	4737933	2003-02-24	2011-05-13	Lapsed	Japan	Monitoring And Control Of A Fabrication Process
09653297	6548892	2000-08-31	2003-04-15	Granted	United States of America	Low K Dielectric Insulator and Method of Forming Semiconductor Circuit Structures
10026407	6730588	2001-12-20	_	Granted	United States of America	Method of forming SiGe gate electrode
09759120	6509242	2001-01-12	2003-01-21	Granted	United States of America	Heterojunction Bipolar Transistor
10736386	7653523	2003-12-15	2010-01-26	Lapsed	United States of America	Method For Calculating High-Resolution Wafer Parameter Profiles
09121284	6013958	1998-07-23	2000-01-11	Granted	United States of America	Apparatus and Method for Integrated Circuit With Variable Capacitor
10730554	6984869	2003-12-08	2006-01-10	Lapsed	United States of America	High performance diode implanted voltage controlled p-type diffusion resistor
09232418	6111750	1999-01-15	2000-08-29	Granted	United States of America	Electronic Apparatus
09236933	6283812	1999-01-25	2001-09-04	Granted	United States of America	Article Comprising Aligned, Truncated Carbon Nanotubes And Process For Fabricating Article
09277778	6218255	1999-03-29	2001-04-17	Granted	United States of America	Method Of Making A Capacitor
09911364	6844236	2001-07-23	2005-01-18	Granted	United States of America	Method And Structure For DC And RF Shielding Of Integrated Circuits
10644116	7245758	2003-08-20	2007-07-17	Granted	United States of America	Whole-wafer photoemission analysis
09311631	6358865	1999-05-14	2002-03-19	Granted	United States of America	Oxidation Of Silicon Using Fluorine Implant

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09363758	6153268	1999-07-29	2000-11-28	Granted	United States of America	Method For Producing Oriented Piezoelectric Films
09388297	6350659	1999-09-01	2002-02-26	Granted	United States of America	Semiconductor Device Having Regions Of Insulating Material Formed In A Semiconductor Substrate And Process Of Making The Device
09140270	6348393	1998-08-26	2002-02-19	Granted	United States of America	A Capacitor In An Integrated Circuit And A Method Of Manufacturing An Integrated Circuit
09153522	6103607	1998-09-15	2000-08-15	Granted	United States of America	Manufacture Of Mosfet Devices
10261463	6940151	2002-09-30	2005-09-06	Granted	United States of America	Silicon-Rich Low Thermal Budget Silicon Nitride For Integrated Circuits
10260693	6784478	2002-09-30	2004-08-31	Granted	United States of America	Plate Capacitor Structure And Fabrication Method Therefor In A Dual Damascene Process
09236966	6250984	1999-01-25	2001-06-26	Granted	United States of America	Article Comprising Enhanced Nanotube Emitter Structure And Process For Fabricating Article
09108848	6284413	1998-07-01	2001-09-04	Granted	United States of America	System and Method of Manufacturing Semicustom Reticles Using Reticle Primitives
10153231	6686662	2002-05-21	2004-02-03	Granted	United States of America	A Semiconductor Device Barrier Layer
09283528	6379868	1999-04-01	2002-04-30	Granted	United States of America	Lithographic Process For Device Fabrication Using Dark-Field Illumination
10953750	068290	2004-09-29	2006-06-27	Lapsed	United States of America	Thick Oxide Region In A Semiconductor Device
09082924	6192290	1998-05-21	2001-02-20	Granted	United States of America	System And Method Of Manufacturing Semicustom Integrated Circuits Using Reticle Primitives From A Library And Interconnect Reticles
09456210	6197663	1999-12-07	2001-03-06	Granted	United States of America	A Process For Fabricating Integrated Circuit Devices Having Thin Film Transistors
09226730	6107684	1999-01-07	2000-08-22	Granted	United States of America	Semiconductor Device Having a Signal Pin with Multiple Connections
08847704	6023093	1997-04-28	2000-02-08	Expired	United States of America	Deuterated Dielectric And Polysilicon Film-Based Semiconductor Devices And Method Of Manufacture Thereof
09080430	6002113	1998-05-18	1999-12-14	Granted	United States of America	Apparatus For Processing Silicon Device With Improved Temperature Control
10658017	6865435	2003-09-08	2005-03-08	Lapsed	United States of America	Method of translating a net description of an integrated circuit die
09152189	6101371	1998-09-12	2000-08-08	Granted	United States of America	Article Comprising An Inductor
08568040	5589416	1995-12-06	1996-12-31	Expired	United States of America	Process For Forming Integrated Capacitors
08555594	5648699	1995-11-09	1997-07-15	Expired	United States of America	Field Emission Devices Employing Improved Emitters On Metal Foil And Methods For Making Such Devices
09999848	6734081	2001-10-24	2004-05-11	Granted	United States of America	Shallow trench isolation structure for laser thermal processing
10668021	7081037	2003-09-22	2006-07-25	Lapsed	United States of America	Pad conditioner setup
10719195	6890804	2003-11-21	2005-05-10	Granted	United States of America	Metal-Oxide-Semiconductor Device Formed in Silicon-On-Insulator

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08957122	6556703	1997-10-24	2003-04-29	Expired	United States of America	Scanning Electron Microscope System And Method Of Manufacturing An Integrated Circuit
08538317	5552355	1995-10-03	1996-09-03	Expired	United States of America	Compensation Of The Temperature Coefficient Of The Dielectric Constant Of Barium Strontium Titanate
09280387	6323537	1999-03-29	2001-11-27	Granted	United States of America	A Capacitor For An Integrated Circuit
10675569	7137400	2003-09-30	2006-11-21	Granted	United States of America	Bypass Loop Gas Flow Calibration
						Fabrication Process For A Semiconductor Device Having A Metal Oxide Dielectric Material With A High Dielectric Constant, Annealed With A
10151887	6797525	2002-05-22	2004-09-28	Granted	United States of America	Buffered Anneal Process
09742855	6625250	2000-12-19	2003-09-23	Granted	United States of America	Optical Structures And Methods For X-Ray Applications
08534356	5642014	1995-09-27	1997-06-24	Expired	United States of America	Self-Powered Devices
09310701	6492647	1999-05-07	2002-12-10	Granted	United States of America	Improved Wehnelt Gun For Electron Lithography
08209930	5739562	1995-08-01	1998-04-14	Expired	United States of America	Combined Photogate And Photodiode Active Pixel Image Sensor
10180910	6847077	2002-06-25	2005-01-25	Granted	United States of America	Capacitor For A Semiconductor Device And Method For Fabrication Therefor
10767205	7037820	2004-01-30	2006-05-02	Granted	United States of America	Cross-Fill Pattern For Metal Fill Levels, Power-Supply Filtering, And Analog Circuit Shielding
09409115	6322934	1999-09-30	2001-11-27	Granted	United States of America	Method For Making Integrated Circuits Including Features With A Relatively Small Critical Dimension
10629496	6818516	2003-07-29	2004-11-16	Lapsed	United States of America	Selective high k dielectrics removal
09364366	6204186	1999-07-30	2001-03-20	Granted	United States of America	Method Of Making Integrated Circuit Capacitor Including Tapered Plug
08380774	5598056	1995-01-31	1997-01-28	Expired	United States of America	Multilayer Pillar Structure For Improved Field Emission Devices
08903974	6566224	1997-07-31	2003-05-20	Expired	United States of America	Process For Device Fabrication
08355787	5670376	1994-12-14	1997-09-23	Expired	United States of America	Methodology For Monitoring Solvent Quality
09178720	6218077	1998-10-26	2001-04-17	Granted	United States of America	Method Of Manufacturing An Integrated Circuit Using A Scanning System And A Scanning System
09209787	6339246	1998-12-11	2002-01-15	Granted	United States of America	Tungsten Silicide Nitride As An Electrode For Tantalum Pentoxide Devices
08431355	5620573	1995-04-28	1997-04-15	Expired	United States of America	Reduced Stress Tungsten Deposition
08581665	5681763	1995-12-29	1997-10-28	Expired	United States of America	Method For Making Bipolar Transistors Having Indium Doped Base
09430147	6294465	1999-10-29	2001-09-25	Granted	United States of America	Method For Making Integrated Circuits Having Features With Reduced Critical Dimensions
08350439	5545916	1994-12-06	1996-08-13	Expired	United States of America	High Q, Integrated Inductors
09388166	6436187	1999-09-01	06-80-2002	Granted	United States of America	Process For Fabricating Article Having Substantial Three-Dimensional Order
08751472	5736749	1996-11-19	1998-04-07	Expired	United States of America	Integrated Circuit Device With Inductor Incorporated Therein
09878820	6875702	2001-06-11	2005-04-05	Lapsed	United States of America	Plasma treatment system

0894874 5 09094920 6	5912498		*************************			
	)	1997-10-10	1999-06-15	Expired	United States of America	Article Comprising An Oxide Layer On GaN
	6200734	1998-06-15	2001-03-13	Granted	United States of America	METHOD FOR FABRICATING SEMICONDUCTOR DEVICES
	5656510	1994-11-22	1997-08-12	Expired	United States of America	Method For Manufacturing Gate Oxide Capacitors Including Wafer Backside Dielectric And Implantation Electron Flood
08775490 6	6017787	1996-12-31	2000-01-25	Expired	United States of America	Integrated Circuit With Twin Tub
08935121 5	981319	1997-09-22	1999-11-09	Expired	United States of America	Method Of Forming A T-Shaped Gate
08393494 5	5659181	1995-03-02	1997-08-19	Expired	United States of America	Article Comprising alpha-Hexathienyl
09151077	6150271	1998-09-10	2000-11-21	Granted	United States of America	Differential Temperature Control In Chemical Mechanical Polishing Processes
	5631462		1997-05-20	Expired	United States of America	Laser-Assisted Particle Analysis
09420157 6	6741019	1999-10-18	2004-05-25	Granted	United States of America	Article Comprising Aligned
98879926	6141050	1997-06-20	2000-10-31	Expired	United States of America	MOS Image Sensor
08366952 5	5589303	1994-12-30	1996-12-31	Expired	United States of America	Self-Aligned Opaque Regions For Attenuating Phase-Shifting Masks
08366529 5	5489552	1994-12-30	1996-02-06	Expired	United States of America	Multiple Layer Tungsten Deposition Process
08286606 5	5472562	1994-08-05	1995-12-05	Expired	United States of America	Method Of Etching Silicon Nitride
						Method Of Manufacturing An Integrated Circuit Using Chemical
	5967885		1999-10-19	Granted	United States of America	Mechanical Polishing
08862907 5	977582	1997-05-23	1999-11-02	Expired	United States of America	Capacitor Comprising Improved Taox-Based Dielectric
	5673180		1007-07-22	Fynirod	United States of America	Electron field emitters comprising particles cooled with low voltage emitting material
083321/9	623180	1994-10-31	1997-04-22	Expired	Officed States of Afficiated	בווונווון וומנבוומו
10455489	7429749	2003-06-04	2008-09-30	Granted	United States of America	Strained-silicon for CMOS device using amorphous silicon deposition or silicon epitaxial growth
	5532510	1	1996-07-02	Expired	United States of America	Reverse Side Etching for Producing Layers with Strain Variation
	5821147		1998-10-13	Expired	United States of America	Integrated Circuit Fabrication
20/280	5675100	1006-01-16	07-07-001	7001	United States of America	Article Comprising Complementary Circuit with Inorganic N-Channel and Organic P-Channel
	6491732	$\neg$	2002-12-10	Expired	United States of America	Wafer Handling Apparatus and Method
						Field Emission Display Having Corrugated Support Pillars and Method for
08381262 5	5561340	1995-01-31	1996-10-01	Expired	United States of America	Manufacturing
08932005	5903493	1997-09-17	1999-05-11	Expired	United States of America	Metal To Metal Capacitor Apparatus And Method For Making
10421421	7442113	2003-04-23	2008-10-28	Lapsed	United States of America	Visual wear confirmation polishing pad
09586384	6500729	2000-06-02	2002-12-31	Granted	United States of America	A Method For Reducing Dishing Related Issues During The Formation Of Shallow Trench Isolation Structures
						Silicon-On-Insulator (SOI) Semiconductor Structure With Trench Including
09611907	6538283	2000-02-07	2003-03-25	Granted	United States of America	A Conductive Layer
	6620720		2003-09-16	Granted	United States of America	Interconnections To Copper IC's
09499411 6	6404027	2000-02-07	2002-06-11	Granted	United States of America	High Dielectric Constant Gate Oxides For Silicon-Based Devices

United States of America United States of America United States of America United States of America Taiwan	AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
6187647         1999-10-12         2001-02-13         Granted         United States of America           6437392         1999-12-08         2002-08-20         Granted         United States of America           6329281         1999-12-03         2001-12-11         Granted         United States of America           6884524         2003-10-23         2002-03-17         Granted         United States of America           6884524         2003-10-23         2002-03-17         Granted         United States of America           1279888         2000-07-15         2002-08-11         Lapsed         Taiwan           NI-159012         2000-07-15         2002-08-01         Lapsed         Taiwan           NI-145928         2000-07-15         2004-08-01         Lapsed         Taiwan           NI-145941         2000-06-29         2004-06-21         Granted         Taiwan           NI-145942         2001-08-31         2001-08-11         Lapsed         Taiwan           NI-145942         2001-08-32         2003-09-11         Granted         Taiwan           NI-145942         2001-08-31         2001-08-11         Granted         Taiwan           NI-145942         2001-08-30         2003-09-11         Granted         Taiwan <tr< td=""><td>10631528</td><td>6794304</td><td>2003-07-31</td><td>2004-09-21</td><td>Granted</td><td>United States of America</td><td>Method and apparatus for reducing microtrenching for borderless vias created in a dual damascene process</td></tr<>	10631528	6794304	2003-07-31	2004-09-21	Granted	United States of America	Method and apparatus for reducing microtrenching for borderless vias created in a dual damascene process
6437392         1999-12-08         2002-08-20         Granted         United States of America           6329281         1999-12-03         2001-12-11         Granted         United States of America           6834524         2003-10-23         2005-05-17         Granted         United States of America           NI-151729         2000-12-04         2002-08-11         Lapsed         Taiwan           NI-150012         2000-07-15         2002-08-10         Lapsed         Taiwan           NI-150012         2000-07-15         2000-08-04         Granted         Taiwan           NI-150012         2000-07-15         2000-08-04         Granted         Taiwan           NI-150012         2000-08-30         2004-08-04         Granted         Taiwan           NI-145942         2000-08-31         2001-08-11         Lapsed         Taiwan           NI-145942         2001-08-30         2001-12-11         Granted         Taiwan           NI-145942         2001-08-30         2001-12-11         Granted         Taiwan           6         NI-180335         2001-08-30         2003-11-01         Lapsed         Taiwan           1         NI-180344         2001-08-31         2004-01-01         Granted         Taiwan	09416336	6187647	1999-10-12	2001-02-13	Granted	United States of America	Method Of Manufacturing Lateral High-Q Inductor For Semiconductor Devices
6329281   1999-12-03   2001-12-11   Granted   United States of America (6894524   2003-10-23   2005-05-17   Granted   United States of America (1279888   2003-05-30   2007-04-21   Lapsed   Taiwan (127988   2003-05-30   2007-04-21   Lapsed   Taiwan (127988   2003-05-30   2007-04-21   Lapsed   Taiwan (127988   2000-07-15   2002-08-01   Lapsed   Taiwan (1270012   2002-08-01   Lapsed   Taiwan (1270012   2002-08-10   2004-06-21   Granted   Taiwan (1270012   2002-08-11   2003-03-11   Lapsed   Taiwan (1270012   2000-07-31   2001-08-20   2004-06-21   Granted   Taiwan (127001-08-20   2001-08-20   2004-06-21   Lapsed   Taiwan (127001-08-20   2001-08-10   Lapsed   Taiwan (127001-08-20   2001-08-10   Lapsed   Taiwan (127001-08-20   2001-01-11   Lapsed   Taiwan (1273702   2003-02-11   Lapsed   Taiwan (1273702   2003-02-11   Lapsed   Taiwan (1273702   2003-02-11   Lapsed   Taiwan (1273702   2003-02-11   Lapsed   Taiwan (1273704   1999-04-01   2000-01-11   Lapsed   Taiwan (1273704   1999-03-20   1999-03-21   Lapsed   Taiwan (1273704   1999-04-01   2000-01-11   Lapsed   Taiwan (1273704   1999-03-20   1999-03-21   Lapsed   Taiwan (1273704   1999-03-21   Lapsed (1299-03-21   Lapsed (1299-03-2	09456807	6437392	1999-12-08	2002-08-20	Granted	United States of America	Article Comprising A Dielectric Material Of Zr-Ge-Ti-O Or Hf-Ge-Ti-O And Method Of Making The Same
6894524         2003-10-23         2005-05-17         Granted         United States of America           NI-151729         2000-12-04         2002-03-11         Lapsed         Taiwan           I279888         2003-05-30         2007-04-21         Lapsed         Taiwan           NI-159798         2000-07-15         2002-08-01         Lapsed         Taiwan           NI-159798         2000-07-15         2002-08-10         Lapsed         Taiwan           NI-159798         2000-07-15         2000-08-10         Lapsed         Taiwan           NI-159792         2000-08-10         2000-08-10         Granted         Taiwan           NI-1204341         2000-06-29         2004-06-21         Granted         Taiwan           NI-145942         2001-08-10         2001-06-11         Granted         Taiwan           NI-145942         2001-08-29         2001-06-21         Granted         Taiwan           NI-145942         2001-08-10         2001-06-11         2001-06-11         Granted         Taiwan           NI-145942         2001-08-12         2001-06-11         2001-08-11         2001-08-11         Lapsed         Taiwan           NI-138535         2001-08-12         2003-01-11         2003-01-11         2003-01	09454909	6329281	1999-12-03	2001-12-11	Granted	United States of America	Methods For Fabricating A Multilevel Interconnection For An Integrated Circuit Device Utilizing A Selective Overlayer
NI-151729   2000-12-04   2002-03-11   Lapsed Taiwan   NI-159788   2003-05-30   2007-04-21   Lapsed Taiwan   NI-159788   2003-07-15   2002-08-01   Lapsed Taiwan   NI-159012   2002-08-20   2004-03-04   Granted Taiwan   NI-204341   2003-10-30   2004-06-21   Granted Taiwan   NI-166224   2000-06-29   2004-06-21   Granted Taiwan   Inv. 193273   2001-04-11   2003-07-01   Lapsed Taiwan   Inv. 193273   2001-04-11   2003-07-01   Lapsed Taiwan   Inv. 193273   2001-04-14   2003-07-01   Lapsed Taiwan   Inv. 193273   2001-04-14   2008-09-01   Lapsed Taiwan   Inv. 193273   2001-04-14   2008-09-01   Lapsed Taiwan   Inv. 193278   2003-04-14   2008-09-01   Lapsed Taiwan   Inv. 193298   2004-06-09   2010-01-11   Lapsed Taiwan   Inv. 193998   2004-06-09   2010-01-11   Lapsed Taiwan   Inv. 193873   1999-03-29   2001-08-21   Granted Taiwan   Inv. 193873   1999-04-01   2000-10-1   Lapsed Taiwan   Inv. 193844   2000-10-1	10693078	6894524	2003-10-23	2005-05-17	Granted	United States of America	Daisy chain gang testing
1279888         2003-05-30         2007-04-21         Lapsed         Taiwan           NN-159798         2000-07-15         2002-08-01         Lapsed         Taiwan           S930362         2000-07-15         2002-08-0         Granted         Taiwan           S930362         2003-10-30         2005-08-16         Lapsed         United States of America           NN-145942         2000-06-29         2004-06-21         Granted         Taiwan           NN-166224         2001-08-13         2001-12-11         Granted         Taiwan           NN-189135         2001-08-30         2003-01-10         Lapsed         Taiwan           NN-189135         2001-08-30         2003-01-01         Lapsed         Taiwan           NN-189135         2001-08-30         2003-01-01         Lapsed         Taiwan           NN-138500         2001-08-30         2003-01-01         Lapsed         Taiwan           4         1319598         2003-02-16         2001-01-11         Lapsed         Taiwan           8659258         2003-02-16         2001-01-11         Lapsed         Taiwan           1273702         2003-09-27         2009-01-11         Granted         Taiwan           NI-138873         1999-04-01	89125762	NI-151729	2000-12-04	2002-03-11	Lapsed	Taiwan	A Process For Fabricating Integrated Circuit Devices Having Thin Film Transistors
17,19888   2003-05-30   Lapsed   Taiwan   17,19888   2000-07-15   2002-08-01   Lapsed   Taiwan   17,19012   2000-07-15   2002-08-01   Lapsed   Taiwan   17,19012   2002-08-20   2004-03-04   Granted   Taiwan   17,104341   2000-06-29   2004-06-21   Granted   Taiwan   17,145942   2000-06-29   2004-06-21   Granted   Taiwan   17,145942   2001-04-11   2003-03-18   Lapsed   Taiwan   18,00584   2001-08-30   2003-07-01   Lapsed   Taiwan   18,00584   2002-01-08   2004-01-01   Granted   Taiwan   18,00584   2003-01-10   Lapsed   Taiwan   18,00584   2003-02-18   2005-01-10   Lapsed   Taiwan   19,0059258   2003-02-18   2005-01-11   Lapsed   Taiwan   19,0059258   2003-02-19   2000-01-11   Lapsed   Taiwan   19,00598   2004-06-09   2010-01-11   Lapsed   Taiwan   19,00598   2004-06-09   2010-01-11   Lapsed   Taiwan   19,005-03-17   2003-09-17   2003-09-17   2003-09-17   2003-09-17   Granted   Taiwan   19,005-03-18   2001-08-21   Granted   Taiwan   19,005-03-19   2001-08-21   Canted   Taiwan   19,005-03-19   Canted   Canted   Taiwan   19,005-03-19   Canted   Canted				1	-	1	Capacitor For A Semiconductor Device And Method For Fabrication
NI-129736   2002-07-13   2002-08-10   Injust States of America   1011-100012   2002-08-20   2004-03-04   Granted   Taiwan   1011-100012   2002-08-20   2004-06-21   Granted   Taiwan   2000-06-29   2001-08-10   2003-07-01   Lapsed   Taiwan   2000-06-29   2001-08-10   2003-07-01   Lapsed   Taiwan   2000-07-08-30   2003-07-01   Lapsed   Taiwan   2000-07-08   2004-01-01   Granted   Taiwan   2003-04-14   2008-09-01   Lapsed   Taiwan   2003-04-14   2008-09-01   Lapsed   Taiwan   2003-02-18   2003-01-11   Lapsed   Taiwan   2003-02-18   2003-01-11   Lapsed   Taiwan   2003-09-24   2003-01-11   Lapsed   Taiwan   2003-09-24   2003-01-11   Lapsed   Taiwan   2003-09-10-11   Granted   Taiwan   2003-09-10-11   Lapsed   Taiwan   2003-09-10-11   Laps	92114/85	12/9888	2003-05-30	2007-04-21	Lapsed	Taiwan	Ineretor Improved Wahnalt Gun Ear Elactron Lithography
NI-19012   2002-08-20   2004-03-04   Granted   Granted	40000T60	06/6CT-INI	CT-//-D/07	2007-001	rapseu		Improved Wellier Call of Electron Entiregraphy
NI-145942   2003-08-10   1948644   1948644   1948644   1948644   1948644   1948644   1948644   1948644   1948	91118815	NI-190012	2002-08-20	2004-03-04	Granted	laiwan	A semiconductor Device Barrier Layer
NI-204341         2000-06-29         2004-06-21         Granted         Taiwan           NI-145942         2000-03-31         2001-12-11         Granted         Taiwan           6         NI-166224         2001-04-11         2003-03-18         Lapsed         Taiwan           6         NI-189135         2001-08-29         2003-11-01         Lapsed         Taiwan           1         NI-189373         2001-08-30         2003-07-01         Lapsed         Taiwan           1         NI-138509         2003-04-14         2008-09-01         Lapsed         Taiwan           4         1319598         2003-02-16         2001-12-05         Lapsed         Taiwan           8         1315909         2003-09-24         2001-01-11         Lapsed         Taiwan           1273702         2003-09-24         2001-01-11         Granted         Taiwan           1273702         2003-09-24         2001-01-11         Granted         Taiwan           NI-12866         1999-04-01         2000-11-01         Granted         Taiwan           NI-152144         2000-11-01         Lapsed         Taiwan	1069816/	6930362	2003-10-30	2005-08-16	Lapsed	United States of America	Carcium doped polysilicon gate electrodes
NI-145942         2000-03-31         2001-12-11         Granted         Taiwan           NI-166224         2001-04-11         2003-03-18         Lapsed         Taiwan           6         NI-189135         2001-08-29         2003-11-01         Lapsed         Taiwan           1         NI-189373         2001-08-30         2003-07-01         Lapsed         Taiwan           1         NI-138503         2002-01-08         2004-01-01         Granted         Taiwan           1         NI-138500         2000-02-16         2001-12-05         Lapsed         Taiwan           4         1315509         2003-02-16         2001-12-05         Lapsed         Taiwan           1273702         2003-09-17         2001-01-11         Lapsed         Taiwan           1273702         2003-09-17         2001-01-11         Granted         Taiwan           NI-138873         1999-03-29         2001-08-21         Granted         Taiwan           NI-122696         1999-04-01         2000-11-01         Granted         Taiwan           NI-152144         12000-11-01         Lapsed         Taiwan	89112388	NI-204341	2000-06-29	2004-06-21	Granted	Taiwan	Semiconductor Device Free Of LDD Regions
NI-166224   2001-04-11   2003-03-18   Lapsed   Taiwan     NI-166224   2001-04-11   2003-03-18   Lapsed   Taiwan     NI-180535   2001-08-30   2003-07-01   Lapsed   Taiwan     1	89106001	NI-145942	2000-03-31	2001-12-11	מיים ביים	Taiwan	Apparatus And Method For Continuous Delivery And Conditioning Of A
NI-166224         2001-04-11         2003-03-18         Lapsed         Taiwan           6         NI-189135         2001-08-29         2003-11-01         Lapsed         Taiwan           1         NI-189135         2001-08-29         2003-11-01         Lapsed         Taiwan           1         NI-193273         2002-01-08         2004-01-01         Granted         Taiwan           1         NI-138500         2002-01-08         2004-01-01         Lapsed         Taiwan           4         1319598         2003-02-18         2001-01-11         Lapsed         Taiwan           4         1319598         2003-02-18         2010-01-11         Lapsed         Taiwan           1273702         2003-09-17         2007-02-11         Granted         Taiwan           NI-128873         1999-04-01         2001-08-21         Granted         Taiwan           NI-12244         2000-11-01         Lapsed         Taiwan	TOOOTEO	746647-141	TC-CO-0007	11-71-1007	Glalifeu		
6         NI-189135         2001-08-29         2003-11-01         Lapsed         Taiwan           1         NI-180535         2001-08-30         2003-07-01         Lapsed         Taiwan           1         NI-193273         2002-01-08         2004-01-01         Granted         Taiwan           1         1300584         2003-04-14         2008-09-01         Lapsed         Taiwan           1         1300584         2000-02-16         2001-12-05         Lapsed         Taiwan           4         1319598         2003-02-18         2005-10-25         Lapsed         Taiwan           4         1315909         2003-09-17         2007-01-11         Lapsed         Taiwan           1273702         2003-09-17         2007-02-11         Lapsed         Taiwan           NI-138873         1999-04-01         2000-11-01         Lapsed         Taiwan           NI-122696         1999-04-01         2000-11-01         Lapsed         Taiwan           NI-152144         2000-11-03         Lapsed         Taiwan	90108664	NI-166224	2001-04-11	2003-03-18	Lapsed	Taiwan	Local Area Alloying For Preventing Dishing Of Copper During Chemical Mechannical Polishing (CMP)
NI-180535         2001-08-30         2003-07-01         Lapsed Lapsed Lapsed Taiwan           1         NI-193273         2002-01-08         2004-01-01         Granted Granted Taiwan           1300584         2002-01-08         2004-01-01         Lapsed Taiwan           NI-138500         2000-02-16         2001-12-05         Lapsed Lapsed Laiwan           4         1319598         2003-02-18         2005-10-25         Lapsed Laiwan           1315909         2003-09-24         2001-01-11         Lapsed Taiwan           1273702         2003-09-17         2007-02-11         Lapsed Taiwan           NI-138873         1999-03-29         2001-08-21         Granted Taiwan           NI-122696         1999-04-01         2000-11-01         Lapsed Taiwan           NI-152144         2000-11-01         Lapsed Taiwan	090121356	NI-189135	2001-08-29	2003-11-01	Lapsed	Taiwan	Field Plated Resistor With Enhanced Routing Area Thereover
1         NI-193273         2002-01-08         2004-01-01         Granted         Taiwan           I300584         2003-04-14         2008-09-01         Lapsed         Taiwan           NI-138500         2000-02-16         2001-12-05         Lapsed         Taiwan           4         I319598         2004-06-09         2010-01-11         Lapsed         Taiwan           1315909         2003-09-24         2009-10-11         Granted         Taiwan           1273702         2003-09-17         2007-02-11         Lapsed         Taiwan           NI-138873         1999-03-29         2001-08-21         Granted         Taiwan           NI-122696         1999-04-01         2000-11-01         Lapsed         Taiwan           NI-152144         2000-11-31         2002-03-21         Lapsed         Taiwan	90121457	NI-180535	2001-08-30	2003-07-01	Lapsed	Taiwan	Low K Dielectric Insulator and Method of Forming Semiconductor Circuit Structures
I300584       2003-04-14       2008-09-01       Lapsed       Taiwan         NI-138500       2000-02-16       2001-12-05       Lapsed       Taiwan         4       I319598       2003-02-18       2005-10-25       Lapsed       Taiwan         1315909       2004-06-09       2010-01-11       Lapsed       Taiwan         1273702       2003-09-24       2009-10-11       Granted       Taiwan         NI-138873       1999-03-29       2001-08-21       Granted       Taiwan         NI-122696       1999-04-01       2000-11-01       Lapsed       Taiwan         NI-152144       2000-11-13       2002-03-21       Lapsed       Taiwan	091100151	NI-193273	2002-01-08	2004-01-01	Granted	Taiwan	Heterojunction Bipolar Transistor
NI-138500         2000-02-16         2001-12-05         Lapsed         Taiwan           4         1319598         2003-02-18         2005-10-25         Lapsed         United States of America           1315909         2003-09-24         2010-01-11         Lapsed         Taiwan           1273702         2003-09-17         2007-02-11         Lapsed         Taiwan           NI-138873         1999-03-29         2001-08-21         Granted         Taiwan           NI-122696         1999-04-01         2000-11-01         Lapsed         Taiwan           NI-122144         2000-11-31         2002-03-21         Lapsed         Taiwan	92108572	1300584	2003-04-14	2008-09-01	Lapsed	Taiwan	Overlay Metrology Using Scatterometry Profiling
4       1319598       2003-02-18       2005-10-25       Lapsed       United States of America         4       1319598       2004-06-09       2010-01-11       Lapsed       Taiwan         1315909       2003-09-24       2009-10-11       Granted       Taiwan         1273702       2003-09-17       2007-02-11       Lapsed       Taiwan         NI-138873       1999-03-29       2001-08-21       Granted       Taiwan         NI-122696       1999-04-01       2000-11-01       Lapsed       Taiwan         NI-152144       2000-11-3       2002-03-21       Lapsed       Taiwan	89100425	NI-138500	2000-02-16	2001-12-05	Lapsed	Taiwan	Method For Making An Integrated Circuit Including Alignment Marks
4         1319598         2004-06-09         2010-01-11         Lapsed         Taiwan           1315909         2003-09-24         2009-10-11         Granted         Taiwan           1273702         2003-09-17         2007-02-11         Lapsed         Taiwan           NI-138873         1999-03-29         2001-08-21         Granted         Taiwan           NI-122696         1999-04-01         2000-11-01         Lapsed         Taiwan           NI-152144         2000-11-13         2002-03-21         Lapsed         Taiwan	10368520	6959258	2003-02-18	2005-10-25	Lapsed	United States of America	Methods and structure for IC temperature self-monitoring
1315909   2003-09-24   2009-10-11   Granted   Taiwan   2003-09-17   2007-02-11   Lapsed   Taiwan   2003-09-17   2007-02-11   Granted   Taiwan   1999-04-01   2000-11-01   Lapsed   Taiwan   NI-122696   1999-04-01   2000-11-01   Lapsed   Taiwan   NI-152144   2000-11-13   2002-03-21   Lapsed   Taiwan   Taiwan	093116604	1319598	2004-06-09	2010-01-11	Lapsed	Taiwan	Metal-Oxide-Semiconductor Device Formed in Silicon-On-Insulator
1273702   2003-09-17   2007-02-11   Lapsed   Taiwan   1999-03-29   2001-08-21   Granted   Taiwan   I122696   1999-04-01   2000-11-01   Lapsed   Taiwan   I152144   2000-11-13   2002-03-21   Lapsed   Taiwan   Iawan   Iawan	92126350	1315909	2003-09-24	2009-10-11	Granted	Taiwan	Silicon-Rich Low Thermal Budget Silicon Nitride For Integrated Circuits
NI-138873       1999-03-29       2001-08-21       Granted       Taiwan         NI-122696       1999-04-01       2000-11-01       Lapsed       Taiwan         NI-152144       2000-11-13       2002-03-21       Lapsed       Taiwan	92125649	1273702	2003-09-17	2007-02-11	Lapsed	Taiwan	Plate Capacitor Structure And Fabrication Method Therefor In A Dual Damascene Process
NI-122696 1999-04-01 2000-11-01 Lapsed Taiwan NI-152144 2000-11-13 2002-03-21 Lapsed Taiwan	88104885	NI-138873	1999-03-29	2001-08-21	Granted	Taiwan	Method Of Eliminating Agglomerate Particles In A Polishing Slurry
NI-152144 2000-11-13 2002-03-21 Lapsed Taiwan	88105177	NI-122696	1999-04-01	2000-11-01	Lapsed	Taiwan	Apparatus For Processing Silicon Device With Improved Temperature Control
	89115497	NI-152144	2000-11-13	2002-03-21	Lapsed	Taiwan	Methods And Apparatus For Testing Integrated Circuits

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
89107369	NI-148715	2000-04-19	2002-01-11	Lapsed	Taiwan	A Method Of Forming A Multi-Layered Dual-Polysilicon Structure
093113007	1325158	2004-05-07	2010-05-21	Lapsed	Taiwan	Split-Gate Metal-Oxide-Semiconductor Device
1020010053350	10-861665	2001-08-31	2008-09-29	Lapsed	Korea, Republic of (KR)	An Integrated Circuit Including ESD Circuits For A Multi-Chip Module And A Method Therefor
1020010052999	10-870256	2001-08-30	2008-11-19	Granted	Korea, Republic of (KR)	Field Plated Resistor With Enhanced Routing Area Thereover
93129464	1362098	2004-09-29	2012-04-11	Lapsed	Taiwan	Inductor Formed In An Integrated Circuit
						Low K Dielectric Insulator and Method of Forming Semiconductor Circuit
1020010053414	853360	2001-08-31	2008-08-14	Lapsed	Korea, Republic of (KR)	Structures
1020000024335	850034	2000-02-08	2008-07-29	Lapsed	Korea, Republic of (KR)	Improved Wehnelt Gun For Electron Lithography
						Process For Semiconductor Device Fabrication Having Copper
1019990035378	711526	1999-08-25	2007-04-19	Lapsed	Korea, Republic of (KR)	Interconnects
1020000025275	695028	2000-05-12	2007-03-08	Lapsed	Korea, Republic of (KR)	Damascene Capacitors For Integrated Circuits
19990017990	335703	1999-05-19	2002-04-24	Lapsed	Korea, Republic of (KR)	Method Of Eliminating Agglomerate Particles In A Polishing Slurry
	392278	2000-06-16	2003-07-09	Lapsed	Korea, Republic of (KR)	Process For Fabricating Vertical Transistors
1019990003869	0324072	1999-02-05	2002-01-29	Granted	Korea, Republic of (KR)	Electronic Apparatus
9842256	516252	1998-10-09	2005-09-06	Lapsed	Korea, Republic of (KR)	Article Comprising An Oxide Layer On GaN
20000073674	0437743	2000-12-06	2004-06-17	pasae	Korea. Republic of (KR)	A Method Of Forming An Alignment Feature In Or On A Multi-Layered Semiconductor Structure
10358968	6986972	2003-02-04	2006-01-17	lapsed	United States of America	Alternating aperture phase-shift mask fabrication method
	1	10 20 007	10000	5		
						Semiconductor Device Having Regions Of Insulating Material Formed In A
20000051024	456705	2000-08-31	2004-11-02	Granted	Korea, Republic of (KR)	Semiconductor Substrate And Process Of Making The Device
1019990046565	598471	1999-10-26	50-20-9002	pasae	Korea. Republic of (KR)	Method Of Manufacturing An Integrated Circuit Using A Scanning System And A Scanning System
1020000046601	421757	2000-08-11	2004-02-25	Lapsed	Korea, Republic of (KR)	Electrochemical Abatement Of Perfluorinated Compounds
1019990035568	705308	1999-08-26	2007-04-03	Lapsed	Korea, Republic of (KR)	Method For Making Dual-Polysilicon Structures In Integrated Circuits
1019990058177	716436	1999-12-16	2007-05-03	Granted	Korea, Republic of (KR)	Deep Sub-Micron Metal Etch With In-Situ Hard Mask Etch
						Device And Method Of Fabricating Vias For ULSI Metallization And
002654	307421	1999-01-28	2001-08-21	Lapsed	Korea, Republic of (KR)	Interconnect
9840192	298970	1998-09-28	2001-06-05	Lapsed	Korea, Republic of (KR)	Silicon IC Contacts Using Composite TiN Barrier Layer
9781732	554648	1997-12-31	2006-02-16	Lapsed	Korea, Republic of (KR)	Integrated Circuit With Twin Tub
20000044542	687979	2000-08-01	2007-02-21	Lapsed	Korea, Republic of (KR)	Methods And Apparatus For Testing Integrated Circuits
1020040078024	10-1045195	2004-09-30	2011-06-23	Granted	Korea, Republic of (KR)	Inductor Formed In An Integrated Circuit
20050090978	10-1206628	2005-09-29	2012-11-23	Granted	Korea, Republic of (KR)	Thick Oxide Region In A Semiconductor Device
2001112078	4548759	2001-04-11	2010-07-16	papar	Japan	Local Area Alloying For Preventing Dishing Of Copper During Chemical Mechannical Polishing (CMP)
20214	00.00	11 10 1007	21 (2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2			

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
2000373648	5208335	2000-12-08	2013-03-01	Lapsed	Japan	Article Comprising A Dielectric Material Of Zr-Ge-Ti-O Or Hf-Ge-Ti-O And Method Of Making The Same
10392206	6897673	2003-03-19	2005-05-24	Granted	United States of America	Method and integrated circuit for capacitor measurement with digital readout
11353614	4347479	1999-12-13	2009-07-24	Lapsed	Japan	Tungsten Silicide Nitride As An Electrode For Tantalum Pentoxide Devices
1020030033218	10-1003958	2003-05-24	2010-12-20	Granted	Korea, Republic of (KR)	Abnormal Photoresist Line/Space Profile Detection Through Signal Processing of Metrology Waveform
11263647	3725742	1999-09-17	2005-09-30	Lapsed	Japan	Method Of Making An Article Comprising An Oxide Layer On A GaAs- Based Semiconductor Body
2000152242	3445557	2000-05-24	2003-06-27	Granted	Japan	Titanium-Tantalum Barrier Layer Film And Method For Forming The Same
2000003096	3581285	2000-01-12	2004-07-30	Lapsed	Japan	Method For Making An Integrated Circuit Including Alignment Marks
90120871	NI-179943	2001-08-24	2003-06-21	Lapsed	Taiwan	An Integrated Circuit Including ESD Circuits For A Multi-Chip Module And A Method Therefor
89125642	NI-165332	2000-12-01	2002-10-01	Pasde	Taiwan	A Method Of Forming An Alignment Feature In Or On A Multi-Layered Semiconductor Structure
92108571	1279872	2003-04-14	2007-04-21	Lapsed	Taiwan	Abnormal Photoresist Line/Space Profile Detection Through Signal Processing of Metrology Waveform
89100157	NI-144336	2000-01-06	2002-03-06	Lapsed	Taiwan	Method For Making An Integrated Circuit Capacitor Including Tantalum Pentoxide
10287056	3023090	1998-10-08	2000-01-14	Lapsed	Japan	Article Comprising An Oxide Layer On GaN
11135599	3550315	1999-05-17	2004-04-30	Lapsed	Japan	Apparatus For Processing Silicon Device With Improved Temperature Control
88118471	NI-129146	1999-10-26	2001-04-01	Lapsed	Taiwan	Method Of Manufacturing An Integrated Circuit Using A Scanning System And A Scanning System
88114626	NI-151235	1999-08-26	2002-03-01	Lapsed	Taiwan	Method For Making Dual-Polysilicon Structures In Integrated Circuits
87113667	NI-143565	1998-08-19	2001-10-21	Lapsed	Taiwan	Article Comprising An Oxide Layer On GaN
10303471	3720201	1998-10-26	2005-09-16	Lapsed	Japan	Scanning Electron Microscope System And Method Of Manufacturing An Integrated Circuit
11005911	3062485	1999-01-13	2000-04-28	Lapsed	Japan	Semiconductor Device
09714000	2962099	2000-11-15	2003-08-19	Granted	United States of America	Process for forming planarized isolation trench in integrated circuit structure on semiconductor substrate
10106377	3737277	1998-04-16	2005-11-04	Granted	Japan	Deuterated Dielectric And Polysilicon Film-Based Semiconductor Devices And Method Of Manufacture Thereof

08262805         3530319         1996-10-03         2004-1141016         3550316         1999-05-21         2006-19         2006-1141016         3550316         1999-06-19         2007-10-16         2001-10	2004-03-05 2004-04-30 2006-11-10 2005-03-11		) nenel	Compensation Of The Temperature Coefficient Of The Dielectric Constant
3550316       1999-05-21         3878744       1999-06-19         3655497       1999-06-19         3655497       1999-06-19         3153163       1997-10-16         3253908       1997-12-26         3253908       1997-12-26         3253908       1997-12-26         3253908       1997-12-26         3353908       1997-12-11         3755       803489       2001-04-09         30505       671722       1999-05-14         373819       1998-08-25         373819       1998-04-28         60838       516245       1997-11-18         21415       697963       2001-07-06         40533       753788       2001-07-06         40533       753788       2003-09-30         67833       10-0977947       2003-09-30         67833       10-988446       2003-09-30         67833       10-109907       2004-09-23	2004-04-30 2006-11-10 2005-03-11	Expired		Of Barium Strontium Titanate
3878744       1998-06-19         3655497       1999-06-08         3655497       1999-06-08         3253908       1999-07-22         3253908       1997-10-16         3253908       1997-12-26         1368258       2005-08-24         13575       803489       2001-04-09         502       632613       1999-05-14         17300       304031       1998-08-25         160838       516245       1998-04-28         60038       516245       1997-11-18         21415       697963       2001-07-06         40533       753788       2003-09-30         6838379       2003-09-30         67833       10-988446       2003-09-30         67833       10-988446       2003-09-33	2006-11-10	Lapsed	Japan	Method Of Eliminating Agglomerate Particles In A Polishing Slurry
3655497       1999-06-08         3699301       1999-07-22         3153163       1997-10-16         3253908       1997-10-16         3253908       1997-12-26         1368258       2005-08-24         14579       857727       2001-04-09         17300       304031       1999-05-15         17300       304031       1998-04-28         60838       516245       1997-11-18         21415       697963       2000-04-22         40533       753788       2001-07-06         6838379       2003-05-30         67833       10-0977947       2003-05-20         67833       10-988446       2003-09-30	2005-03-11	Granted	Japan	MOS Image Sensor
3699301     1999-07-22       3153163     1997-10-16       3253908     1997-10-16       1368258     2005-08-24       1368258     2005-08-24       136926     2003-06-25       13692     2001-04-09       13692     1999-12-11       13692     1999-05-14       147300     304031     1999-05-14       1502     632613     1999-05-14       1503     373819     1998-04-28       160838     516245     1997-11-18       121415     697963     2000-04-22       40533     753788     2001-07-06       6838379     2003-09-30       67833     10-0977947     2003-05-20       67833     10-988446     2003-09-30       67833     10-109907     2004-09-23		Lapsed	Japan	Single Crystal Silicon On Polycrystalline Silicon Integrated Circuits
3153163     1997-10-16       3253908     1997-12-26       1368258     2005-08-24       138579     857727     2001-04-09       156953     671722     1999-05-14       157300     304031     1999-09-15       160838     516245     1998-04-28       160838     516245     1999-01-14       140533     753788     2000-04-22       160539     2003-09-30       16053     2003-09-30       16053     10-0977947     2003-09-30       1605     2003-09-30       1605     2003-09-30       1605     2003-09-30       1605     2003-09-30       1605     2003-09-30       1605     2003-09-30       1605     2003-09-30       1605     2003-09-30       1605     2003-09-30	2005-07-15	PesdeT	Japan	Apparatus and Method for Integrated Circuit With Variable Capacitor
3253908       1997-12-26         1368258       2005-08-24         803489       2003-06-25         857727       2001-04-09         671722       1999-05-14         304031       1999-05-14         373819       1998-04-28         516245       1997-11-18         697963       2000-04-22         753788       2001-07-06         10-0977947       2003-09-30         10-988446       2003-09-30         10-109907       2003-09-33	2001-01-26	Lapsed	Japan	Integrated Circuit Device With Inductor Incorporated Therein
368258   2005-08-24   803489   2003-06-25   857727   2001-04-09   671722   1999-09-15   304031   1999-05-14   373819   1998-04-28   516245   1997-11-18   697963   2000-04-22   753788   2001-07-06   753788   2003-09-30   10-0977947   2003-09-30   10-988446   2003-09-33   2004-09-23   2004-04-23   2004-04-23   2004-04-23   2004-04-23   2004-04-23   2004-04-23   2004-04-23   2004-04-23   2004-04-23   2004-04-23   2004-04-23   2004-04-23   2004-04-23   2004-04-23   2004-04-23   2004-04-23   2004-04-23   2004-04-23   2004-04-23   2004-	2001-11-22	Granted	Japan	Integrated Circuit With Twin Tub
803489       2003-06-25         857727       2001-04-09         671722       1999-12-11         632613       1999-09-15         304031       1999-05-14         373819       1998-04-28         516245       1997-11-18         697963       2000-04-22         753788       2001-07-06         10-0977947       2003-09-30         10-988446       2003-09-30         10-1099077       2003-09-30	2012-07-11	Lapsed	Taiwan	Guard Ring for Improved Matching
857727     2001-04-09       671722     1999-12-11       632613     1999-09-15       304031     1999-05-14       373819     1998-08-25       516245     1998-04-28       516245     1997-11-18       697963     2000-04-22       753788     2001-07-06       10-0977947     2003-09-30       10-988446     2003-05-20       10-109907     2004-09-23	2008-02-04	Lapsed	Korea, Republic of (KR)	Capacitor For A Semiconductor Device And Method For Fabrication Therefor
671722     1999-12-11       632613     1999-09-15       304031     1999-05-14       373819     1998-08-25       637633     1998-04-28       516245     1997-11-18       697963     2000-04-22       753788     2001-07-06       753788     2003-09-30       10-0977947     2003-09-30       10-988446     2003-09-30       10-109907     2003-09-30	2008-09-03		Korea, Republic of (KR)	Interconnections To Copper IC's
632613     1999-09-15       304031     1999-05-14       373819     1998-08-25       0307339     1998-04-28       516245     1997-11-18       697963     2000-04-22       753788     2001-07-06       10-0977947     2003-09-30       10-988446     2003-09-30       10-1099907     2003-09-23	2007-01-15	Papsed	Korea, Republic of (KR)	Tungsten Silicide Nitride As An Electrode For Tantalum Pentoxide Devices
304031     1999-05-14       373819     1998-08-25       0307339     1998-04-28       516245     1997-11-18       697963     2000-04-22       753788     2001-07-06       10-0977947     2003-09-30       10-988446     2003-09-30       10-1099907     2004-09-23	2006-09-28	Lapsed	Korea, Republic of (KR)	Manufacture Of Mosfet Devices
373819     1998-08-25       0307339     1998-04-28       516245     1997-11-18       697963     2000-04-22       753788     2001-07-06       10-0977947     2003-09-30       10-988446     2003-09-30       10-109907     2003-09-30	2001-07-18	Lapsed	Korea, Republic of (KR)	Apparatus For Processing Silicon Device With Improved Temperature Control
0307339     1998-04-28       516245     1997-11-18       697963     2000-04-22       753788     2001-07-06       10-0977947     2003-09-30       10-988446     2003-09-30       10-1099907     2004-09-23	2003-02-13	Lapsed	Korea, Republic of (KR)	THIN FILM CAPACITORS AND PROCESS FOR MAKING THEM
516245     1997-11-18       697963     2000-04-22       753788     2001-07-06       6838379     2003-09-30       10-988446     2003-05-20       10-1099907     2004-09-23	2001-08-20	Lapsed	   Korea, Republic of (KR)	Deuterated Dielectric And Polysilicon Film-Based Semiconductor Devices And Method Of Manufacture Thereof
697963     2000-04-22       753788     2001-07-06       6838379     2003-09-30       10-0977947     2003-05-20       10-988446     2003-09-30       10-109907     2004-09-23	2005-09-06			Integrated Circuit Device With Inductor Incorporated Therein
753788       2001-07-06         6838379       2003-09-30         10-0977947       2003-05-20         10-988446       2003-09-30         10-109907       2004-09-23	2007-03-15	Lapsed	Korea, Republic of (KR)	A Method Of Forming A Multi-Layered Dual-Polysilicon Structure
6838379 2003-09-30 10-0977947 2003-05-20 33 10-988446 2003-09-30 10-1099907 2004-09-23	2007-08-24	Lapsed	Korea, Republic of (KR)	Silicon-On-Insulator (SOI) Semiconductor Structure With Trench Including A Conductive Layer
10-0977947     2003-05-20       33     10-988446     2003-09-30       10-1099907     2004-09-23	2005-01-04	Granted	F B United States of America	Process for reducing impurity levels, stress, and resistivity, and increasing grain size of copper filler in trenches and vias of integrated circuit structures to enhance electrical performance of copper filler
33 10-988446 2003-09-30 10-1099907 2004-09-23	2010-08-18	Granted	Korea, Republic of (KR)	A Semiconductor Device Barrier Layer
10-1099907	2010-10-12	Lapsed	Korea, Republic of (KR)	Plate Capacitor Structure And Fabrication Method Therefor In A Dual Damascene Process
	2011-12-21	Lapsed	Korea, Republic of (KR)	Metal-Oxide-Semiconductor Device Including A Buried Lightly-Doped Drain Region
2003334485 5039267 2003-09-26 2012-	2012-07-13	Lapsed	Japan	Plate Capacitor Structure And Fabrication Method Therefor In A Dual Damascene Process
09580939 6527867 2000-05-30 2003-	2003-03-04	Granted	United States of America	Method for enhancing anti-reflective coatings used in photolithography of electronic devices

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
2000265144	3958506	2000-09-01	2007-05-18	Lapsed	Japan	Semiconductor Device Having Regions Of Insulating Material Formed In A Semiconductor Substrate And Process Of Making The Device
11024534	3084015	1999-02-02	2000-06-30	Lapsed	Japan	Electronic Apparatus
10275117	3386385	1998-09-29	2003-01-10	Lapsed	Japan	Silicon IC Contacts Using Composite TiN Barrier Layer
10140989	3464607	1998-05-22	2003-08-22	Granted	Japan	Capacitor Comprising Improved Taox-Based Dielectric
	1	1 0			1	A Method Of Forming An Alignment Feature In Or On A Multi-Layered
20003/2411	4/4953/	7000-17-0/	/7-50-TT07		Japan	Sellicollation Stratione Manifacture Of Mocfet Devices
11250500	3774088	1999-09-14	2006-02-24		Japan	Ivialiulacture Of Moster Devices
09146787	3550272	1997-06-04	2004-04-30	Lapsed	Japan	Method For Producing Tapered Lines
10453118	6864141	2003-06-03	2005-03-08	Granted	United States of America	Method of incorporating nitrogen into metal silicate based dielectrics by energized nitrogen ion beams
10406847	7005217	2003-04-04	2006-02-28	Lapsed	United States of America	Chromeless phase shift mask
2004283352	4948756	2004-09-29	2012-03-16	Lapsed	Japan	Inductor Formed In An Integrated Circuit
10290437	6837967	2002-11-06	2005-01-04	Granted	United States of America	Method and apparatus for cleaning deposited films from the edge of a wafer
2003145567		2003-05-23	2012-04-06	Lapsed	Japan	Abnormal Photoresist Line/Space Profile Detection Through Signal Processing of Metrology Waveform
2004144248	4791706	2004-05-14	2011-07-29	Lapsed	Japan	Split-Gate Metal-Oxide-Semiconductor Device
2005277005		2005-09-26		Abandoned	Japan	Thick Oxide Region In A Semiconductor Device
2004333824	5378635	2004-11-18	2013-10-04	Lapsed	Japan	Metal-Oxide-Semiconductor Device Formed in Silicon-On-Insulator
09735084		2000-12-11	2003-07-01	Lapsed	United States of America	Etch resistant shallow trench isolation in a semiconductor wafer
2000120437	4038530	2000-04-21	2007-11-16	Granted	Japan	A Method Of Forming A Multi-Layered Dual-Polysilicon Structure
2000093711	3387888	2000-03-30	2003-01-10	Lapsed	Japan	Lithographic Process For Device Fabrication Using Dark-Field Illumination
2005266157	494414	2005-09-14	2012-03-09	Lapsed	Japan	Guard Ring for Improved Matching
2005101096430	ZL200510109643.0	2005-09-14	2012-05-30	Lapsed	China	Guard Ring for Improved Matching
200510078169X	ZL200510078169.X	2005-06-17	2009-09-30	Lapsed	China	Thick Oxide Region In A Semiconductor Device
,						Integrated Circuit Structure Having Low Dielectric Constant Material and
10153011 09088801	6211517	2002-05-21 1998-06-02	2001-04-03	Abandoned Granted	United States of America United States of America	Having Silicon Oxynitride Caps Over Closely Spaced Apart Metal Lines Electron beam fault detection of semiconductor devices
2004278820	5547361	2004-09-27	2014-05-23	Lapsed	Japan	Metal-Oxide-Semiconductor Device Including A Buried Lightly-Doped Drain Region
						Process For Fabricating A Semiconductor Device Having A Metal Oxide Or
2001247517	5177924	2001-08-17	2013-01-18	Lapsed	Japan	A Metal Silicate GateDielectric Layer
2002274695	5179693	2002-09-20	2013-01-18	Lapsed	Japan	Multiple Operating Voltage Vertical Replacement-Gate (VRG) Transistor

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
2001261004	5176050	2001-08-30	2013-01-18	Lapsed	Japan	Field Plated Resistor With Enhanced Routing Area Thereover
2006345124	5579358	2006-12-22	2014-07-18	Lapsed	Japan	Robust Shallow Trench Isolation Structures And A Method For Forming Shallow Trench Isolation Structures
2002270858	4797185	2002-09-18	2011-08-12	Lapsed	Japan	Bipolar Junction Transistor Compatible With Vertical Replacement Gate Transistors
09108092	6175124	1998-06-30	2001-01-16	Granted	United States of America	Method and apparatus for a wafer level system
10207607	6764749	2002-07-29	2004-07-20	Granted	United States of America	Method to improve the resolution of a photolithography system by use of a coupling layer between the photo resist and the ARC
10251082	7149340	2002-09-20	2006-12-12	Granted	United States of America	Mask defect analysis for both horizontal and vertical processing effects
10267810	6784102	2002-10-09	2004-08-31	Granted	United States of America	Laterally interconnecting structures
09675109	6472715	2000-09-28	2002-10-29	Granted	United States of America	Reduced soft error rate (SER) construction for integrated circuit structures
10216425	6569739	2002-08-08	2003-05-27	Granted	United States of America	Method of reducing the effect of implantation damage to shallow trench isolation regions during the formation of variable thickness gate layers
10288410	6707132	2002-11-05	2004-03-16	Granted	United States of America	High performance Si-Ge device module with CMOS technology
985000800	60023573.4	2000-01-06	2005-11-02	Granted	Germany (Federal Republic of)	Method For Making An Integrated Circuit Capacitor Including Tantalum Pentoxide
973035785	69729913.9	1997-05-27	2004-07-21	Expired	Germany (Federal Republic of)	Method For Producing Tapered Lines
				5	- 11-11-11-11-11-11-11-11-11-11-11-11-11	1
963069646	69607715.9	1996-09-25	2000-04-12	Expired	<u> </u>	Compensation Of The Temperature Coefficient Of The Dielectric Constant Of Barium Strontium Titanate
10135383	7174281	2002-05-01	2007-02-06	Granted	United States of America	Method for analyzing manufacturing data
10106128	6733829	2002-03-19	2004-05-11	Granted	United States of America	Anti-binding deposition ring
226360886	69842401.8	1998-11-24	2011-09-07	Granted	Germany (Federal Republic of)	Method Of Manufacturing An Integrated Circuit Using Chemical Mechanical Polishing
638980866	69944270.2	1999-05-10	2012-06-20	Granted	Germany (Federal Republic of)	Apparatus For Processing Silicon Device With Improved Temperature Control
013070594	60127777.5	2001-08-20	2007-04-11	Lapsed	Germany (Federal Republic of)	Field Plated Resistor With Enhanced Routing Area Thereover
993040732	69942327.9	1999-05-26	2010-05-05	Granted	Germany (Federal Republic of)	Single Crystal Silicon On Polycrystalline Silicon Integrated Circuits
					rmany (Federal Republic	
003067238	60006751.3	2000-08-07	2003-11-26	Lapsed	$\neg$	Electrochemical Abatement Of Perfluorinated Compounds
003095783	60030386.1	2000-10-30	2006-08-30	Lapsed	Germany (Federal Republic of)	Method For Making Field Effect Devices And Capacitors With Thin Film Dielectrics And Resulting Devices

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
003049921	60020011.6	2000-06-13	2005-05-11	Granted	Germany (Federal Republic of)	An Integrated Circuit Having A Micromagnetic Device And Method Of Manufacture Therefor
003047974	60001600.5	2000-06-06	2003-03-12	Granted	Germany (Federal Republic of)	Process For Fabricating Vertical Transistors
993069186	69937217.8	1999-08-31	2007-10-03	Lapsed	Germany (Federal Republic of)	Article Having Passive Self-Assembly Inductor
983002049	69839597.2	1998-01-13	2008-06-11	Granted	Germany (Federal Republic of)	Semiconductor Device
983045238	69804380.4	1998-06-09	2002-03-27	Granted	Germany (Federal Republic of)	MOS Image Sensor
993055078	69900624.4	1999-07-12	2001-12-19	Granted	Germany (Federal Republic of)	Apparatus and Method for Integrated Circuit With Variable Capacitor
983079286	69823450.2	1998-09-29	2004-04-28	Lapsed	Germany (Federal Republic of)	Article Comprising An Oxide Layer On GaN
10242165	6842042	2002-09-11	2005-01-11	Lapsed	United States of America	Global chip interconnect
09792321	6458508	2001-02-23	2002-10-01	Granted	United States of America	Method of protecting acid-catalyzed photoresist from chip-generated basic contaminants
003105228	60039220.1	2000-11-27	2008-06-18	Granted	Germany (Federal Republic of)	Article Comprising A Dielectric Material Of Zr-Ge-Ti-O Or Hf-Ge-Ti-O And Method Of Making The Same
10036621	6935933	2001-12-21	2005-08-30	Lapsed	United States of America	Viscous electropolishing system
003023272	60030024.2	2000-03-22	2006-08-16	Lapsed	Germany (Federal Republic of)	Lithographic Process For Device Fabrication Using Dark-Field Illumination
003037868	60042468.5	2000-05-05	2009-07-01	Granted	Germany (Federal Republic of)	Improved Wehnelt Gun For Electron Lithography
10060002	6710851	2002-01-29	2004-03-23	Granted	United States of America	Multi pattern reticle
10067299	6621134	2002-02-07	2003-09-16	Granted	United States of America	Vacuum sealed RF/microwave microresonator
09213948	6528389	1998-12-17	2003-03-04	Granted	United States of America	Substrate planarization with a chemical mechanical polishing stop layer
09964157	6621146	2001-09-26	2003-09-16	Granted	United States of America	Method and apparatus for the use of embedded resistance to linearize and improve the matching properties of transistors
09209855	6303899	1998-12-11	2001-10-16	Granted	United States of America	Method and apparatus for scribing a code in an inactive outer clear out area of a semiconductor wafer
09974251	6513376	2001-10-10	2003-02-04	Lapsed	United States of America	Liquid level height measurement system
09994083	6549062	2001-11-21	2003-04-15	Granted	United States of America	Method and apparatus for improving the tolerance of integrated resistors
09974008	6658361	2001-10-10	2003-12-02	Lapsed	United States of America	Heaviest only fail potential
10615558	6989331	2003-07-08	2006-01-24	Granted	United States of America	Hard mask removal

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10002981	6613665	2001-10-26	2003-09-02	Granted	United States of America	Process for forming integrated circuit structure comprising layer of low k dielectric material having antireflective properties in an upper surface
10002831	6528423	2001-10-26	2003-03-04	Granted	United States of America	Process for forming composite of barrier layers of dielectric material to inhibit migration of copper from copper metal interconnect of integrated circuit structure into adjacent layer of low k dielectric material
10061519	6752916	2002-02-01	2004-06-22	Granted	United States of America	Electrochemical planarization end point detection
08563688	6043139	1995-11-28	2000-03-28	Expired	United States of America	Process For Controlling Dopant Diffusion in a Semiconductor Layer and Semiconductor Layer
	6664633	2001-09-10	2003-12-16	Lapsed	United States of America	Alkaline copper plating
10603041	7160799	2003-06-24	2007-01-09	Granted	United States of America	Define Via In Dual Damascene Process
2007206087	5121348	2007-08-08	2012-11-02	Granted	Japan	Local Area Alloying For Preventing Dishing Of Copper During Chemical Mechannical Polishing (CMP)
2007034850	5236884	2007-02-15	2013-04-05	Lapsed	Japan	Low K Dielectric Insulator and Method of Forming Semiconductor Circuit Structures
	4880501	1999-09-09	2011-12-09	Lapsed	Japan	Article Having Passive Self-Assembly Inductor
10435561	6852648	2003-05-09	2005-02-08	Lapsed	United States of America	Semiconductor Device Having A Low Dielectric Constant Dielectric Material And Process For Its Manufacture
. 2002.00	0770113	000	90 10 1000	7	Initod States of America	Use Of A Getter Layer To Improve Metal-To-Metal Contact Resistance At
	6317948	1999-04-14	2001-03-08	Expired	United States of America	Edwing in Edward Components
	6264749	1999-06-15	2001-07-24	Expired	United States of America	Process For Making Composite Films
08566445	5688634	1995-12-01	1997-11-18	Expired	United States of America	Energy Sensitive Resist Material And Process For Device Fabrication Using The Resist Material
08716829	5693977	1996-09-05	1997-12-02	Expired	United States of America	N-Channel Field-Efect (sic) Transistor Including A Thin-Film Fullerene
09398977	6143658	1999-09-17	2000-11-07	Granted	United States of America	Multilevel Wiring Structure and Method of Fabricating a Multilevel Wiring Structure
08478133	5710055	1995-06-07	1998-01-20	Expired	United States of America	Method Of Making PMOSFETs Having Indium Or Gallium Doped Buried Channels And N\{plPolysilicon Gates And CMOS Devices Fabricated Therefrom
2001111006	5010782	2000-12-07	2012-06-08	Lapsed	Japan	A Method Of Forming An Alignment Feature In Or On A Multi-Layered Semiconductor Structure
2007108964	5247059	2000-01-12	2013-04-19	Lapsed	Japan	Method For Making An Integrated Circuit Capacitor Including Tantalum Pentoxide
08767153	5923524	1996-12-16	1999-07-13	Expired	United States of America	Dielectric Material Comprising Ta sub 2 O sub 5 Doped With TiO sub 2 And Devices Employing Same

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
200756483		2007-03-07		Abandoned	Japan	An Integrated Circuit Including ESD Circuits For A Multi-Chip Module And A Method Therefor
						Method For Coating Heterogeneous Substrates With Homogeneous
08746184	5976637	1996-11-06	1999-11-02	Expired	United States of America	Layers
2005060155	4276194	1998-06-19	2009-03-13	Lapsed	Japan	MOS Image Sensor
08931066	5804460	1997-09-15	1998-09-08	Expired	United States of America	Linewidth Metrology Of Integrated Circuit And Structures
						Process For Forming Different Gate Oxides Possessing Different
08853210	5918116	1997-05-09	1999-06-29	Expired	United States of America	Thicknesses On A Semiconductor Substrate
07866942	5679589	1992-04-03	1997-10-21	Expired	United States of America	FET With Gate Spacer
08156953	5982034	1993-11-19	1999-11-09	Expired	United States of America	Conductive Oxide Films
07719699	5744403	1991-06-25	1998-04-28	Expired	United States of America	Dielectric Film Deposition Method And Apparatus
09404702	6239035	1999-09-23	2001-05-29	Expired	United States of America	Semiconductor Wafer Fabrication
						Article Comprising Spinel-Structure Material On A Substrate, And Method
	5728421	1996-08-23	1998-03-17	Expired	United States of America	Of Making The Article
08857079	5798300	1997-05-15	1998-08-25	Expired	United States of America	Method For Forming Conductors In Integrated Circuits
08610646	2620907	1996-03-04	1997-04-15	Expired	United States of America	Method For Making A Heterojunction Bipolar Transistor
1019980041563	364338	1998-10-02	2002-11-28	Granted	Korea, Republic of (KR)	Energy-Sensitive Resist Material And A Process For Device Fabrication UsingAn Energy-Sensitive Resist Material
					Germany (Federal Republic	Energy-Sensitive Resist Material And A Process For Device Fabrication
983015629	69800033.1	1998-03-03	1999-10-27	Lapsed	of)	Using An Energy-Sensitive Resist Material
08961383	6106371	1997-10-30	2000-08-22	Expired	United States of America	Effective pad conditioning
						A Heterojunction Bipolar Transistor Having Monocrystalline SiGe Intrinsic
08610026	5834800	1996-03-04	1998-11-10	Expired	United States of America	Base And Polycrystalline SiGe and Si Extrinsic Base Regions
						Process for treating damaged surfaces of low k carbon doped silicon oxide
09543412	6346490	2000-04-05	2002-02-12	Granted	United States of America	dielectric material after plasma etching and plasma cleaning steps
09395062	6288453	1999-09-13	2001-09-11	Granted	United States of America	Alignment of openings in semiconductor fabrication
09553140	7751609	2000-04-20	2010-07-06	Lapsed	United States of America	A Method of Performing Oxide End-Point During CMP
1019980007413	698889	1998-03-06	2006-06-02	Lapsed	Korea, Republic of (KR)	Energy-Sensitive Resist Material And A Process For Device Fabrication Using An Energy-Sensitive Resist Material
10280394	3481469	1998-10-02	2003-10-10		Japan	Energy-Sensitive Resist Material And A Process For Device Fabrication UsingAn Energy-Sensitive Resist Material
					-	
						Process for forming thin gate oxide with enhanced reliability by nitridation
09521312	6413881	2000-03-09	2002-07-02	Granted	United States of America	of upper surface of gate of oxide to form barrier of nitrogen atoms in upper surface region of gate oxide, and resulting product
09706286	6544807	2000-11-03	2003-04-08	Granted	United States of America	Process monitor with statistically selected ring oscillator
10158641	6864563	2002-02-30	2005-03-08	Lapsed	United States of America	Grounding mechanism for semiconductor devices

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09574804	6426286	2000-05-19	2002-07-30	Granted	United States of America	Interconnection system with lateral barrier layer
09639440	6782500	2000-08-15	2004-08-24	Granted	United States of America	Statistical decision system
08770046	6180470	1996-12-19	2001-01-30	Expired	United States of America	FETs having lightly doped drain regions that are shaped with counter and noncounter dorant elements
09438642	6147012	1999-11-12	2000-11-14	Granted	United States of America	Process for forming low k silicon oxide dielectric material while suppressing pressure spiking and inhibiting increase in dielectric constant
08787992	6010952	1997-01-23	2000-01-04	Expired	United States of America	Process for forming metal silicide contacts using amorphization of exposed silicon while minimizing device degradation
09005364	6531397	1998-01-09	2003-03-11	Granted	United States of America	Method and apparatus for using across wafer back pressure differentials to influence the performance of chemical mechanical polishing
09487984	6448084	2000-01-20	2002-09-10	Granted	United States of America	Multiple metal etchant system for integrated circuits
1998542006	4386468	1998-04-02	2009-10-09	Granted	Japan	Process for Fabricating a Moderate-Depth Diffused Emitter Bipolar Transistor in a BICMOS Device Without Using an Additional Mask
09607177	6464566	2000-06-29	2002-10-15	Granted	United States of America	Apparatus and method for linearly planarizing a surface of a semiconductor wafer
10033164	6511925	2001-10-19	2003-01-28	Granted	United States of America	Process for forming high dielectric constant gate dielectric for integrated circuit structure
1999351216	4657412	1999-12-10	2011-01-07	Lapsed	Japan	Slurry Collecting Device for CMP Slurry Circulation
199207577	19920757.7	1999-05-05	2008-05-15	Granted	Germany (Federal Republic of)	Non-Linear Circuit Elements on Integrated Circuits
09347487	6281092	1999-07-02	2001-08-28	Granted	United States of America	Method for manufacturing a metal-to-metal capacitor utilizing only one masking step
87114682	142684	1998-09-04	2002-02-08	Lapsed	Taiwan	Standardized Gas Isolation Box (GIB) Installation
09216394	6235590	1998-12-18	2001-05-22	Granted	United States of America	Fabrication of differential gate oxide thicknesses on a single integrated circuit chip
09211922	6090724	1998-12-15	2000-07-18	Granted	United States of America	Method for composing a thermally conductive thin film having a low dielectric property
87115810	120367	1998-09-23	2001-02-01	Lapsed	Taiwan	A Method and Apparatus for Chemical Mechanical Polishing
09108091	6268224	1998-06-30	2001-07-31	Granted	United States of America	Method and apparatus for detecting an ion-implanted polishing endpoint layer within a semiconductor wafer
86119036	120428	1997-12-17	2001-02-05	Lapsed	Taiwan	Simple BiCMOS Process for Creation of Low Trigger Voltage SCR and Zener Diode Pad Protection
86118838	112608	1997-12-13	2000-07-04	Lapsed	Taiwan	Variable Step Height Control of Lithographic Patterning Through Transmitted Light Intensity Variation
979156007	69706043.8	1997-03-26	2001-08-08	Expired	Germany (Federal Republic of)	Method and Apparatus for Protecting Functions Imbedded Within an Integrated Circuit from Reverse Engineering

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09204767	6174407	1998-12-03	2001-01-16	Granted	United States of America	Apparatus and method for detecting an endpoint of an etching process by transmitting infrared light signals through a semiconductor wafer
09111529	6285035	1998-07-08	2001-09-04	Granted	United States of America	Apparatus for detecting an endpoint polishing layer of a semiconductor wafer having a wafer carrier with independent concentric sub-carriers and associated method
09082810	6206573	1998-05-21	2001-03-27	Granted	United States of America	High reliability bearing structure
86105907	NI-094528	1997-05-03	1998-09-10	Lapsed	Taiwan	Method and Apparatus for Protecting Functions Imbedded Within an Integrated Circuit from Reverse Engineering
87104961	118316	1998-04-02	2000-12-05	Lapsed	Taiwan	Process for Fabricating a Moderate-Depth Diffused Emitter Bipolar Transistor in a BICMOS Device Without Using an Additional Mask
09212931	6277707	1998-12-16	2001-08-21	Granted	United States of America	Method of manufacturing semiconductor device having a recessed gate structure
09942220	6898064	2001-08-29	2005-05-24	Lapsed	United States of America	System and method for optimizing the electrostatic removal of a workpiece from a chuck
09107342	6241847	1998-06-30	2001-06-05	Granted	United States of America	Method and apparatus for detecting a polishing endpoint based upon infrared signals
09131921	0/90809	1998-08-10	2000-06-27	Granted	United States of America	Method of detecting a polishing endpoint layer of a semiconductor wafer which includes a non-reactive reporting specie
08580674	5645736	1995-12-29	1997-07-08	Expired	United States of America	Method for polishing a wafer
869292	5976309	1996-12-17	1999-11-02	Expired	United States of America	Electrode assembly for plasma reactor
09046242	6071817	1998-03-23	2000-06-06	Granted	United States of America	Isolation method utilizing a high pressure oxidation
08763373	5821013	1996-12-13	1998-10-13	Expired	United States of America	Variable step height control of lithographic patterning through transmitted light intensity variation
08773/171	8688905	1996-12-23	70-01-6661	Fvoired	United States of America	Method for tungsten nucleation from WF6 using titanium as a reducing
09075029	6093585	1998-05-08	2000-07-25	Granted	United States of America	High voltage tolerant thin film transistor
12344016	7898277	2008-12-24	2011-03-01	Granted	United States of America	Hot-Electron Injection Testing Of Transistors On A Wafer
11469032	7479438	2006-08-31	2009-01-20	Granted	United States of America	Method to Improve Performance Of A Bipolar Device Using An Amorphizing Implant
10953480	7197723	2004-09-29	2007-03-27	Granted	United States of America	Semiconductor Device Manufacturing
10878857	7148540	2004-06-28	2006-12-12	Granted	United States of America	Graded Conductive Structure For Use In A Metal\(miOxide\(miSemiconductor Device
10300365	6825538	2002-11-20	2004-11-30	Granted	United States of America	Semiconductor Device Using An Insulating Layer Having A Seed Layer
10007417	6683465	2001-10-31	2004-01-27	Granted	United States of America	Integrated Circuit Having Stress Migration Test Structure And Method Therefor
10007904	6747445	2001-10-31	2004-06-08	Granted	United States of America	Stress Migration Test Structure And Method Therefor

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
						Semiconductor Device Having Non\(miPower Enhanced And Power Enhanced Metal Oxide Semiconductor And Method Of Manufacture
09865124	6541819	2001-05-24	2003-04-01	Granted	United States of America	Therefor
09935241	6548906	2001-08-22	2003-04-15	Granted	United States of America	Method For Reducing A Metal Seam In An Interconnect Structure And A Device Manufactured Thereby
09964041	6737311	2001-09-26	2004-05-18	Granted	United States of America	Semiconductor Device Having A Buried Layer For Reducing Latchup And A Method Of Manufacture Therefor
09731402	6896583	2001-02-06	2005-05-24	Lapsed	United States of America	Method And Apparatus For Conditioning A Polishing Pad
09653531	6630699	2000-08-31	2003-10-07	Granted	United States of America	Transistor Device Having An Isolation Structure Located Under A Source Region, Drain Region And Channel Region And A Method Of Manufacture Thereof
09653364	0269690	2000-08-31	2003-05-27	Granted	United States of America	Monitoring System For Determining Progress In A Fabrication Activity
09648015	6367329	2000-08-25	2002-04-09	Granted	United States of America	Acoustic Time Of Flight And Acoustic Resonance Methods For Detecting Endpoint In Plasma Processes
09640329	6362094	2000-08-16	2002-03-26	Granted	United States of America	Hydrogenated Silicon Carbide As A Liner For Self-Aligning Contact Vias
09737717	6551410	2000-12-15	2003-04-22	Granted	United States of America	Method Of Cleaning A Semiconductor Wafer With A Cleaning Brush Assembly Having A Contractible An Expandable Arbor
09611581	6435946	2000-07-07	2002-08-20	Granted	United States of America	Technique For Reducing Slivers On Optical Components Resulting From Friction Processes
09397716	6251546	1999-09-16	2001-06-26	Granted	United States of America	An Improved Method Of Fabricating Devices Using An Attenuated Phase-Shifting Mask And An Attenuated Phase-Shifting Mask
09520670	6611729	2000-03-07	2003-08-26	Granted	United States of America	System And Method For Introducing Multiple Component-Type Factors Into An Integrated Circuit Yield Prediction
09603340	6372605	2000-06-26	2002-04-16	Granted	United States of America	Additional Etching To Decrease Polishing Time for Shallow-Trench Isolation In Semiconductor Processing
09459708	6537135	1999-12-13	2003-03-25	Granted	United States of America	Curvilinear Chemical Mechanical Planarization Device And Method
09482390	6401929	2000-01-12	2002-06-11	Granted	United States of America	Insert For Use In Transporting A Wafer Carrier
09430635	6136615	1999-10-29	2000-10-24	Granted	United States of America	Migration From Control Wafer To Product Wafer Particle Checks
9376696	6206770	1999-08-18	2001-03-27	Granted	United States of America	Wafer Carrier Head For Prevention Of Unintentional Semiconductor Wafer Rotation
09399621	6281129	1999-09-20	2001-08-28	Granted	United States of America	Corrosion-Resistant Polishing Pad Conditioner
09338520	6815876	1999-06-23	2004-11-09	Lapsed	United States of America	Cathode With Improved Work Function And Method Of Making Same
10963156	7179148	2004-10-12	2007-02-20	Granted	United States of America	Cathode With Improved Work Function And Method For Making The Same

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
2000188555	3901915	2000-06-23	2007-01-12	Lapsed	Japan	Cathode With Improved Work Function And Method Of Making Same
89111997	NI-141143	2000-06-19	2001-09-11	Lapsed	Taiwan	Cathode With Improved Work Function And Method Of Making Same
003050150	60044167.9	2000-06-13	2010-04-14	Granted	Germany (Federal Republic of)	Cathode With Improved Work Function And Method Of Making Same
20000034530	744896	2000-06-22	2007-07-25	Lapsed	Korea, Republic of (KR)	Cathode With Improved Work Function And Method Of Making Same
003050150	1063669	2000-06-13	2010-04-14	Lapsed	France	Cathode With Improved Work Function And Method Of Making Same
003050150	1063669	2000-06-13	2010-04-14	Lapsed	United Kingdom	Cathode With Improved Work Function And Method Of Making Same
09477310	6229499	2000-01-04	2003-05-06	Granted	United States of America	Process For Fabricating An Integrated Circuit Device Having Capacitors With A Multilevel Metallization
09347313	6258610	1999-07-02	2001-07-10	Granted	United States of America	Method Analyzing A Semiconductor Surface Using Line Width Metrology With Auto-Correlation Operation
09346754		1999-07-02		Abandoned	United States of America	Method For Manufacturing Semiconductor Integrated Circuits With Etch Process Modification
09232120	6162733	1999-01-15	2000-12-19	Granted	United States of America	Method For Removing Contaminants From Integrated Circuits
09222587	6359317	1998-12-28	2002-03-19	Granted	United States of America	Vertical PNP Bipolar Transistor And Its Method Of Fabrication
09024601	6384446	1998-02-17	2002-05-07	Expired	United States of America	Integrated Circuit Fabrication
						Dielectric Materials Of Amorphous Compositions of Ti\(mi 02 Doped With Rare Earth
09090295	6093944	1998-06-04	2000-07-25	Granted	United States of America	Elements And Devices Employing Same
09058826	6091279	1998-04-13	2000-07-18	Granted	United States of America	Temperature Compensation of LDMOS Devices
09017103	6222863	1998-01-31	2001-04-24	Granted	United States of America	Article Comprising A Stable, Low-Resistance Ohmic Contact
09105712	6065209	1998-06-26	2000-06-13	Granted	United States of America	Optical Monitoring System For III\\miV Wafer Processing
08924728	6013556	1997-09-05	2000-01-11	Expired	United States of America	Method Of Integrated Circuit Fabrication
08727726	6766225	1996-10-07	1998-07-14	Expired	United States of America	Thin Film Metallization For Barium Nanotitanate Substrates
08674956	5683917	1996-07-03	1997-11-04	Expired	United States of America	Method Of Making A Low Noise Semiconductor Device Comprising A Screening Measurement
08572599	5855280	1995-12-14	1999-01-05	Expired	United States of America	Cassette Light
08509678	2620253	1995-07-31	1997-04-15	Expired	United States of America	Method Of Determining The Thermal Conductivity Of Electrically Insulating Crystalline Materials
08561473	2670396	1995-11-21	1997-09-23	Expired	United States of America	Methof Of Forming A DMOS-Controlled Lateral Bipolar Transistor
	6968855	1995-03-29	1996-12-31	Expired	United States of America	Method for Supplying Phosphorous Vapor
08497470	5712176	1995-06-30	1998-01-27	Expired	United States of America	Doping Of Silicon Layers

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08278688	6197375	1994-07-21	2001-03-06	Granted	United States of America	Method Comprising Removal Of Material From A Diamond Film
08774036	5976943	1996-12-27	1999-11-02	Expired	United States of America	Method for Bi-Layer Programmable Resistor
08883403	5854510	1997-06-26	1998-12-29	Expired	United States of America	Low Power Programmable Fuse Structures
09055018	5882998	1998-04-03	1999-03-16	Expired	United States of America	Low power programmable fuse structures and methods for making the same
97342851	3973744	1997-12-12	2007-06-22		Japan	Two-Layer Type Programmable Resistor
099113363	1424152	2010-04-27	2014-01-21	Granted	Taiwan	An Electronic Pressure-Sensing Device
2010109863	5885909	2010-05-12	2016-02-19	Granted	Japan	An Electronic Pressure-Sensing Device
12465309	8037771	2009-05-13	2011-10-18	Granted	United States of America	Electronic Pressure-Sensing Device
1020100042858	101512527	2010-05-07	2015-04-09	Lapsed	Korea, Republic of (KR)	An Electronic Pressure-Sensing Device
101627768		2010-05-13		Application	European Patent	An Electronic Pressure-Sensing Device
2010101787444	ZL201010178744.4	2010-05-12	2014-07-02	Lapsed	China	An Electronic Pressure-Sensing Device
						Material Removing Processes In Device Formation And The Devices
12290054	7972873	2008-10-27	2011-07-05	Granted	United States of America	Formed Thereby
12112076	7977721	2008-04-30	2011-07-12	Granted	United States of America	High Voltage Tolerant Metal-Oxide-Semiconductor Device
13149122	8105912	2011-05-31	2012-01-31	Granted	United States of America	High Voltage Tolerant Metal-Oxide-Semiconductor Device
09741667	6518619	2000-12-19	2003-02-11	Granted	United States of America	Virtual-Ground, Split Gate Flash Memory Cell Arrangements and Method For Producing Same
11609509	7607112	2006-12-12	2009-10-20	Granted	United States of America	Method And Apparatus For Performing Metalization In An Integrated Circuit Process
100121509	1402965	2011-06-20	2013-07-21	Lapsed	Taiwan	Defectivity-Immune Technique of Implementing MiM-based Decoupling Capacitors
2011101979218	ZL2011101979218	2011-07-15	2015-04-08	Lapsed	China	Defectivity-Immune Technique of Implementing MiM-based Decoupling Capacitors
		0 0	, , , , , , , , , , , , , , , , , , ,			Defectivity-Immune Technique of Implementing MiM-based Decoupling
201115/508	5566346	2011-0/-19	2014-06-27	Lapsed	Japan	Capacitors
12839148	8411399	2010-07-19	2013-04-02	Granted	United States of America	Defectivity-Immune Technique of Implementing MiM-based Decoupling Capacitors
1020110069793	10-1395584	2011-07-14	2014-05-09	Lapsed	Korea, Republic of (KR)	Defectivity-Immune Technique of Implementing MiM-based Decoupling Capacitors
111745519		2011-07-19		Abandoned	European Patent	Defectivity-Immune Technique of Implementing MiM-based Decoupling Capacitors
12546855	8318606	2009-08-22	2012-11-27	Lapsed	United States of America	Dielectric Etching
11322103	7712066	2005-12-29	2010-05-04	Lapsed	United States of America	Area-Efficient Power Switching Cell
2006255124	5275558	2006-09-21	2013-05-24	Granted	Japan	Controlling Overspray Coating In Semiconductor Devices
1020060091668	10-1356667	2006-09-21	2014-01-22	Granted	Korea, Republic of (KR)	Controlling Overspray Coating In Semiconductor Devices
11832711	7772085	2007-08-02	2010-08-10	Lapsed	United States of America	Controlling Overspray Coating In Semiconductor Devices
06175889	2431042	2006-09-07	2011-07-27	Lapsed	United Kingdom	Controlling Overspray Coating In Semiconductor Devices

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
095134838	1437785	2006-09-20	2014-05-11	Granted	Taiwan	Controlling Overspray Coating In Semiconductor Devices
11232074	7269197	2005-09-21	2007-09-11	Granted	United States of America	Controlling Overspray Coating In Semiconductor Devices
						Method to Reduce Trench Capacitor Leakage For Random Access Memory
12680017		2010-03-25	2013-02-05	Abandoned	United States of America	Device
11094975	7329605	2005-03-31	2008-02-12	Granted	United States of America	Semiconductor Structure Formed Using A Sacrificial Structure
11927978	7741702	2007-10-30	2010-06-22	Granted	United States of America	Semiconductor Structure Formed Using A Sacrificial Structure
11068237	7247556	2005-02-28	2007-07-24	Granted	United States of America	Control Of Wafer Warpage During Backend Processing
						Methods And Apparatus For Determining Location-Based On-Chip
11124307	7399648	2005-05-06	2008-07-15	Granted	United States of America	Variation Factor
11673645	7557010	2007-02-12	2009-07-07	Granted	United States of America	Method To Improve Writer Leakage in a SiGe Bipolar Device
12476994	7898038	2009-06-02	2011-03-01	Granted	United States of America	Method To Improve Writer Leakage in SiGe Bipolar Device
10902332	7111517	2004-07-29	96-60-9002	pesae	United States of America	Apparatus And Method For In-Situ Measuring Of Vibrational Energy In A Process Bath Of A Vibrational Cleaning System
				3		
10773614	7214568	2004-02-06	2007-05-08	Granted	United States of America	Semiconductor Device Configured For Reducing Post-Fabrication Damage
10778454	7005724	2004-02-13	2006-02-28	Lapsed	United States of America	A Semiconductor Device And A Method Of Manufacture Therefor
11167772	7811944	2005-06-27	2010-10-12	Lapsed	United States of America	A Semiconductor Device And A Method Of Manufacture Therefor
						Alternating Pulse Dual\(miBeam Apparatus, Methods And Systems For
10675581	6906538	2003-09-30	2005-06-14	Granted	United States of America	Voltage Contrast Behavior Assessment of Microcircuits
10919591	7339274	2004-08-17	2008-03-04	Granted	United States of America	Metallization Performance In Electronic Devices
10695193	6975040	2003-10-28	2005-12-13	Lapsed	United States of America	Fabricating Semiconductor Chips
10999704	7262476	2004-11-30	2007-08-28	Granted	United States of America	Semiconductor Device Having Improved Power Density
10981175	7573097	2004-11-03	2009-08-11	Lapsed	United States of America	Lateral Double Diffused MOS Transistors
10200233	6838213	2002-07-23	2005-01-04	Granted	United States of America	Process For Fabricating A Mask
09882624	6958518	2001-06-15	2005-10-25	Lapsed	United States of America	A Semiconductor Device Having At Least One Source\{slDrain Region Formed On An Isolation Region And A Method Of Manufacture Therefor
09943630	6648734	2001-08-30	2003-11-18	Granted	United States of America	Polishing Head For Pressurized Delivery Of Slurry
10008015	6703712	2001-11-13	2004-03-09	Granted	United States of America	Microelectronic Device Layer Deposited With Multiple Electrolytes
09859316	6433628	2001-05-17	2002-08-13	Granted	United States of America	Wafer Testable Integrated Circuit
09882623	6569744	2001-06-15	2003-05-27	Granted	United States of America	Method Of Converting A Metal Oxide Semiconductor Transistor Into A Bipolar Transistor
09927752	6503793	2001-08-10	2003-01-07	Granted	United States of America	Method For Concurrently Forming An ESD Protection Device And A Shallow Trench Isolation Region
10180221	6825467	2002-06-25	2004-11-30	Granted	United States of America	Apparatus For Scanning A Crystalline Sample And Associated Methods
10274765	6723581	2002-10-21	2004-04-20	Granted	United States of America	Semiconductor Device Having A High-K Gate Dielectric And Method Of Manufacture Thereof

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10120767	6783426	2002-04-10	2004-08-31	Granted	United States of America	Method And Apparatus For Detection Of Chemical Mechanical Planarization Endpoint And Device Planarity
09771621	6440816	2001-01-30	2002-08-27	Granted	United States of America	Alignment Mark Fabrication Process To Limit Accumulation Of Errors In Level To Level Overlay
10140616	6828649	2002-05-07	2004-12-07	Lapsed	United States of America	Semiconductor Device Having An Interconnect That Electrically Connects A Conductive Material And A Doped Layer, And A Method Of Manufacture Therefor
10047516	6576563	2001-10-26	2003-06-10	Granted	United States of America	Method Of Manufacturing A Semiconductor Device Employing A Fluorine-Based Etch Substantially Free Of Hydrogen
09713106	6639285	2000-11-15	2003-10-28	Granted	United States of America	A Semiconductor Device
09606833	6319837	2000-06-29	2001-11-20	Granted	United States of America	Technique For Reducing Dishing In Cu-Based Interconnects
09954341	6659846	2001-09-17	2003-12-09	Granted	United States of America	Pad For Chemical Mechanical Polishing
09882961	6602758	2001-06-15	2003-08-05	Granted	United States of America	Formation Of Silicon On Insulator (SOI) Devices As An Add On Module For System On A Chip (SOC) Processing
02138634	2381378	2002-06-17	2006-01-25	Lapsed	United Kingdom	Formation Of Silicon On Insulator (SOI) Devices As An Add On Module For System On A Chip (SOC) Processing
091113153	NI-183665	2002-06-17	2003-08-11	Lapsed	Taiwan	Formation Of Silicon On Insulator (SOI) Devices As An Add On Module For System On A Chip (SOC) Processing
09632445	6436829	2000-08-04	2002-08-20	Granted	United States of America	Two Phase Chemical\(sIMechanical Polishing Process For Tungsten Layers
09692012	6559011	2000-10-19	2003-05-06	Granted	United States of America	Dual Level Gate Process For Hot Carrier Control In Double Diffused MOS Transistors
09792266	6706603	2001-02-23	2004-03-16	Granted	United States of America	Method Of Forming A Semiconductor Device
09559494	6486075	2000-04-27	2002-11-26	Granted	United States of America	Anistropic Wet Etching Method
09966156	6695572	2001-09-28	2004-02-24	Granted	United States of America	Method And Apparatus For Minimizing Semiconductor Wafer Contamination
09706319	6358824	2000-11-03	2002-03-19	Granted	United States of America	Integrated Circuits with Tub-Ties and Shallow Trench Isolation
10122645	6750447	2002-04-12	2004-06-15	Lapsed	United States of America	Calibration Standard For High Resolution Electron Microscopy
682538	6573183	2001-09-28	2003-06-03	Granted	United States of America	Method And Apparatus For Controlling Contamination During The Electroplating Deposition Of Metals Onto A Semiconductor Wafer Surface
09631862	6525394	2000-08-03	2003-02-25	Granted	United States of America	Improved Substrate Isolation For Analog\(sIDigital IC Chips
09542362	6359400	2000-04-04	2002-03-19	Granted	United States of America	Direct Drive Spindle For Use In Chemical Vapor Deposition
09727326	6585830	2000-11-30	2003-07-01	Lapsed	United States of America	Method For Cleaning Tungsten From Deposition Wall Chambers
09713504	6559062	2000-11-15	2003-05-06	Granted	United States of America	Method For Avoiding Notching In A Semiconductor Interconnect During A Metal Etching Step
09651661	6555910	2000-08-29	2003-04-29	Granted	United States of America	Use Of Small Openings In Large Topography Features To Improve Dielectric Thickness Control And A Method Of Manufacture Thereof

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10055583	6800255	2002-01-23	2004-10-05	Lapsed	United States of America	System And Method For The Abatement Of Toxic Constituents Of Effluent Gases
09665279	6558238	2000-09-19	2003-05-06	Granted	United States of America	Apparatus And Method For Reclamation Of Used Polishing Slurry
09532688	6423149	2000-03-22	2002-07-23	Granted	United States of America	Apparatus And Method For Improved Cleaning Of Post-CMP Semiconductor Wafers
09605507	6403397	2000-06-28	2002-06-11	Granted	United States of America	Process For Fabricating Organic Semiconductor Device Involving Selective Patterning
09785756	6544107	2001-02-16	2003-04-08	Granted	United States of America	Composite Polishing Pads For Chemical\(miMechanical Polishing
09490912	6579797	2000-01-25	2003-06-17	Granted	United States of America	Cleaning Brush Conditioning Apparatus
09567373	6519542	2000-02-09	2003-02-11	Granted	United States of America	Method Of Testing An Unknown Sample With An Analytical Tool
09567359	6519543	2000-02-09	2003-02-11	Granted	United States of America	Calibration Method For Quantitative Elemental Analysis
09659668	6495474	2000-09-11	2002-12-17	Granted	United States of America	Method Of Fabricating A Dielectric Layer
09718935	6514123	2000-11-21	2003-02-04	Granted	United States of America	Semiconductor Polishing Pad Alignment Device For A Polishing Apparatus And Method Of Use
					4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	Method of Manufacturing a Laterally Diffused Metal Oxide Semiconductor
09/55826	792/939	Z001-01-04	ZUII-04-I9	Granted	Ullited States of Affletica	שפעורפ
12555082	7927940	2009-09-08	2011-04-19	Granted	United States of America	Method of Manufacturing a Laterally Diffused Metal Oxide Semiconductor Device
					4 G	Method For Making A Bipolar Transistor With An Oxygen Implanted
10028614	6815302	2001-12-21	2004-11-09	Granted	United States of America	Emitter Window
09727325	6537887	2000-11-30	2003-03-25	Granted	United States of America	Integrated Circuit Fabrication
09821506	6615433	2001-03-29	90-60-5002	Granted	United States of America	Apparatus For Detecting Wetness Of A Semiconductor Wafer Cleaning Brush
09382611	6235072	1999-08-25	2001-05-22	Granted	United States of America	Glove Box Filter System
						Method For Detecting Defects In A Material And A System For
09809379	6870950	2001-03-15	2005-03-22	Granted	United States of America	Accomplishing The Same
09420234	6511221	1999-10-19	2003-01-28	Granted	United States of America	Apparatus For Measuring Thermomechanical Properties Of Photo\(miSensitive Materials
						A Distributed Communications System For Reducing Equipment Down-
09442688	6246325	1999-11-18	2001-06-12	Granted	United States of America	Time
09407575	6156675	1999-09-28	2000-12-05	Granted	United States of America	Apparatus And Method For Enhanced Dielectric Film Uniformity
09397459	6406999	1999-09-16	2002-06-18	Granted	United States of America	A Semicondutor Device Having Reduced Line Width Variations Between Tightly Spaced And Isolated Features
09397458	6395639	1999-09-16	2002-05-28	Granted	United States of America	A Process For Improving Line Width Variations Between Tightly Spaced And Isolated Features In Integrated Circuits
						Dear And Mothad For In City Manuscratter Of Dolishing
09494705	6354910	2000-01-31	2002-03-12	Granted	United States of America	Apparatus Ariu Metriou For III-situ Measurement Of Polisimig Fau Thickness Loss
09533429	6616965	2000-03-23	2003-09-09	Lapsed	United States of America	Non\(miHydrolytic So\\(miGel Process For High K Dielectric

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09356396	6259764	1999-07-16	2001-07-10	Granted	United States of America	Zone Plates For X-Rays
09591037	6451660	2000-06-09	2002-09-17	Granted	United States of America	Method Of Forming Bipolar Transistors Comprising A Native Oxide Layer Formed On A Substrate By Rinsing The Substrate In Ozinated Water
						Method Of Determining A Trap Density Of A
						Semiconductor\(slOxide Interface By A Contactless
09562346	6391668	2000-05-01	2002-05-21	Granted	United States of America	Charge Technique
09415529	6296639	1999-10-08	2003-07-22	Granted	United States of America	Method For Chemical\(sIMechanical Planarization Of A Semiconductor Wafer Having Dissimilar Metal Pattern Densities
09426017	6254454	1999-10-25	2001-07-03	Granted	United States of America	Reference Thickness Endpoint Techniques For Polishing Operations
89112520	NI-139603	2000-06-26	2001-09-01	Granted	Taiwan	Diffusion Preventing Barrier Layer In Integrated Circuit Inter-Metal Layer Dielectrics
1020000048028	757214	2000-08-19	2007-09-04	Granted	Korea, Republic of (KR)	Diffusion Preventing Barrier Layer In Integrated Circuit Inter-Metal Layer Dielectrics
00194837	2359661	2000-08-08	2002-11-20	Lapsed	United Kingdom	Diffusion Preventing Barrier Layer In Integrated Circuit Inter-Metal Layer Dielectrics
09377386	6727588	1999-08-19	2004-04-27	Granted	United States of America	Diffusion Preventing Barrier Layer In Integrated Circuit Inter-Metal Layer Dielectrics
09491836	6368190	2000-01-26	2002-04-09	Granted	United States of America	Electrochemical Mechanical Planarization Apparatus And Method
09575214	6680542	2000-05-18	2004-01-20	Granted	United States of America	Damascene Structure Having A Metal-Oxide-Metal Capacitor Associated Therewith
09354657	6414383	1999-07-16	2002-07-02	Granted	United States of America	Very Low Magnetic Field Integrated Circuit
09388203	6362638	1999-09-01	2002-03-26	Granted	United States of America	Stacked Via Kelvin Resistance Test Structure For Measuring Contact Anomalies In Multi-Level Metal Integrated Circuit Technologies
						Method Of Polishing Semiconductor Structures Using Chemical Mechanical
09444817	6368955	1999-11-22	2002-04-09	Granted	United States of America	Planarization
09478725	6303426	2000-01-06	2001-10-16	Granted	United States of America	Method Of Forming A Capacitor Having A Tungsten Bottom Electrode In A Semiconductor Wafer
09266912	6048664	1999-03-12	2000-04-11	Granted	United States of America	Energy-Sensitive Resist Material And A Process For Device Fabrication Using An Energy-Sensitive Resist Material
09497982	6306313	2000-02-04	2001-10-23	Granted	United States of America	Selective Etching Of Thin Films
09305722	6736985	1999-05-05	2004-05-18	Granted	United States of America	High-Resolution Method For Patterning A Substrate With Micro-Printing

		FiledDate	GrantDate	Status	Country	Title
09465880	6746577	1999-12-16	2004-06-08	Granted	United States of America	Method And Apparatus For Thickness Control And Reproducibility Of Dielectric Film Deposition
09390181	6387817	1999-09-07	2002-05-14	Granted	United States of America	Plasma Confinement Shield
09273299	6066884	1999-03-19	2000-05-23	Granted	United States of America	Schottky Diode Guard Ring Structures
09363781	6175137	1999-07-29	2001-01-16	Granted	United States of America	Monolithic Resistor Having Dynamically Controllable Impedance And Method Of Manufacturing The Same
						Test Structures For Testing Planarization Systems And Methods For Using
	6309900		2001-10-30	Granted	United States of America	Same
46955	718823		2007-05-10	Granted	Korea, Republic of (KR)	A Silicon-Germanium Transistor And Associated Methods
00194811	2356739	2000-08-08	2002-04-17	Lapsed	United Kingdom	A Silicon-Germanium Transistor And Associated Methods
89116118	NI-151814		2002-03-11	Lapsed	Taiwan	A Silicon-Germanium Transistor And Associated Methods
09375150	6235560		2001-05-22	Granted	United States of America	A Silicon-Germanium Transistor And Associated Methods
09370912	6287970	1999-08-06	2001-09-11	Granted	United States of America	Method Of Making A Semiconductor With Copper Passivating Film
09332216	6281128	1999-06-14	2001-08-28	Granted	United States of America	Wafer Carrier Modification For Reduced Extraction Force
09263445	6307252	1999-03-05	2001-10-23	Granted	United States of America	On-Chip Shielding Of Signals
09286430	6217427	1999-04-06	2001-04-17	Granted	United States of America	Mobius Strip Belt For Linear CMP Tools
09441676	6331460	1999-11-17	2001-12-18	Granted	United States of America	A Method Of Fabricating A MOM Capacitor Having A Metal Silicide Barrier
09441561	6335557	1999-11-17	2002-01-01	Granted	United States of America	Metal Silicide As A Barrier For MOM Capacitors In CMOS Technologies
09281642	6317643	1999-03-31	2001-11-13	Granted	United States of America	Manufacturing And Engineering Data Base
09236763	6278105	1999-01-25	2001-08-21	Granted	United States of America	Transistor Utilizing Photonic Band\(miGap Material And Integrated Circuit Devices Comprising Same
09197351	6246060	1998-11-20	2001-06-12	Granted	United States of America	Apparatus For Holding And Aligning A Scanning Electron Microscope Sample
09136095	6080671	1998-08-18	2000-06-27	Granted	United States of America	Process Of Chemical-Mechanical Polishing And Manufacturing An Integrated Circuit
09099715	6121124	1998-06-18	2000-09-19	Granted	United States of America	Process For Fabricating Integrated Circuits With Dual Gate Devices Therein
09113583	6146975	1998-07-10	2000-11-14	Granted	United States of America	Shallow Trench Isolation
08980943	5951382	1997-12-01	1999-09-14	Granted	United States of America	Chemical Mechanical Polishing Carrier Fixture and System
09039213	6043496	1998-03-14	2000-03-28	Granted	United States of America	Method Of Linewidth Monitoring For Nanolithography
90929060	5897362	1998-04-17	1999-04-27	Granted	United States of America	Bonding Silicon Wafers
08878579	6007685	1997-06-19	1999-12-28	Expired	United States of America	Deposition Of Highly Doped Silicon Dioxide Films
						Device And Method Of Decreasing Circular Defects And Charge Buildup In
09089792	6090534	1998-06-03	2000-07-18	Granted	United States of America	Integrated Circuit Fabrication

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08887587	5811844	1997-07-03	1998-09-22	Expired	United States of America	Low Noise, High Power Pseudomorphic HEMT
08871385	6001701	1997-06-09	1999-12-14	Expired	United States of America	Process For Making Bipolar Having Graded Or Modulated Collector
08988420	6258241	1997-12-10	2001-07-10	Granted	United States of America	Process For Electroplating Metals
08807209	5861651	1997-02-28	1999-01-19	Expired	United States of America	Field Effect Devices And Capacitors With Improved Thin Film Dielectrics And Method For Making Same
						Method Of Roughing A Metallic Surface Of A Semiconductor Deposition
08970298	5951372	1997-11-14	1999-09-14	Granted	United States of America	Tool
08761052	5894154	1996-12-05	1999-04-13	Expired	United States of America	Improved P\(miChannel MOS Transistor
08834261	5902504	1997-04-15	1999-05-11	Expired	United States of America	Systems And Method For Determining Semiconductor Wafer Temperature And Calibrating A Vapor Deposition Device
08805404	6274198	1997-02-24	2001-08-14	Expired	United States of America	Shadow Mask Deposition
08904527	5930650	1997-08-01	1999-07-27	Expired	United States of America	Method Of Etching Silicon Materials
08767758	5735963	1996-12-17	1998-04-07	Expired	United States of America	Method Of Polishing
06/2/280	5960302	1996-12-31	1999-09-28	Expired	United States of America	Method Of Making A Dielectric For An Integrated Circuit
2202280	6078035	1995-12-22	2000-06-20	Expired	United States of America	Integrated Circuit Processing Utilizing Microwave Radiation
98650280	5966627	1996-08-30	1999-10-12	Expired	United States of America	In-situ Doped Silicon Layers
08516060	5654540	1995-08-17	1997-08-05	Expired	United States of America	High Resolution Remote Position Detection Using Segmented Gratings
08846769	5942775	1997-04-30	1999-08-24	Expired	United States of America	Photosensing Device With Improved Spectral Response And Low Thermal Leakage
08586280	5768335	1997-02-10	1998-06-16	Expired	United States of America	Apparatus And Method For Measuring The Orientation Of A Single Crystal Surface
08370902	5534465	1995-01-10	1996-07-09	Expired	United States of America	Method For Making Multichip Circuits Using Active Semiconductor Substrates
08362616	5538921	1994-12-22	1996-07-23	Expired	United States of America	Integrated Circuit Fabrication
08573923	5683758	1995-12-18	1997-11-04	Expired	United States of America	Method Of Forming Vias
08316745	5550583	1994-10-03	1996-08-27	Expired	United States of America	Inspection Apparatus And Method
08622797	5705298	1996-03-27	1998-01-06	Expired	United States of America	Holographic Method For Generating Three-Dimensional Conformal Photo- Lithographic Masks
08622795	5764390	1996-03-27	1998-06-09	Expired	United States of America	Holographic Method For Generating Three-Dimensional Conformal Photo- Lithographic Masks
08199910	6211539	1994-02-22	2001-04-03	Granted	United States of America	Semi-Insulated Indium Phosphide Based Compositions

AppNo	Patentino	FiledDate	GrantDate	Status	Country	Title
08943371	5898228	1997-10-03	1999-04-27	Expired	United States of America	On-chip misalignment indication
09150076	6221681	1998-09-09	2001-04-24	Expired	United States of America	On-chip misalignment indication
						Semiconductor wafer arrangement and method of processing a
09943403	6521520	2001-08-30	2003-02-18	Granted	United States of America	semiconductor wafer
10321250	6707114	2002-12-16	2004-03-16	Granted	United States of America	Semiconductor wafer arrangement of a semiconductor wafer
08796945	5804249	1997-02-07	1998-09-08	Expired	United States of America	Multistep tungsten CVD process with amorphization step
09067545	6016009	1998-04-27	2000-01-18	Expired	United States of America	Integrated circuit with tungsten plug containing amorphization layer
10619978	7071113	2003-02-14	2006-07-04	Granted	United States of America	Process for removal of photoresist mask used for making vias in low K carbon-doped silicon oxide dielectric material, and for removal of etch residues from formation of vias and removal of photoresist mask
0/661001	CTTT/O/	+T-/0-cooz	40-70-0007	1		יינינומליט וויסיון כן אומי מווע וויסיון כן אומי מווע וויסיון כן אומי מווע וויסיון
09898194	6673721	2001-02-02	2004-01-06	Granted	United States of America	Process for removal of photoresist mask used for making vias in low k carbon-doped silicon oxide dielectric material, and for removal of etch residues from formation of vias and removal of photoresist mask
09946895	6372524	2001-09-05	2002-04-16		United States of America	Method for CMP endpoint detection
60273959		2001-03-06			United States of America	Detection of CMP Endpoint With Multiple Wavelength Lasers
				i : <del>!</del>		Method of using a test reticle to optimize alignment of integrated circuit
08851607	5898478	1997-05-05	1999-04-27	Expired	United States of America	process layers
08302598	5627624	1994-10-31	1997-05-06	Expired	United States of America	Integrated circuit test reticle and alignment mark optimization method
09477170	6495408	2000-01-04	2002-12-17	Granted	United States of America	Local interconnection process for preventing dopant cross diffusion in shared gate electrodes
09020029	6034401	1998-02-06	2000-03-07	Granted	United States of America	Local interconnection process for preventing dopant cross diffusion in shared gate electrodes
09076249		1998-05-12		Abandoned	United States of America	Mosfet Device With Improved LDD Region And Method Of Making Same
08791283	5780350	1997-01-30	1998-07-14	Expired	United States of America	MOSFET device with improved LDD region and method of making same
08962420		1997-10-31		ned	United States of America	Hybrid Surface/Buried-Channel MOSFET
08719773	6246093	1996-09-25	2001-06-12	Expired	United States of America	Hybrid surface/buried-channel MOSFET
09300823	6030425	1999-04-27	2000-05-29	Expired	United States of America	Catalytic acceleration and electrical bias control of CMP processing
08652905	5948697	1996-05-23	1999-09-07	Expired	United States of America	Catalytic acceleration and electrical bias control of CMP processing
08788125		1997-01-23		Abandoned	United States of America	Wafer Clamp For Chemical Vapor Deposition
08520058	5635244	1995-08-28	1997-06-03	Expired	United States of America	Method of forming a layer of material on a wafer
08463064	5525837	1995-06-05	1996-06-11	Expired	United States of America	Reliable metallization with barrier for semiconductors

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08378750	5614437	1995-01-26	1997-03-25	Expired	United States of America	Method for fabricating reliable metallization with Ta-Si-N barrier for semiconductors
08942511		1997-10-02		Abandoned	United States of America	Self-Aligned Remote Polysilicon Contacts
08474794	5674774	1995-06-07	1997-10-07	Expired	United States of America	Method of making self-aligned remote polysilicon contacts
09792691	6649219	2001-02-23	2003-11-18	Lapsed	United States of America	Process for forming a low dielectric constant fluorine and carbon-containing silicon oxide dielectric material characterized by improved resistance to oxidation
10652007	7015168	2003-08-29	2006-03-21	Lapsed	United States of America	Low dielectric constant fluorine and carbon-containing silicon oxide dielectric material characterized by improved resistance to oxidation
07954958		1992-09-30		Abandoned	United States of America	Camera
08294076	5432333	1994-08-22	1995-07-11	Expired	United States of America	Image-sensing display panels with LCD display panel and photosensor array
						Light sensing device having an array of photosensitive elements coincident with an array of lens formed on an optically transmissive
08863372	5977535	1997-05-27	1999-11-02	Expired	United States of America	material
08017202		1993-02-11		Abandoned	United States of America	Camera Based Devices
08287128	5760834	1994-08-08	1998-06-02	Expired	United States of America	Electronic camera with binary lens element array
08287204	5519205	1994-08-08	1996-05-21	Expired	United States of America	Color electronic camera including photosensor array having binary diffractive lens elements
08578746	5648655	1995-12-26	1997-07-15	Expired	United States of America	Sensing device for capturing a light image
08051028	5340978	1993-04-21	1994-08-23	Expired	United States of America	Image-sensing display panels with LCD display panel and photosensitive element array
10942444	7381502	2004-09-16	2008-06-03	Lapsed	United States of America	Apparatus and method to improve the resolution of photolithography systems by improving the temperature stability of the reticle
10265856	0866970	2002-10-07	2005-03-15	Lapsed	United States of America	Apparatus and method to improve the resolution of photolithography systems by improving the temperature stability of the reticle
10838384		2004-05-04		Abandoned	United States of America	Implementation of Si-Ge HBT Module with CMOS Process
10191670	6767842	2002-07-09	2004-07-27	Granted	United States of America	Implementation of Si-Ge HBT with CMOS process
10889901	7365015	2004-07-13	2008-04-29	Granted	United States of America	Damascene replacement metal gate process with controlled gate profile and length using Si1-xGex as sacrificial material
12021728		2008-01-29		Abandoned	United States of America	Damascene replacement metal gate process with controlled gate profile and length using Si1-xGex as sacrificial material
09650038	6500740	2000-08-29	2002-12-31	Expired	United States of America	Process For Fabricating Semiconductor Devices In Which The Distribution Of Dopants Is Controlled
08902044	6406952	1997-07-29	2002-06-18	Expired	United States of America	Process For Device Fabrication

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10272734	6989552	2002-10-17	2006-01-24	Lapsed	United States of America	Method For Making An Integrated Circuit Device With Dielectrically Isolated Tubs And Related Circuit
09728448	6500717	2000-12-01	2002-12-31	Granted	United States of America	Method For Making An Integrated Circuit Device With Dielectrically solated Tubs and Related Circuit
10300254	6762457	2002-11-20	2004-07-13	Granted	United States of America	LDMOS Device Having A Tapered Oxide
09641086	6506641	2000-08-17	2003-01-14	Granted	United States of America	The Use Of Selective Oxidation To Improve LDMOS Power Transistors
11390015		2006-03-27		Abandoned	United States of America	A Vertical Replacement-Gate Junction Field-Effect Transistor
09950384	6690040	2001-09-10	2004-02-10	Granted	United States of America	Vertical Replacement-Gate Junction Field-Effect Transistor
10723547	7033877	2003-11-26	2006-04-25	Lapsed	United States of America	A Vertical Replacement-Gate Junction Field-Effect Transistor
09885497	6617251	2001-06-19	2003-09-09	Granted	United States of America	Method of shallow trench isolation formation and planarization
10457942	6949446	2003-06-09	2005-09-27	Lapsed	United States of America	Method of shallow trench isolation formation and planarization
10409423	6821831	2003-04-08	2004-11-23	Lapsed	United States of America	Electrostatic Discharge Protection In Double Diffused MOS Transistors
69996860	6576506	2001-06-29	2003-06-10	Granted	United States of America	Electrostatic Discharge Protection In Double Diffused MOS Transistors
11821396	7800226	2007-06-22	2010-09-21	Lapsed	United States of America	Integrated Circuit With Metal Silicide Regions
10245447	7250356	2002-09-17	2007-07-31	Granted	United States of America	Method For Forming Metal Silicide Regions In An Integrated Circuit
10263638	6770536	2002-10-03	2004-08-03	Granted	United States of America	Process For Semiconductor Device Fabrication In Which A Insulating Layer Is Formed On A Semiconductor Substrate
10870834		2004-06-17		Abandoned	United States of America	Process For Semiconductor Device Fabrication In Which A Insulating Layer Is Formed On A Semiconductor Substrate
08979297	5849639	1997-11-26	1998-12-15	Granted	United States of America	Method For Removing Etching Residues And Contaminants
09164283	6046115	1998-10-01	2000-04-04	Granted	United States of America	Method for Removing Etching Residues and Contaminants
08814051	5936831	1997-03-06	1999-08-10	Expired	United States of America	Thin Film Tantalum Oxide Capacitors And Resulting Product
08918174	6075691	1997-08-25	2000-06-13	Expired	United States of America	THIN FILM CAPACITORS AND PROCESS FOR MAKING THEM
08752235	5811916		1998-09-22	Expired	United States of America	Field Emission Devices Employing Enhanced Diamond Field Emitters
08752234	5744195	1996-11-19	1998-04-28	Expired	United States of America	Field Emission Devices Employing Enhanced Diamond Field Emitters
08331458	5637950	1994-10-31	1997-06-10	Expired	United States of America	Field Emission Devices Employing Enhanced Diamond Field Emitters
		,				A Process For Device Fabrication Using Projection Lithography And An
08379052	5561008	1995-01-27	1996-10-01	Expired	United States of America	Apparatus Ineretor
086/3/05	5/01014	T336-06-25	1997-12-23	Expired	United States of America	A Projection Litinggraphy Apparatus
	6872612	2003-03-06	2005-03-29	Lapsed	United States of America	Local interconnect for integrated circuit
11058498	7081379	2005-02-15	2006-07-25	Lapsed	United States of America	Local interconnect for integrated circuit
10028594	6624498	2001-12-20	2003-09-23	Granted	United States of America	Micromagnetic Device Having Alloy Of Combalt, Phosphorus and Iron
09552627	6495019	2000-04-19	2002-12-17	Granted	United States of America	Device Comprising Micromagnetic Components For Power Applications And Process For Forming Device

09386132     6225182       09800049     6410974       10400279     6927494       09966464     6576544       09583434     6383332       09212503     6117779       12220644	182 974	1999-08-30	2001-05-01	Granted	United States of America	Simplified High Q Inductor Substrate
	974		10 70 000			
		2001-03-05	57-90-7007	Granted	United States of America	Simplified High Q Inductor Substrate
	494	2003-03-27	2005-08-09	Lapsed	United States of America	Local interconnect
	544	2001-09-28	2003-06-10	Granted	United States of America	Local interconnect
	332	2000-05-31	2002-02-07	Granted	United States of America	Endpoint detection method and apparatus which utilize a chelating agent to detect a polishing endpoint
						Endpoint detection method and apparatus which utilize a chelating agent
12220644	779	1998-12-15	2000-09-12	Granted	United States of America	to detect a polishing endpoint
12220644						In-Situ Metrology System and Method for Monitoring Metalization and
		2008-07-25		Abandoned	United States of America	Other Thin Film Formation
10328066 7414721	721	2002-12-23	2008-08-19	Granted	United States of America	In-situ metrology system and method for monitoring metalization and other thin film formation
						Arrangement and method for polishing a surface of a semiconductor
10164909 6555475	475	2002-06-07	2003-04-29	Granted	United States of America	wafer
09750639 6439981	981	2000-12-28	2002-08-27	Granted	United States of America	Arrangement and method for polishing a surface of a semiconductor wafer
						Low k dielectric composite laver for integrated circuit structure which
						provides void-free low k dielectric material between metal lines while
10099641 6800940	940	2002-03-15	2004-10-05	Granted	United States of America	mitigating via poisoning
						Low k dielectric composite layer for intergrated circuit structure which provides void-free low k dielectric material between metal lines while
09426056 6391795	795	1999-10-22	2002-05-21	Granted	United States of America	mitigating via poisoning
						Adaptive off tester screening method based on intrinsic die parametric
10197956 6807655	655	2002-07-16	2004-10-19	Lapsed	United States of America	measurements
60381746		2002-05-17		Expired	United States of America	Process and Apparatus for Wafer Edge Profile Control Using Gas Flow Control Ring
						Process and Apparatus for Wafer Edge Profile Control Using Gas Flow
		2004-04-09		ped	ヿ	Control Ring
	255	2002-07-18	2004-06-22	Granted		Process for wafer edge profile control using gas flow control ring
09609527 6455363	363	2000-07-03	2002-09-24	Granted		System to improve SER immunity and punchthrough
10191107		2002-07-09		Abandoned	United States of America	System To Improve SER Immunity And Punchthrough
10602510 6768130	130		2004-07-27	Granted	United States of America	Integration of semiconductor on implanted insulator
	639		2003-09-02	Granted	United States of America	Forming a semiconductor on implanted insulator
09690047 6557566	266	2000-10-16	2003-05-06	Granted	United States of America	Method and apparatus for washing drums
	320		2004-01-06	Lapsed		Apparatus for washing drums
	404	2001-10-23	2003-09-16	Granted	United States of America	Low temperature coefficient resistor
	979	2003-07-08	2005-11-01	Lapsed		Low temperature coefficient resistor
09528071 6530074	074	2000-03-17	2003-03-04	Granted	United States of America	Apparatus For Verification Of IC Mask Sets

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10317147	7103869	2002-12-11	2006-09-05	Lapsed	United States of America	Method Of Verifying IC Mask Sets
08678971	5821148	1996-07-12	1998-10-13	Expired	United States of America	Method of Fabricating a Segmented Emitter Low Noise Transistor
08484675	5723897	1995-06-07	1998-03-03	Expired	United States of America	Segmented Emitter Low Noise Transistor
09643784	6383923	2000-08-22	2002-05-07	Granted	United States of America	Article Comprising Vertically Nano-InterConnected Circuit Devices And Method For Making The Same
09426457	6340822	1999-10-05	2002-01-22	Granted	United States of America	Article Comprising Vertically Nano-InterConnected Circuit Devices And Method For Making The Same
09408299	6323044	1999-09-29	2001-11-27	Granted	United States of America	Integrated Circuit Capacitor And Associated Fabrication Methods
						Capacitor Having The Lower Electrode For Preventing Undesired Defects
09951178		2001-09-13	2003-02-25	Granted		At The Surface Of The Metal Plug
10776752		2004-02-11	2005-08-09	Granted	United States of America	Interdigitated Capacitor And Method Of Manufacturing Thereof
09929188	6740922	2001-08-14	2004-05-25	Granted	United States of America	Interdigitated Capacitor And Method Of Manufacturing Thereof
						LOCOS Isolation Process Using Layered PAD Nitride And Dry Field
08878242	9890609	1997-06-18	2000-07-18	Expired	United States of America	Oxidation Stack And Semiconductor Device Employing The Same
						Locos Isolation Process Using A Layered Pad Nitride And Dry Field
09205413	9090889	1998-12-02	2002-04-30	Expired	United States of America	Oxidation Stack And Semiconductor Device Employing The Same
08562235	5773338	1995-11-21	1998-06-30	Expired	United States of America	Bipolar Transistor With MOS-Controlled Protection For Reverse-Biased Emitter-Base Junction
						Bipolar Transistor With MOS\{miControlled Protection For
09050711	5949128	1998-03-30	1999-09-07	Expired	United States of America	Reverse\(miBiased Emitter\\(miBase Junction
12253403	7960812	2008-10-17		Granted	United States of America	Electrical Devices Having Adjustable Capacitance
10746824	7456716	2003-12-24	2008-11-25	Granted	United States of America	Electrical Devices Having Adjustable Electrical Characteristics
08848141	6054722	1997-04-28	2000-04-25	Expired	United States of America	Current Drive of TFTs in High\(miSpeed SRAMs
1	,					Complementary Devices Using Thin Film Transistors With Improved
08572196	5625200	1995-12-14	1997-04-29	Expired	T	Current Drive
10234354	7126198	2002-09-03	2006-10-24	Lapsed		Protruding Spacers For Self-Aligned Contacts
11542864	7332775	2006-10-04	2008-02-19	Granted	United States of America	Protruding Spacers For Self-Aligned Contacts
08381375	5616368	1995-01-31	1997-04-01	Expired	United States of America	Field Emission Devices Employing Activated Diamond Particle Emitters And Methods For Making Same
						Method Of Making Field Emission Devices Employing Ultra-Fine Diamond
08361616	5709577	1994-12-22	1998-01-20	Expired	United States of America	Particle Emitters
09006347	2977697	1998-01-13	1999-11-02	Expired	United States of America	Field Emission Devices Employing Diamond Particle Emitters
09573137	6566186	2000-05-17	2003-05-20	potació	United States of America	Capacitor with stoichiometrically adjusted dielectric and method of fabricating same
7575750	0010000	77 60 607	2002		Т	Canacitor with etoichiomotrically adjusted diolocatric and mothod of
10382709	6951787	2003-03-06	2005-10-04	Lapsed	United States of America	Capacitor with stolemonetheally adjusted dielectric and method of fabricating same
11122375		2005-05-05		Abandoned	United States of America	Capacitor with Stoichiometrically Adjusted Dielectric and Method of Fabricating Same
					1	

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
						Indium field implant for punchthrough protection in semiconductor
09960765	6504219	2001-09-21	2003-01-07	Granted	United States of America	devices
09469579	6342429	1999-12-22	2002-01-29	Granted	United States of America	Method of fabricating an indium field implant for punchthrough protection in semiconductor devices
7071100	6168507	1998-17-1/	2001-01-02	Y voir	lnited States of America	Subsonic to supersonic and ultrasonic conditioning of a polishing pad in a
08696445	5868608	1996-08-13	1999-02-09	Expired	United States of America	Subsonic to supersonic and ultrasonic conditioning of a polishing pad in a chemical mechanical polishing apparatus
00053851	605757	1008 03 31	רט סב טטטר		Inited States of America	High aspect ratio, metal-to-metal, linear capacitor for an integrated
1000	1					Method of forming and electrically connecting a vertical interdigitated
09221023	6251740	1998-12-23	2001-06-26	Granted	United States of America	metal-insulator-metal capacitor extending between interconnect layers in an integrated circuit
09219655	6417535	1998-12-23	2002-07-09	Granted	United States of America	Vertical interdigitated metal-insulator-metal capacitor for an integrated circuit
						Method of electrically connecting and isolating components with vertical
09052793	6358837	1998-03-31	2002-03-19	Granted	United States of America	elements extending between interconnect layers in an integrated circuit
09525489	6441419	2000-03-15	2002-08-27	Granted	United States of America	Encapsulated-metal vertical-interdigitated capacitor and damascene method of manufacturing same
09907424	6489231	2001-07-17	2002-12-03	Granted	United States of America	Method for forming barrier and seed layer
10268735		2002-10-10		Abandoned	United States of America	Barrier and Seed Layer System
09027307	6004880	1998-02-20	1999-12-21	Granted	United States of America	Method of single step damascene process for deposition and global planarization
						Method of single step damascene process for deposition and global
09365440	6090239	1999-08-02	2000-07-18		United States of America	planarization
0860486/	5688709	1996-02-14	1997-11-18		United States of America	INTERIOR TOT TOTAL BY COMPOSITE TENCH-TH CAPACITORS FOR DIRAMS
U00/3341	OULL	1337-00-20	/7-00-007	exbired	Officed States of Afficiate	COMPOSITE HERICITIES CAPACITORS FOR DIVARIAL
						Process for making integrated circuit structure comprising local area interconnects formed over semiconductor substrate by selective
08552461	5670425	1995-11-09	1997-09-23	Expired	United States of America	deposition on seed layer in patterned trench
						Process for making integrated circuit structure comprising local area interconnects formed over semiconductor substrate by selective
08873809	5895261	1997-06-12	1999-04-20	Expired	United States of America	deposition on seed layer in patterned trench
09454257	6297558	1999-12-02	2001-10-02	Expired		Slurry filling a recess formed during semiconductor fabrication
08899111	9069085	1997-07-23	2000-05-30	Expired	United States of America	Slurry filling a recess formed during semiconductor fabrication

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08752334		1996-11-19		Abandoned	United States of America	Structure For Reduction Of Channeling During Implantation Of Source And Drain Regions In Formation Of Mos Integrated Circuit Structures
08546921	5614428	1995-10-23	1997-03-25	Expired	United States of America	Process and structure for reduction of channeling during implantation of source and drain regions in formation of MOS integrated circuit structures
08704472	5763302	1996-08-20	1998-06-09	Expired	United States of America	Self-aligned twin well process
08768845	5770492	1996-12-18	1998-06-23	Expired	United States of America	Self-aligned twin well process
08488075	2583062	1995-06-07	1996-12-10	Expired	United States of America	Self-aligned twin well process having a SiO2-polysilicon-SiO2 barrier mask
08374193	5646073	1995-01-18	1997-07-08	Expired	United States of America	Process for selective deposition of polysilicon over single crystal silicon substrate and resulting product
08823829	5818100	1997-03-25	1998-10-06	Expired	United States of America	Product resulting from selective deposition of polysilicon over single crystal silicon substrate
08566161		1995-11-30		Abandoned	United States of America	Product Resulting From Selective Deposition Of Polysilicon Over Single Crystal Silicon Substrate
08438613		1995-05-10		Abandoned	Abandoned United States of America	Microelectronic Integrated Circuit Including Triangular Semiconductor And Gate Device
08567952	5631581	1995-12-06	1997-05-20	Expired	United States of America	Microelectronic integrated circuit including triangular semiconductor and gate device
08788403	5739580	1997-01-27	1998-04-14	Expired	United States of America	Oxide formed in semiconductor substrate by implantation of substrate with a noble gas prior to oxidation
08434674	5707888	1995-05-04	1998-01-13	Expired	United States of America	Oxide formed in semiconductor substrate by implantation of substrate with a noble gas prior to oxidation
11383171	7460211	2006-05-12	2008-12-02	Lapsed	United States of America	Apparatus for wafer patterning to reduce edge exclusion zone
10980945	7074710	2004-11-03	2006-07-11	Lapsed	United States of America	Method of wafer patterning for reducing edge exclusion zone
10893659	7071094	2004-07-16	2006-07-04	Granted	United States of America	Dual layer barrier film techniques to prevent resist poisoning
11418873	7393780	2006-05-04	2008-07-01	Granted	United States of America	Dual layer barrier film techniques to prevent resist poisoning
09896363	6812134	2001-06-28	2004-11-02	Granted	United States of America	Dual layer barrier film techniques to prevent resist poisoning
08485517	בהספתים	1005.06.07	1007-17-00	ָרָ מַיִּ	Inited States of America	Apparatus and method using optical energy for specifying and quantitatively controlling chemically-reactive components of semiconductor processing plasma etching gas
08986681		1997-12-08		ned	United States of America	Apparatus For Igniting Low Pressure Inductively Coupled Plasma
11964920	7565592	2007-12-27	2009-07-21	Lapsed	United States of America	Failure Analysis and Testing of Semi-Conductor Devices Using Intelligent Software on Automated Test Equipment (ATE)
11670031	7430700	2007-02-01	2008-09-30	Granted	United States of America	Failure analysis and testing of semi-conductor devices using intelligent software on automated test equipment (ATE)

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
11028695	7203877	2005-01-04	2007-04-10	Granted	United States of America	Failure analysis and testing of semi-conductor devices using intelligent software on automated test equipment (ATE)
08955384	5897381	1997-10-21	1999-04-27	Expired	United States of America	Method of forming a layer and semiconductor substrate
08954791	5893952	1997-10-21	1999-04-13	Expired	United States of America	Apparatus for rapid thermal processing of a wafer
08678718	5756369	1996-07-11	1998-05-26	Expired	United States of America	Rapid thermal processing using a narrowband infrared source and feedback
10930590	8404960	2004-08-31	2013-03-26	Granted	United States of America	Method for Heat Dissipation on Semiconductor Device
13775922	8653357	2013-02-25	2014-02-18	Lapsed	United States of America	Method for Heat Dissipation on Semiconductor Device
10921538	7129101	2004-08-18	2006-10-31	Lapsed	United States of America	Failure analysis vehicle for yield enhancement with self test at speed burnin capability for reliability testing
11527108	9020672	56-80-9006	2008-00-	botantod.	United States of America	Failure analysis vehicle for yield enhancement with self test at speed humin canability for reliability tecting
	6781151	2002-11-27	2004-08-24	Granted	United States of America	Failure analysis vehicle
						Implantation of a semiconductor substrate with controlled amount of
						noble gas ions to reduce channeling and/or diffusion of a boron dopant subsequently implanted into the substrate to form P-LDD region of a
08521795	5585286	1995-08-31	1996-12-17	Expired	United States of America	PMOS device
						Substrate with controlled amount of noble gas ions to reduce channeling
08677078	5717238	1996-07-09	1998-02-10	Expired	United States of America	and/or diffusion of a boron dopant forming P-LDD region of a PMOS device
08502566	5543643	1995-07-13	1996-08-06	Expired	United States of America	Combined JFET and MOS transistor device, circuit
08612337	5631176	1996-03-06	1997-05-20	Expired	United States of America	Method of making combined JFET & MOS transistor device
08578743	5686855	1995-12-26	1997-11-11	Expired	United States of America	Process monitor for CMOS integrated circuits
08287653	5486786	1994-08-09	1996-01-23	Expired	United States of America	Process monitor for CMOS integrated circuits
08506821	5631596	1995-07-25	1997-05-20	Expired	United States of America	Process monitor for CMOS integrated circuits
11425295	8089130	2009-06-20	2012-01-03	Granted	United States of America	Semiconductor Device And Process For Reducing Damaging Breakdown In Gate Dielectrics
						Semiconductor Device And Process For Reducing Damaging Breakdown In
13311299	8241986	2011-12-05	2012-08-14	Granted	United States of America	Gate Dielectrics
09804783	6586326	2001-03-13	2003-07-01	Lapsed	United States of America	Metal planarization system
10400278	6951808	2003-03-27	2005-10-04	Lapsed	United States of America	Metal planarization system
11337460	7220362	2006-01-23	2007-05-22	Granted	United States of America	Planarization with reduced dishing
10421068	7029591	2003-04-23	2006-04-18	Lapsed	United States of America	Planarization with reduced dishing
11695169		2007-04-02		Abandoned	United States of America	Planarization with Reduced Dishing
10801310	7395522	2004-03-16	2008-07-01	Granted	United States of America	Yield profile manipulator
12117379	7930655	2008-05-08		Granted	United States of America	Yield Profile Manipulator
08473543	5659189	1995-06-07	1997-08-19	Expired	United States of America	Layout configuration for an integrated circuit gate array

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08665016	5650348	1996-06-11	1997-07-22	Expired	United States of America	Method of making an integrated circuit chip having an array of logic gates
08892827	5773854	1997-07-15	1998-06-30	Expired	United States of America	Method of fabricating a linearly continuous integrated circuit gate array
09792683	6572925	2001-02-23	2003-06-03	Granted	United States of America	Process for forming a low dielectric constant fluorine and carbon containing silicon oxide dielectric material
10397993		2003-03-25		Abandoned	United States of America	Low Dielectric Constant Fluorine and Carbon-Containing Silicon Oxide Dielectric Material Characterized by Improved Resistance to Oxidation
10243562	6885436	2002-09-13	2005-04-26	Lapsed	United States of America	Optical error minimization in a semiconductor manufacturing apparatus
11473627	7298458	2006-06-22	2007-11-20	Granted	United States of America	Optical error minimization in a semiconductor manufacturing apparatus
11075195	968860	2005-03-07	2006-08-29	Lapsed	United States of America	Optical error minimization in a semiconductor manufacturing apparatus
11419548	7259462	2006-05-22	2007-08-21	Granted	United States of America	Interconnect dielectric tuning
10915719	7081406	2004-08-10	2006-07-25	Lapsed	United States of America	Interconnect dielectric tuning
10417708	7056392	2003-04-16	2006-06-06	Lapsed	United States of America	Wafer chucking apparatus and method for spin processor
11403137	7201176	2006-04-11	2007-04-10	Granted	United States of America	Wafer chucking apparatus for spin processor
10153011	6794756	2002-05-21	2004-09-21	Granted	United States of America	Integrated circuit structure having low dielectric constant material and having silicon oxynitride caps over closely spaced apart metal lines
						Method of forming integrated circuit structure having low dielectric
09425552	6423628	1999-10-22	2002-07-23	Granted	United States of America	constant material and having silicon oxynitride caps over closely spaced apart metal lines
11258253	7582938	2005-10-25	2009-09-01	Lapsed	United States of America	I/O and Power ESD Protection Circuits by Enhancing Substrate-Bias In Deep-Submicron CMOS Process
12506746	7948036	2009-07-21	2011-05-24	Granted	United States of America	I/O and Power ESD Protection Circuits by Enhancing Substrate-Bias In Deep-Submicron CMOS Process
13110581	8269280	2011-05-18	2012-09-18	Granted	United States of America	I/O and Power ESD Protection Circuits by Enhancing Substrate-Bias In Deep-Submicron CMOS Process
10676602	6979869	2003-10-01	2005-12-27	Granted	United States of America	Substrate-biased I/O and power ESD protection circuits in deep- submicron twin-well process
10328614	6972217	2002-12-23	2005-12-06	Lapsed	United States of America	Low k polymer E-beam printable mechanical support
11225310	7358594	2005-09-12	2008-04-15	Granted	United States of America	Method of forming a low k polymer E-beam printable mechanical support
10706120	6855586	ıı	2005-02-15	Granted	United States of America	Low voltage breakdown element for ESD trigger device
10055082	6710990	2002-01-22	2004-03-23	Granted	United States of America	Low voltage breakdown element for ESD trigger device

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
11007392	7619272	2004-12-07	2009-11-17	Lapsed	United States of America	Bi-Axial Texturing Of High-K Dielectric Films To Reduce Leakage Currents
12574479	7956401	2009-10-06	2011-06-07	Granted	United States of America	Bi-Axial Texturing Of High-K Dielectric Films To Reduce Leakage Currents
11506659	7456076	2006-08-18	2008-11-25	Granted	United States of America	Techniques for forming passive devices during semiconductor back-end processing
10944373	7122436	2004-09-16	2006-10-17	Lapsed	United States of America	Techniques for forming passive devices during semiconductor back-end processing
11856196	7612427	2007-09-17	2009-11-03	Granted	United States of America	Apparatus For Confining Inductively Coupled Surface Currents
11248509	7397105	2005-10-12	2008-07-08	Granted	United States of America	Apparatus to passivate inductively or capacitively coupled surface currents under capacitor structures
	7285840	2004-12-12	2007-10-23	Granted	United States of America	Apparatus for confining inductively coupled surface currents
60578890		2004-06-10		Abandoned	United States of America	Vortex Phase Shift Mask Applied to Optical Direct Write
13722648	9188848	2012-12-20	2015-11-17	Lapsed	United States of America	Maskless Vortex Phase Shift Optical Direct Write Lithography
	8377633	2011-10-05	2013-02-19	Lapsed	United States of America	Maskless Vortex Phase Shift Optical Direct Write Lithography
11011896	8057963	2004-12-14	2011-11-15	Lapsed	United States of America	Maskless Vortex Phase Shift Optical Direct Write Lithography
11210986		2005-08-24		Abandoned	United States of America	Temperature Control System
52602960	6967177	2000-09-27	2005-11-22	Granted	United States of America	Temperature control system
10035501	6743474	2001-10-25	2004-06-01	Granted	United States of America	Method for growing thin films
10804980	7081296	2004-03-16	2006-07-25	Lapsed	United States of America	Method for growing thin films
11741195	7825522	2007-04-27	2010-11-02	Lapsed	United States of America	Hybrid Bump Capacitor
12885722	8384226	2010-09-20	2013-02-26	Lapsed	United States of America	Hybrid Bump Capacitor
10327283		2002-12-19		Abandoned	United States of America	Diamond Metal-Filled Patterns Achieving Low Parasitic Coupling Capacitance
						Diamond metal-filled patterns achieving low parasitic coupling
11016468	6998716	2004-12-16	2006-02-14	Granted	United States of America	capacitance
10035704	77177	2001-10-18	2004-04-27	Granted	United States of America	Multi-step process for forming a barrier film for use in copper layer formation
11733673	7413984	2007-04-10	2008-08-19	Granted	United States of America	Multi-step process for forming a barrier film for use in copper layer formation
10772133	7229923	2004-02-03	2007-06-12	Granted	United States of America	Multi-step process for forming a barrier film for use in copper layer formation
10265867		2002-10-07		Abandoned	United States of America	MOS Transistor Having Aluminum Nitride Gate Structure And Method Of Manufacturing Same
09472331	6495409	1999-12-23	2002-12-17	Granted	United States of America	MOS Transistor Having Aluminum Nitride Gate Structure And Method Of Manufacturing Same

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
11106307		2005-04-14		Abandoned	United States of America	Ultra Low Dielectric Constant Thin Film
10691400	6065069	2003-10-22	2005-06-14	Lapsed	United States of America	Ultra low dielectric constant thin film
						Method Of Electrical Testing Of An Integrated Circuit With An Electrical
11540056	7239160	2006-09-29	2007-07-03	Granted	United States of America	Probe
11138152	7132840	2005-05-26	2006-11-07	Granted	United States of America	Method Of Electrical Testing
10825342	7270942	2004-04-14	2007-09-18	Granted	United States of America	Optimized mirror design for optical direct write
60513780		1900-01-01		Abandoned	United States of America	New Optimized Mirror Design for Optical Direct Write
11769486	7738078	2007-06-27	2010-06-15	Lapsed	United States of America	Optimized Mirror Design For Optical Direct Write
09818799	6400090	2001-03-27	2002-06-04	Granted	United States of America	Electron Emitters For Lithography Tools
09306287	6232040	1999-05-06	2001-05-15	Granted	United States of America	Electron Emitters For Lithography Tools
09332061	6251543	1999-06-14	2001-06-26	Granted	United States of America	Process For Fabricating A Projection Electron Lithography Mask And A Removable, Reuseable Cover For Use Therein
						Process For Fabricating A Projection Electron Lithography Mask And A
09854753	6372393	2001-05-15	2002-04-16	Granted	United States of America	Removable, Reuseable Cover For Use Therein
						Polymeric dielectric layers having low dielectric constants and improved
08879100	6121159	1997-06-19	2000-09-19	Expired	United States of America	adhesion to metal lines
09618211	6455934	2000-07-10	2002-09-24	Expired	United States of America	Polymeric dielectric layers having low dielectric constants and improved adhesion to metal lines
10628601	6943055	2003-07-28	2005-09-13	Lapsed	United States of America	Method and apparatus for detecting backside contamination during fabrication of a semiconductor wafer
10138742	6627466	2002-05-03	2003-09-30		United States of America	Method and apparatus for detecting backside contamination during fabrication of a semiconductor wafer
10368811	6977400	2003-02-18	2005-12-20	Lapsed	United States of America	Silicon germanium CMOS channel
09724444	6544854	2000-11-28	2003-04-08	_	United States of America	Silicon germanium CMOS channel
10454027	6880140	2003-06-04	2005-04-12	Lapsed	United States of America	Method to selectively identify reliability risk die based on characteristics of local regions on the wafer
11031564	7390680	2005-01-06	2008-06-24	ļ ,	United States of America	Method to selectively identify reliability risk die based on characteristics of local regions on the wafer
						Methods of Fabricating A Metal-Oxide-Metal Capacitor And Associated
09652479	6373087	2000-08-31	2002-04-16	Granted	United States of America	Apparatus
10080186	6730601	2002-02-21	2004-05-04	Granted	United States of America	Methods of Fabricating A Metal-Oxide-Metal Capacitor
10020304	6747318	2001-12-13	2004-06-08	Granted	United States of America	Buried channel devices and a process for their fabrication simultaneously with surface channel devices to produce transistors and capacitors with multiple electrical gate oxides
						Buried Channel Devices And A Process For Their Fabrication Simultaneously With Surface Channel Devices To Produce Transistors And
10786481		2004-02-24		pec		Capacitors With Multiple Electrical Gate Oxides
11265062	7635888	2005-11-02	2009-12-22	Granted	United States of America	Interdigitated Capacitors

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10886763	7022581	2004-07-08	2006-04-04	Granted	United States of America	Interdigitated Capacitors
12616050	8039923	2009-11-10	2011-10-18	Granted	United States of America	Interdigitated Capacitors
10649140	6821851	2003-08-27	2004-11-23	Granted	United States of America	Method Of Making Ultra Thin Body Vertical Replacement Gate Mosfet
10164202	6635924	2002-06-06	2003-10-21	Granted	United States of America	Ultra Thin Body Vertical Replacement Gate Mosfet
09335707	6197641	1999-06-18	2001-03-06	Granted	United States of America	Process For Fabricating Vertical Transistors
09143274	6027975		2000-02-22	Granted	United States of America	Process For Fabricating Vertical Transistors
11641507	7537984	2006-12-19	2009-02-26	Lapsed	United States of America	III-V Power Field Effect Transistors
10948897	7180103	2004-09-24	2007-02-20	Granted	United States of America	III/V Power Field Effect Transistors
10404832	7329926	2003-04-01	2008-02-12	Granted	United States of America	Semiconductor Device With Constricted Current Passage
11872347	7569445	2007-10-15	2009-08-04	Lapsed	United States of America	Semiconductor Device With Constricted Current Passage
09723557	6455418	2000-11-28	2002-09-24	Granted	United States of America	Barrier For Copper Metallization
09218649	6288449	1998-12-22	2001-09-11	Granted	United States of America	Barrier For Copper Metallization
11533785	8049282	2006-09-21	2011-11-01	Lapsed	United States of America	Bipolar Device Having Buried Contacts
13222877	8372723	2011-08-31	2013-02-12	Lapsed	United States of America	Bipolar Device Having Buried Contacts
26220960	6288454	2000-09-23	7001-09-11	Granted	United States of America	Semiconductor wafer having a layer-to-layer alignment mark and method for fabricating the same
						Semiconductor wafer having a layer-to-layer alignment mark and method
09311253	6136662	1999-05-13	2000-10-24	Granted	United States of America	for fabricating the same
11937199	7560292	2007-11-08	2009-07-14	Lapsed	United States of America	Voltage Contrast Monitor for Integrated Circuit Defects
10652369	6936920	2003-08-29	2005-08-30	Lapsed	United States of America	Voltage contrast monitor for integrated circuit defects
11131705	7323768	2005-05-18	2008-01-29	Lapsed	United States of America	Voltage contrast monitor for integrated circuit defects
09246402	6214675	1999-02-08	2001-04-10	Granted	United States of America	A Method For Fabricating A Merged Integrated Circuit Device
09789254	6627963	2001-02-20	2003-09-30	Granted	United States of America	Method For Fabricating A Merged Integrated Circuit Device
11827807	7632690	2007-07-13	2009-12-15	Lapsed	United States of America	Real-Time Gate Etch Critical Dimension Control By Oxygen Monitoring
10675577	7761745	02 00 200	90 2002		Inited States of America	Real-Time Gate Etch Critical Dimension Control By Oxygen Monitoring
						Semiconductor Device Having A Doped Lattice Matching Layer And A
10814682		2004-03-31		Abandoned	United States of America	Method Of Manufacture Therefor
10003873	6737339	2001-10-24	2004-05-18	Granted	United States of America	Semiconductor Device Having A Doped Lattice Matching Layer And A Method Of Manufacture Therefor
10814680	6855991	2004-03-31	2005-02-15	Granted	United States of America	Semiconductor Device Having A Doped Lattice Matching Layer And A Method Of Manufacture Therefor
10773900	7078280	2004-02-06	2006-07-18	Lapsed	United States of America	Vertical Replacement-Gate Silicon-On-Insulator Transistor
11419356	7259048	2006-05-19	2007-08-21	Granted	United States of America	Vertical Replacement-Gate Silicon-On-Insulator Transistor
09968234	6709904	2001-09-28	2004-03-23	Granted	United States of America	Vertical Replacement-Gate (VRG) Silicon-On-Insulator (SOI) CMOS Transistor
				1		

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
11419252	7381607	2006-05-19	2008-06-03	Granted	United States of America	A Method Of Forming A Spiral Inductor In A Semiconductor Substrate
10646997	7075167	2003-08-22	2006-07-11	Lapsed	United States of America	A Spiral Inductor Formed In A Semiconductor Substrate And A Method For Forming The Inductor
10918981	7345354	2004-08-16	2008-03-18	Granted	United States of America	Increased Quality Factor Of A Varactor In An Integrated Circuit Via A High Conductive Region In A Well
10454133	6825089	2003-06-04	2004-11-30	Granted	United States of America	Increased Quality Factor Of A Varactor In An Integrated Circuit Via A High Conductive Region In A Well
10648602	6884720	2003-08-25	2005-04-26	Granted	United States of America	Forming copper interconnects with Sn coatings
11074456	7675177	2005-03-07	2010-03-09	Lapsed	United States of America	Forming Copper Interconnects with SN Coatings
09434424	6284663	1999-11-04	2001-09-04	Granted	United States of America	Method For Making Field Effect Devices And Capacitors With Thin Film Dielectrics And Resulting Devices
1						Method For Making Field Effect Devices And Capacitors With Improved
09060420	6001741	1998-04-15	1999-12-14	Granted	ヿ	Thin Film Dielectrics And Resulting Devices
	6753268	2003-03-27	2004-06-22	Granted	ヿ	Reduced particulate etching
	6576981	2001-07-03	2003-06-10	Granted	United States of America	Reduced particulate etching
09071006	5907165	1998-05-01	1999-05-25	Granted	United States of America	InP Heterostructure Devices
09255845	6165859	1999-02-23	2000-12-26	Granted	United States of America	Method Of Making InP Heterostructure Devices
98965706	6107191	1997-11-07	2000-08-22	Granted	United States of America	Method Of Creating An Interconnect In A Substrate And Semiconductor Device Employing The Same
09428073	6222755	1999-10-27	2001-04-24	Granted	United States of America	Method Of Creating an Interconnect In A Substrate And Semiconductor
20210	667770	1202 2021		201	T	
08848109	6025280	1997-04-28	2000-02-15	Expired	United States of America	System And Method For Forming A High Quality Ultrathin Gate Oxide Layer
						System And Method For Forming A High Quality Ultrathin Gate Oxide
09338939	6281138	1999-06-24	2001-08-28	Expired	United States of America	Layer
09049531	6033202	1998-03-27	2000-03-02	Granted	United States of America	Mold For Non-Photolithographic Fabrication Of Microstructures
09393032	6322736	1999-09-09	2001-11-27	Granted	United States of America	Mold For Non-Photolithographic Fabrication Of Microstructures
08820063	5913146	1997-03-18	1999-06-15	Fxpired	United States of America	Semiconductor Device Having Aluminum Contacts Or Vias And Method Of Manufacture Therefor
		2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	, , , , , , , , , , , , , , , , , , ,	- L		Semiconductor Device Having Aluminum Contacts Or Vias And Method
U9100832	780/519	1998-10-05	50-71-0007	Expired		
08346444	5462012	1994-11-29	1995-10-31	Expired	United States of America	Substrates and Methods for Gas Phase Deposition of Semiconductors and Other Materials
, , , , , , , , , , , , , , , , , , ,		1007	7007			Substrates and methods for gas phase deposition of semiconductors and
084/5110	5589693	1995-06-07	18-71-9661	Expired	United States of America	Otnermaterials
09073556	6028359	1998-05-06	2000-02-22	Expired	United States of America	Integrated Circuit Having Amorphous Silicide Layer In Contacts And Vias And Method Of Manufacture Therefor

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08816185	5858873	1997-03-12	1999-01-12	Expired	United States of America	Integrated Circuit Having Amorphous Silicide Layer In Contacts And Vias AndMethod Of Manufacture Therefor
09489092	6498364	2000-01-21	2002-12-24	Granted	United States of America	A Capacitor For Integration With Copper Damascene Processes
10195935	7135733	2002-07-16	2006-11-14	Granted	United States of America	Capacitor For Integration With Copper Damascene Processes And A Method Of Manufacture Therefore
09580530	6333508	2000-02-30	2001-12-25	Granted	United States of America	Illumination System For Electron Beam Lithography Tool
09414004	7345290	1999-10-07	2008-03-18	Granted	United States of America	Lens Array For Electron Beam Lithography Tool
09642376	6534851	2000-08-21	2003-03-18	Granted	United States of America	Modular Semiconductor Substrates
10303280	6713409	2002-11-25	2004-03-30	Granted	United States of America	Semiconductor Manufacturing Using Modular Substrates
09557536	6387772	2000-04-25	2002-05-14	Granted	United States of America	Method For Forming Trenches Capacitors In Soi Substrates
10072500	6552381	2002-02-05	2003-04-22	Granted	United States of America	Trench Capacitors In Soi Substrates
09654689	6613651	2000-00-05	2003-09-02	Lapsed	United States of America	Integrated circuit isolation system
10383031	6831348	2003-03-06	2004-12-14	Lapsed	United States of America	Integrated circuit isolation system
09737504	6271911	2000-12-15	2001-08-07	Granted	United States of America	Apparatus for enhancing image contrast using intensity filtration
		, , , , , , , , , , , , , , , , , , , ,	9		Section of the sectio	Method and apparatus for enhancing image contrast using intensity
0955/946	6549322	2000-04-24	2003-04-15	Granted	Ullited States of Afficials	IIIII
10368812	7033710	2003-02-18	2006-04-25	Lapsed	United States of America	Method and apparatus for enhancing image contrast using intensity filtration
						Method and Apparatus for Enhancing Image Contrast Using Intensity
09106720		1998-06-29		Abandoned	United States of America	Filtration
10418560	6861864	2003-04-16	2005-03-01	Lapsed	United States of America	Self-timed reliability and yield vehicle array
10900642	7308627	2004-07-27	2007-12-11	Granted	United States of America	Self-timed reliability and yield vehicle with gated data and clock
10909821		2004-08-02		Abandoned	United States of America	Semiconductor Wafer Chuck Assembly for a Semiconductor Processing Device
						Semiconductor wafer chuck assembly for a semiconductor processing
10461255	6805338	2003-06-13	2004-10-19	Granted	United States of America	device
09540473	6373266	2000-03-31	2002-04-16	Granted	United States of America	Apparatus And Method For Determining Process Width Variations In Integrated Circuits
						Apparatus And Method For Determining Process Width Variations In
10053097	6728940	2002-01-18	2004-04-27	Granted	United States of America	Integrated Circuits
09466715	6458648	1999-12-17	2002-10-01	Granted	United States of America	Method For In-Situ Removal Of Side Walls In MOM Capacitor Formation
10215170	6656850	2002-08-08	2003-12-02	Granted	United States of America	Method For In-Situ Removal Of Side Walls In MOM Capacitor Formation
10147384	6683382	2002-05-16	2004-01-27	Granted	United States of America	Semiconductor Device Having An Interconnect Layer With A Plurality Of Layout Regions Having Substantially Uniform Densities Of Active Interconnects And Dummy Fills

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09484310	6436807	2000-01-18	2002-08-20	Granted	United States of America	Method For Making An Interconnect Layer And A Semiconductor Device Including The Same
10414601	7276441	2003-04-15	2007-10-02	Granted	United States of America	Dielectric barrier layer for increasing electromigration lifetimes in copper interconnect structures
12764004	8043968	2010-04-20	2011-10-25	Granted	United States of America	Dielectric Barrier Layer For Increasing Electromigration Lifetimes In Copper Interconnect Structures
11736402	7778433	2007-04-17	2010-06-01	lansed	United States of America	Dielectric Barrier Layer For Increasing Electromigration Lifetimes In Copper Interconnect Structures
	6475931	2001-05-21	2002-11-05	Granted	United States of America	Method For Producing Devices Having Piezoelectric Films
	6329305	2000-02-11	2001-12-11	Granted	United States of America	Method For Producing Devices Having Piezoelectric Films
10418375	6982229	2003-04-18	2006-01-03	Lapsed	United States of America	Ion recoil implantation and enhanced carrier mobility in CMOS device
11098290	7129516	2005-04-04	2006-10-31	Lapsed	United States of America	Ion recoil implantation and enhanced carrier mobility in CMOS device
10360903	6874510	2003-02-07	2005-04-05	Lapsed	United States of America	Method to use a laser to perform the edge clean operation on a semiconductor wafer
11014476		2004-12-16		Abandoned	United States of America	Method to Use a Laser to Perform the Edge Clean Operation on a Semiconductor Wafer
08791244	6117736	1997-01-30	2000-09-12	Expired	United States of America	Method of fabricating insulated-gate field-effect transistors having different gate capacitances
09594478	8990089	2000-06-15	2001-10-09	Expired	United States of America	Insulated-gate field-effect transistors having different gate capacitances
09665988	6553166	2000-09-20	2003-04-22	Lapsed	United States of America	Concentric optical cable with full duplex connectors
09956409		2001-09-19		Abandoned	United States of America	Parallel Active Optical SCSI Cable
10697506	7323228	2003-10-29	2008-01-29	Granted	United States of America	Method of vaporizing and ionizing metals for use in semiconductor processing
11939482	7670645	2007-11-13	2010-03-02	Lapsed	United States of America	Method of Treating Metal and Metal Salts to Enable Thin Layer Deposition in Semiconductor Processing
10253158	6713394	2002-09-24	2004-03-30	Granted	United States of America	Process for planarization of integrated circuit structure which inhibits cracking of low dielectric constant dielectric material adjacent underlying raised structures
09661465	6489242	2000-09-13	2002-12-03	Granted	United States of America	Process for planarization of integrated circuit structure which inhibits cracking of low dielectric constant dielectric material adjacent underlying raised structures
09724225	6521549	2000-11-28	2003-02-18	Granted	United States of America	Method of reducing silicon oxynitride gate insulator thickness in some transistors of a hybrid integrated circuit to obtain increased differential in gate insulator thickness with other transistors of the hybrid circuit

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10304631	6656805	2002-11-26	2003-12-02	Lapsed	United States of America	Method of reducing silicon oxynitride gate insulator thickness in some transistors of a hybrid integrated circuit to obtain increased differential in gate insulator thickness with other transistors of the hybrid circuit
10205229	8979959	2002-07-25	2003-05-20	Granted	United States of America	Method and apparatus for planarizing a wafer surface of a semiconductor wafer having an elevated portion extending therefrom
09364140	6451699	1999-07-30	2002-09-17	Granted	United States of America	Method and apparatus for planarizing a wafer surface of a semiconductor wafer having an elevated portion extending therefrom
09517150	6479857	2000-03-02	2002-11-12	Lapsed	United States of America	Capacitor having a tantalum lower electrode and method of forming the same
10228859	6861310	2002-08-27	2005-03-01	Lapsed	United States of America	Capacitor having a tantalum lower electrode and method of forming the same
12191171	7646077	2008-08-13	2010-01-12	Granted	United States of America	Dielectric Barrier Films For Use As Copper Barrier Layers In Semiconductor Trench And Via Structures
10321938	0086E69	2002-12-16	2005-09-06	Lapsed	United States of America	Dielectric barrier films for use as copper barrier layers in semiconductor trench and via structures
11131003	7427563	2005-05-16	2008-09-23	Granted	United States of America	Dielectric barrier films for use as copper barrier layers in semiconductor trench and via structures
09723516	6436845	2000-11-28	2002-08-20	Granted	United States of America	Silicon nitride and silicon dioxide gate insulator transistors and method of forming same in a hybrid integrated circuit
10171700	6562729	2002-06-14	2003-05-13	Granted	United States of America	Silicon nitride and silicon dioxide gate insulator transistors and method of forming same in a hybrid integrated circuit
10195044	6858531	2002-07-12	2005-02-22	Granted	United States of America	Electro chemical mechanical polishing method
11007694	7285145	2004-12-07	2007-10-23	Granted	United States of America	Electro chemical mechanical polishing method and device for planarizing semiconductor surfaces
10131431	9522299	2002-04-24	2003-09-30	Granted	United States of America	Method of chemically altering a silicon surface and associated electrical devices
10600665	6822308	2003-06-20	2004-11-23	Lapsed	United States of America	Method of chemically altering a silicon surface and associated electrical devices
10195775	9223300	2002-07-12	2004-01-06	Granted	United States of America	Method of reducing process plasma damage using optical spectroscopy
60384499		1900-01-01		Abandoned	United States of America	Impact of F Species on Plasma Charge Damage in a RF Aher
10680503	6972840	2003-10-06	2005-12-06	Lapsed	United States of America	Method of reducing process plasma damage using optical spectroscopy
10210365	6641698	2002-08-01	2003-11-04	Granted	United States of America	Integrated circuit fabrication dual plasma process with separate introduction of different gases into gas flow

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09747638	6461972	2000-12-22	2002-10-08	Granted	United States of America	Integrated circuit fabrication dual plasma process with separate introduction of different gases into gas flow
12034750		2008-02-21		Abandoned	United States of America	Laser Marking Hole Shape Of Semiconductor Wafer
10020764	7371659	2001-12-12	2008-05-13	Granted	United States of America	Substrate laser marking
09617550	6569751	2000-07-17	2003-05-27	Granted	United States of America	Low via resistance system
10400252	6893962	2003-03-27	2005-05-17	Granted	United States of America	Low via resistance system
				-	4	Method and apparatus for determining temperature of a semiconductor
0939550/	7088759	1999-09-14	2001-12-11	Granted	United States of America	Water during tabrication thereof
09952540	6794310	2001-09-14	2004-09-21	Granted	United States of America	Method and apparatus for determining temperature of a semiconductor wafer during fabrication thereof
11381409		2006-05-03		Abandoned	United States of America	Adjustable Transmission Phase Shift Mask
10972898	7067223	2004-10-25	2006-06-27	Lapsed	United States of America	Adjustable transmission phase shift mask
10039508	6841308	2001-11-09	2005-01-11	Lapsed	United States of America	Adjustable transmission phase shift mask
09670448	6486064	2000-09-26	2002-11-26	Granted	United States of America	Shallow junction formation
10268736	6605846	2002-10-10	2003-08-12	Granted	United States of America	Shallow junction formation
09212315	6358819	1998-12-15	2002-03-19	Granted	United States of America	Dual gate oxide process for deep submicron ICS
10026282		2001-12-21		Abandoned	United States of America	Dual Gate Oxide Process for Deep Submicron ICS
60314148		1900-01-01		Abandoned	Abandoned United States of America	Process Enhancement to Prevent LI or Borderless Contact To Well Leakage
10360746	6893937	2003-02-05	2005-05-17	Granted	United States of America	Method for preventing borderless contact to well leakage
11104050	7098515	2005-04-11	2006-08-29	Japsed	United States of America	Semiconductor chip with borderless contact that avoids well leakage
10006540	6551901	2001-11-30	2003-04-22	Granted	United States of America	Method for preventing borderless contact to well leakage
		1				Method Characterizing Materials For A Trench Isolation Structure Having
12574426	8021955	2009-10-06	2011-09-20	Granted	United States of America	Low Irench Parasitic Capacitance
11262173	7619294	2005-10-28	2009-11-17	Lapsed	United States of America	Shallow Trench Isolation Structure With Low Trench Parasitic Capacitance
1						Method of manufacturing a shallow trench isolation structure with low
09991202	7001823	2001-11-14	П	Lapsed	United States of America	trench parasitic capacitance
10196787	6787180	2002-07-17	2004-09-07	Granted	United States of America	Exhaust flow control system
09666507	6579371	2000-09-20	2003-06-17	Granted	United States of America	Exhaust flow control system
09952790	6964924	2001-09-11	2005-11-15	Lapsed	United States of America	Integrated circuit process monitoring and metrology system
11072127	7115425	2005-03-04	2006-10-03	Lapsed	United States of America	Integrated circuit process monitoring and metrology system
10044864	7115991	2001-10-22	2006-10-03	Lapsed	United States of America	Method for creating barriers for copper diffusion
11104763	7829455	2005-04-12	2010-11-09	Granted	United States of America	Method For Creating Barriers For Copper Diffusion
09879642	6495312	2001-06-12	2002-12-17	Granted	United States of America	Method and apparatus for removing photoresist edge beads from thin film substrates

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10263593	6614507	2002-10-03	2003-09-02	Granted	United States of America	Apparatus for removing photoresist edge beads from thin film substrates
						Method and Apparatus for Removing Photoresist Edge Beads From Thin
09775223		2001-02-01		pauc		Film Substrates
11927950	7579245	2007-10-30	2009-08-25	Lapsed	ヿ	Dual-Gate Metal-Oxide Semiconductor Device
10999705	7329922	2004-11-30	2008-02-12	Granted	United States of America	Dual\(miGate Metal\(miOxide Semiconductor Device
1000001	5053005	71 01 2000			Inited States of America	Metal-Oxide Semiconductor Device Having Improved Performance And
10000731	cu/cuu/	71-01-5007	2009-07-70	rabsen	T	Mattel(Veilovija)
11348597	7335565	2006-02-07	2008-02-26	Granted	United States of America	Metal (  miOxide Semiconductor Device Having Improved Performance And Reliability.
09083072	6024829	1998-05-21	2000-02-15	Granted	United States of America	Method Of Eliminating Agglomerate Particles In A Polishing Slurry
09427306	6355184	1999-10-26	2002-03-12	Granted	United States of America	A Method Of Eliminating Agglomerate Particles In A Polishing Slurry
09992135	6750145	2001-11-14	2004-06-15	Granted	United States of America	A Method Of Eliminating Agglomerate Particles In A Polishing Slurry
73382800	6483604	3001-06-11	2002-11-10	, c	Inited States of America	Semiconductor Device Structure Including A Tantalum Pentoxide Layer
7500/060	0407034	TT-00-T007	CT-TT-7007		T	סמומאורונים הכניאפרון זיינים במ∮כון סמומאורונים הכניאפרון זיינים במ∮כון
09259001	6294807	1999-02-26	2001-09-25	Granted	United States of America	Semiconductor Device Structure Including A Tantalum Pentoxide Layer Sandwiched Between Silicon Nitride Layers
7117	6/30077	2001-08	76-80-6006	to to	United States of America	Polishing Fluid, Polishing Method, Semiconductor Device And Semiconductor Device Fabrication Method
/TT-0000	2/0000	2202 202	2002 00 27	2011	T	Dollar Control of the board of the control of the c
09483785	6328633	2000-01-14	2001-12-11	Granted	United States of America	Polishing Fluid, Polishing Method, Semiconductor Device And Semiconductor Device Fabrication Method
09461609	6409829	1999-12-15	2002-06-25	Granted	United States of America	Manufacture Of Dielectrically Isolated Integrated Circuits
10091291	6727567	2002-03-05	2004-04-27	Granted	United States of America	Integrated Circuit Device Substrates With Selective Epitaxial Growth Thickness Compensation
10762962	7276767	2004-01-22	2007-10-02			A Thin Film Resistor Device And A Method Of Manufacture Therefor
09614992	999869	2000-07-12	2004-03-09	Granted	United States of America	A Thin Film Resistor Device And A Method Of Manufacture Therefor
08347527	6445043	1994-11-30	2002-09-03	Granted	United States of America	Process for Forming Isolation Regions in An Integrated Circuit and Structure Formed Thereby
08620964	5763314	1996-03-22	1998-06-09		United States of America	Process For Forming Isolation Regions In An Integrated Circuit
08668310	5641994	1996-06-26	1997-06-24	Expired	United States of America	Multilayered Al-alloy Structure For Metal Conductors
08365652	5561083	1994-12-29	1996-10-01	Expired	United States of America	Method of Making Multilayered A1-alloy Structure For Metal Conductors
10750348	6969683	2003-12-31	2005-11-29	Granted	United States of America	Method of preventing resist poisoning in dual damascene structures
10025304	6713386	2001-12-19	2004-03-30	Granted	United States of America	Method of preventing resist poisoning in dual damascene structures
09962641	6495875	2001-09-25	2002-12-17	Granted	United States of America	Method Of Forming Metal Oxide Metal Capacitors Using Multi-Step Rapid Thermal Process And A Device Formed Thereby

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09418106	6323078	1999-10-14	2001-11-27	Granted	United States of America	A Method Of Forming Metal Oxide Metal Capacitors Using Multi-Step Rapid Thermal Process And A Device Formed Thereby
76167661	113011	2000 10 01	3010 OF 11		epinem A poset Spetial	Multiple Doping Level Bipolar Junctions Transistors And Method For
75154571	11001//	70.07-007	11-00-0107	Lapsed		Multiple Doping Level Bipolar Junctions Transistors And Method For
12727304	7910425	2010-03-19	2011-03-22	Granted	United States of America	Forming
						Multiple Doping Level Bipolar Junctions Transistors And Method For
10953894	7095094	2004-09-29	2006-08-22	Lapsed	United States of America	Forming
						Multiple Doping Level Bipolar Junctions Transistors And Method For
13026528	8143120	2011-02-14	2012-03-27	Granted	United States of America	Forming
11458270	7449388	2006-07-18	2008-11-11	Lapsed	United States of America	Method For Forming Multiple Doping Level Bipolar Junctions Transistors
						Test Semiconductor Device And Method For Determining Joule Heating
10953292	7061264	2004-09-29	2006-06-13	Lapsed	United States of America	Effects In Such A Device
			[		V	Test Semiconductor Device And Method For Determining Joule Heating
11403/50	7388395	2006-04-13	2008-06-17	Granted	United States of America	ETTECTS IN SUCH A Device
09940126	6573149	2001-08-27	2003-06-03	Granted	United States of America	A Semconductor Device Having A Metal Gate With A Work Function Compatible With A Semiconductor Device
10003871	6570775	7001-10-24	2003-06-17	potació	United States of America	A Semconductor Device Having A Metal Gate With A Work Function
T / OCOOOT	6//6/60	47-01-T007	71-00-5007	Glalled	סווורת סומורים סו שוויכוורת	מבוולמיומר אווי עסכוווירסווימיומר מביורסו
09572060	6383879	2000-05-17	2002-05-07	Granted	United States of America	A Semconductor Device Having A Metal Gate With A Work Function Compatible With A Semiconductor Device
08298860	6649422	2001-06-21	2003-11-18	Granted	United States of America	Integrated Circuit Having A Micromagnetic Device And Method Of Manufacture Therefor
						An Integrated Circuit Having A Micromagnetic Device And Method Of
09338143	6255714	1999-06-22	2001-07-03	Granted	United States of America	Manufacture Therefor
09578082	6465884	2000-05-24	2002-10-15	Granted	United States of America	Semiconductor Device With Variable Pin Locations
10218783	6833286	ı	2004-12-21	Granted	United States of America	Semiconductor Device With Variable Pin Locations
10038734	6762459	2001-12-31	2004-07-13	Granted	United States of America	Method For Fabricating MOS Device With Halo Implanted Region
09523782	6362054	2000-03-13	2002-03-26	Granted	United States of America	Method For Fabricating MOS Device With Halo Implanted Region
09015981	6153920	1998-01-30	2000-11-28	Expired	United States of America	A Semiconductor Device Configured to Control Dopant Diffusion In the Semiconductor Device Substrate
08862226	5731626	1997-05-23	1998-03-24	Expired	United States of America	Process For Controlling Dopant Diffusion In A Semiconductor Layer And Semiconductor Layer Formed Thereby
08848113	5982020	1997-04-28	1999-11-09	Expired	United States of America	Deuterated Bipolar Transistors And Method Of Manufacture Thereof
09386592	6309938	1999-08-31	2001-10-30	Expired	United States of America	Deuterated Bipolar Transistors And Method Of Manufacture Thereof

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09261346	6153020	1999-03-03	2000-11-28	Granted	United States of America	Process For Fabricating Improved Iron-Cobalt Magnetostrictive Alloy And Article Comprising Alloy
						Process For Fabricating Improved Iron-Cobalt Magnetostrictive Alloy And
09500855	6299703	2000-02-09	2001-10-09	Granted	United States of America	Article Comprising Alloy
11649197	7670203	2007-01-03	2010-03-02	Lapsed	United States of America	Process For Making An On-Chip Vacuum Tube Device
09651696	7259510	2000-08-30	2007-08-21	Granted	United States of America	On-Chip Vacuum Tube Device And Process For Making Device
						Optical Probe Microscope Having A Fiber Optic Tip That Receives Both A Dither Motion And A Scanning Motion, For Nondestructive Metrology Of
08881293	5811796	1997-06-24	1998-09-22	Expired	United States of America	Large Sample Surtaces
08657390	5693938	1996-06-03	1997-12-02	Expired	United States of America	Optical Probe Microscope Having A Fiber Optic Tip That Receives Both A Dither Motion And A Scanning Motion, For Nondestructive Metrology Of Large Sample Surfaces
11748569	7407824	2007-05-15	2008-08-05	Granted	United States of America	Guard Ring For Improved Matching
10941665	7253012	2004-09-14	2007-08-07	Granted	United States of America	Guard Ring For Improved Matching
						A Method Of Forming An Alignment Feature In Or On A Multi-Layered
09456224	6576529	1999-12-07	2003-06-10	Granted	United States of America	Semiconductor Structure
10704449	6977128	2003-11-07	2005-12-20	Lapsed	United States of America	Multi-Layered Semiconductor Structure
	1					Method Of Forming An Alignment Feature In Or On A Multi-Layered
09867202	6099029	2001-05-29	2004-03-16	Granted	United States of America	Semiconductor Structure
						Two-Step Oxidation Process For Oxidizing A Silicon Substrate Wherein The First Step Is Carried Out At A Temperature Below The Viscoelastic Temperature Of Silicon Dioxide And The Second Step Is Carried Out At A Temperature Above The Viscoelastic
10360276		2003-02-07		Abandoned	Abandoned United States of America	Temperature
09597076	6551946	2000-06-20	2003-04-22	Granted	United States of America	Two-Step Oxidation Process For Oxidizing A Silicon Substrate Wherein The First Step Is Carried Out At A Temperature Below The Viscoelastic Temperature Of Silicon Dioxide And The Second Step Is Carried Out At A Temperature Above The Viscoelastic Temperature
						Process For Oxide Fabrication Using Oxidation Steps Below And Above A
10316386	7148153	2002-12-11	2006-12-12	Granted	United States of America	Threshold Temperature
11385156	7282461	2006-03-21	2007-10-16	Granted	United States of America	Phase-Shifting Mask And Semiconductor Device
10655050	7053405	2003-09-04	2006-05-30	Lapsed	United States of America	Phase-Shifting Mask And Semiconductor Device
09488662	6638663	2000-01-20	2003-10-28	Granted	United States of America	Phase-Shifting Mask And Semiconductor Device
09533428	6312565	2000-03-23	2001-11-06	Granted	United States of America	Thin Film Deposition Of Mixed Metal Oxides
09917365	6540974	2001-07-27	2003-04-01	Granted	United States of America	Process For Making Mixed Metal Oxides
10819253	7242056	2004-04-05	2007-07-10	Granted	United States of America	Structure And Fabrication Method For Capacitors Integratible With Vertical Replacement Gate Transistors

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
11809686	7633118	2007-05-31	2009-12-15	Lapsed	United States of America	Structure And Fabrication Method For Capacitors Integratible With Vertical Replacement Gate Transistors
12319603	7700432	2009-01-09	2010-04-20	Lapsed	United States of America	Method of Fabricating a Vertical Transistor and Capacitor
11809873	7491610	2007-06-01	2009-02-17	Granted	United States of America	Fabrication Method
09956381		2001-09-18		Abandoned	United States of America	An Integratible Vertical Replacement Gate (VRG)-type Poly-Nitride-Poly (PNP) Or Metal-Nitride-poly (MNP) Capacitor
						Structure And Fabrication Method For Capacitors Integratible With
12610733	7911006	2009-11-02	2011-03-22	Granted	United States of America	Vertical Replacement Gate Transistors
09137920	6215130	1998-08-20	2001-04-10	Granted	United States of America	Thin Film Transistors
09450522	6232157	1999-11-29	2001-05-15	Granted	United States of America	Thin Film Transistors
09280103	6252245	1999-03-29	2001-06-26	Granted	United States of America	Device Comprising N-Channel Semiconductor Material
09476511	6387727	2000-01-03	2002-05-14	Granted	United States of America	Device Comprising N-Channel Semiconductor Material
		0000	, , , ,		20 12 20 A 30 20 20 20 20 20 20 20 20 20 20 20 20 20	Hybrid Inorganic\(miOrganic Composite For Use As An Interlayer
092/6912	618/42/	1999-03-7/	2001-02-13	Expired	United States of America	Dielectric
08911489	5965202	1997-08-14	1999-10-12	Expired	United States of America	Hybrid Inorganic\(miOrganic Composite For Use As An Interlayer Dielectric
09339895	6320238	1999-06-25	2001-11-20	Granted	United States of America	A Gate Stack Structure For Integrated Circuit Fabrication
08995435	6548854	1997-12-22	2003-04-15	Granted	United States of America	Compound, High-K, Gate And Capacitor Insulator Layer
08873750	6118351	1997-06-10	2000-00-12	Evolitod	United States of America	A Micromagnetic Device For Power Processing Applications And Method Of Manufacture Therefor
000777000	TOCOTTO	01-00-7001	71-00-007	rybiled		
09292860	6191495	1999-04-16	2001-02-20	Expired	United States of America	Method of Manufacture Therefor
09511343	6440750	2000-02-23	2002-08-27	Expired	United States of America	Method Of Making Integrated Circuit Having A Micromagnetic Device
2/070501	7031510	20000	70 70 3000	7000	Inited States of America	Micromagnetic Device For Power Processing Applications And Method Of
TU36/040	0161207	2003-03-T3	2000-04-04	гарзеп	Officed States of Afficiality	ואמוומומניתוב ווובובוסו
09978871	6696744	2001-10-15	2004-02-24	Expired	United States of America	Integrated Circuit Having A Micromagnetic Device And Method Of Manufacture Therefor
09109963	7868919	1998-07-02	2000-17-19	Evnired	United States of America	A Micromagnetic Device For Data Transmission Applications And Method Of Manufacture Therefor
		1000	1	5		A Micromagnetic Device For Power Processing Applications And Method
09490655	6160721	2000-01-24	2000-12-12	Expired	United States of America	Of Manufacture Therefor
08718113	5804975	1996-09-18	1998-09-08	Expired	United States of America	Detecting Breakdown In Dielectric Layers
09002497	6043662	1998-01-02	2000-03-28	Expired	United States of America	Detecting Defects In Integrated Circuits
12502057	8097179	2009-07-13	2012-01-17	Granted	United States of America	Arrangement And Method For Abating Effluent From A Process
09942330	7578883	2001-08-29	2009-08-25	Lapsed	United States of America	Arrangement And Method For Abating Effluent From A Process
08353015	5576240	1994-12-09	1996-11-19	Expired	United States of America	Method for Making A Metal to metal Capacitor
08644086	5851870	1996-05-09	1998-12-22	Expired	United States of America	Method For Making A Capacitor

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08472033	5654581	1995-06-06	1997-08-05	Expired	United States of America	Integrated Circuit Capacitor
59560680	6040616	1997-08-12	2000-03-21	Exnired	, United States of America	A Device and Method of Forming A Metal To Metal Capacitor Within an Integrated Circuit
08863713	5825073	1997-05-27	1998-10-20	Expired		An Electronic Component For An Integrated Circuit
09081403	6239491	1998-05-18	2001-05-29	Granted	United States of America	Integrated circuit structure with thin dielectric between at least local interconnect level and first metal interconnect level, and process for making same
09790821	6486056	2001-02-22	2002-11-26	Granted	United States of America	Process for making integrated circuit structure with thin dielectric between at least local interconnect level and first metal interconnect level
09741568	6576404	2000-12-19	2003-06-10	Granted	United States of America	Carbon-doped hard mask and method of passivating structures during semiconductor device fabrication
10405666	6846569	2003-04-02	2005-01-25	Granted	United States of America	Carbon-doped hard mask and method of passivating structures during semiconductor device fabrication
09607169	6541383	2000-06-29	2003-04-01	Granted	United States of America	Apparatus and method for planarizing the surface of a semiconductor wafer
10336444		2003-01-03		Abandoned	United States of America	Apparatus and Method for Planarizing the Surface of a Semiconductor Wafer
09098635	0060370	1998-06-16	2000-02-09	Granted	United States of America	Method for shallow trench isolations with chemical-mechanical polishing
09507042	6424019	2000-02-18	2002-07-23	Granted	United States of America	Shallow trench isolation chemical-mechanical polishing process
09442078	6179956	1999-11-16	2001-01-30	Granted	United States of America	Method and apparatus for using across wafer back pressure differentials to influence the performance of chemical mechanical polishing
09005364	6531397	1998-01-09	2003-03-11	Granted	United States of America	Method and apparatus for using across wafer back pressure differentials to influence the performance of chemical mechanical polishing
08976033	5994211	1997-11-21	1999-11-30	Granted	United States of America	Method and composition for reducing gate oxide damage during RF sputter clean
09251702	6204550	1999-02-17	2001-03-20	Granted	United States of America	Method and composition for reducing gate oxide damage during RF sputter clean
10640778	6943042	2003-08-13	2005-09-13	Lapsed	United States of America	Method of detecting spatially correlated variations in a parameter of an integrated circuit die
10020407	6787379	2001-12-12	2004-09-07	Granted	United States of America	Method of detecting spatially correlated variations in a parameter of an integrated circuit die
08924903	5981352	1997-09-08	1999-11-09	Expired	United States of America	Consistent alignment mark profiles on semiconductor wafers using fine grain tungsten protective layer

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09361684	6060787	1999-07-27	2000-02-09	Expired	United States of America	Consistent alignment mark profiles on semiconductor wafers using fine grain tungsten protective layer
08925200	5966613	1997-09-08	1999-10-12	Expired	United States of America	Consistent alignment mark profiles on semiconductor wafers using metal organic chemical vapor deposition titanium nitride protective
09289828	6157087	1999-04-12	2000-12-05	Expired	United States of America	Consistent alignment mark profiles on semiconductor wafers using metal organic chemical vapor deposition titanium nitride protective layer
10306011	6891219	2002-11-26	2005-05-10	Granted	United States of America	Metal-insulator-metal capacitor formed by damascene processes between metal interconnect layers and method of forming same
09723434	6524926	2000-11-27	2003-02-25	Granted	United States of America	Metal-insulator-metal capacitor formed by damascene processes between metal interconnect layers and method of forming same
08861899		1997-05-22		Abandoned	United States of America	Integrated Circuit With Isolation Of Field Oxidation By Noble Gas Implantation And Method Of Making Such An Integrated Circuit
08479104		1995-06-07		Abandoned	United States of America	Integrated Circuit With Isolation Of Field Oxidation By Nobel Gas Implantation And Method Of Making Such An Integrated Circuit
08641027		1996-04-29		Abandoned	United States of America	Integrated Circuit With Isolation Of Field Oxidation By Noble Gas Implantation And Method Of Making Such An Integrated Circuit.
08918577	9868609	1997-08-19	2000-07-25	Expired	United States of America	Integrated circuit with isolation of field oxidation by noble gas implantation
08701476	5905381	1996-08-22	1999-05-18	Expired	United States of America	Functional OBIC analysis
09244327	6154039	1999-02-03	2000-11-28	Expired	United States of America	Functional OBIC analysis
09526101	6383414	2000-03-15	2002-05-07	Expired	United States of America	Use of corrosion inhibiting compounds to inhibit corrosion of metal plugs in chemical-mechanical polishing
08918360	6288909	1997-08-26	2000-02-30	Expired	United States of America	Use of corrosion inhibiting compounds to inhibit corrosion of metal plugs in chemical-mechanical polishing
08889839	2895267	1997-07-09	1999-04-20	Expired	United States of America	Method to obtain a low resistivity and conformity chemical vapor deposition titanium film
09218780	6297555	1998-12-22	2001-10-02	Expired	United States of America	Method to obtain a low resistivity and conformity chemical vapor deposition titanium film
09388727	6359314	1999-09-02	2002-03-19	Granted	United States of America	Swapped drain structures for electrostatic discharge protection
10026186	6587322	2001-12-20	2003-07-01	Granted	United States of America	Swapped drain structures for electrostatic discharge protection
09177335	6201253	1998-10-22	2001-03-13	Granted	United States of America	Method and apparatus for detecting a planarized outer layer of a semiconductor wafer with a confocal optical system
09754429	6354908	2001-01-04	2002-03-12	Granted	United States of America	Method and apparatus for detecting a planarized outer layer of a semiconductor wafer with a confocal optical system
09863979		2001-05-23		Abandoned	United States of America	Method and Apparatus for Deposition of Porous Silica Dielectrics
09302832	6287987	1999-04-30	2001-09-11	Granted	United States of America	Method and apparatus for deposition of porous silica dielectrics

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10459072	6806162	2003-06-11	2004-10-19	Lapsed	United States of America	Method for composing a dielectric layer within an interconnect structure of a multilayer semiconductor device
09164069	6614097	1998-09-30	2003-09-02	Lapsed	United States of America	Method for composing a dielectric layer within an interconnect structure of a multilayer semiconductor device
09162407	6211555	1998-09-29	2001-04-03	Granted	United States of America	Semiconductor device with a pair of transistors having dual work function gate electrodes
09591108	6514824	2000-06-09	2003-02-04	Granted	United States of America	Semiconductor device with a pair of transistors having dual work function gate electrodes
08954006	6096625	1997-10-20	2000-08-01	Expired	United States of America	Method for improved gate oxide integrity on bulk silicon
08720514		1996-09-30		Abandoned	United States of America	Method for Improved Gate Oxide Integrity on Bulk Silicon
61350494		2010-06-02		Expired	United States of America	CUB eDRAM cell with local Interconnects to reduce stacked contact parasitics Impact
13046973	8283713	2011-03-14	2012-10-09	Granted	United States of America	Logic-Based eDRAM Using Local Interconnects to Reduce Impact of Extension Contact Parasitics
11230188		2005-09-19		Abandoned	United States of America	Shallow Trench Isolation Structures And A Method For Forming Shallow Trench Isolation Structures
11926469	7906407	2007-10-29	2011-03-15	Granted	United States of America	Shallow Trench Isolation Structures And A Method For Forming Shallow Trench Isolation Structures
08430084	5891784	1995-04-27	1999-04-06	Expired	United States of America	Transistor Fabrication Method
08587061	6498080	1996-01-16	2002-12-24	Expired	United States of America	Transistor Fabrication Method
12114589		2008-05-02		Abandoned	United States of America	Transistor Fabrication Method
10224220		2002-08-20		Abandoned	United States of America	Transistor Fabrication Method
12689749	8030199	2010-01-19	2011-10-04	Granted	United States of America	Transistor Fabrication Method
		,				Low Dielectric Constant Multiple Carbon-Containing Silicon Oxide Dielectric Material For Use In Integrated Circuit Structures, And Method
2000079900	3432783	2000-03-22	2003-05-23	Lapsed	Japan	Of Making Same
09281602	6204192	1999-03-29	2001-03-20	Granted	United States of America	Plasma cleaning process for openings formed in at least one low dielectric constant insulation layer over copper metallization in integrated circuit structures
2001554123	4831802	2002-07-19	2011-09-30	Lapsed	Japan	Mask Having An Arbitrary Complex Transmission Function
09274457	6303047	1999-03-22	2001-10-16	Granted	United States of America	Low dielectric constant multiple carbon-containing silicon oxide dielectric material for use in integrated circuit structures, and method of making same
						Process for treating exposed surfaces of a low dielectric constant carbon doped silicon oxide dielectric material to protect the material from
09362645	6114259	1999-07-27	2000-00-02	Granted	United States of America	damage
09233828	6197456	1999-01-19	2001-03-06	Granted	United States of America	Mask having an arbitrary complex transmission function
09207395	6144076	1998-12-08	2000-11-07	Granted	United States of America	Well formation For CMOS devices integrated circuit structures

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
1019980025571	537034	1998-06-30	2005-12-09	Lapsed	Korea, Republic of (KR)	Process For Forming MOS Device In Integrated Circuit Structure Using Cobalt Silicide Contacts As Implantation Media
1998068296	4932980	1998-03-18	2012-02-24	Lapsed	Japan	Semiconductor Die Having On-Die Decoupling Capacitance
09171783	6156620	1998-07-22	2000-12-05	pataca	States of America	Isolation trench in semiconductor substrate with nitrogen-containing harrier region and process for forming same
09097081	6185706		2001-02-06	Granted	United States of America	Performance monitoring circuitry for integrated circuits
09321659	6299723	1	2001-10-09	Granted	United States of America	Anti-airlock apparatus for filters
09321658	6276379	1999-05-28	2001-08-21	Granted	United States of America	Anti-microbubble deposition apparatus
09266174	6258514	1999-03-10	2001-07-10	Granted	United States of America	Top surface imaging technique using a topcoat delivery system
09340704	4054424	1997-11-26	2007-12-14	Lapsed	Japan	Method And Apparatus Of Fourier Manipulation In An Optic Lens Or Mirror Train
09045738	6130173	1998-03-19	l。	Granted	United States of America	Reticle based skew lots
						A Novel Method To Improve Uniformity/Planarity On The Edge Die And
1997355616	4620189	1997-12-24	2010-11-05	Granted	Japan	Also Remove The Tungsten Stringers From Wafer Chemi-Mechanical Polishing
08978979	6043539	1997-11-26	2000-03-28	Granted	United States of America	Electro-static discharge protection of CMOS integrated circuits
09038684	8668809	1998-03-09	2000-03-07	Granted	United States of America	Method of forming variable thickness gate dielectrics
08995875	6218276	1997-12-22	2001-04-17	Granted	United States of America	Silicide encapsulation of polysilicon gate and interconnect
08947742	5953614	1997-10-09	1999-09-14	Expired	United States of America	Process for forming self-aligned metal silicide contacts for MOS structure using single silicide-forming step
08944247	6054062	1997-10-06	2000-04-25	Expired	United States of America	Method and apparatus for agitating an etchant
08899464	6692338	1997-07-23	2004-02-17	Expired	United States of America	Through-pad drainage of slurry during chemical mechanical polishing
08935584	5888121	1997-09-23	1999-03-30	Expired	United States of America	Controlling groove dimensions for enhanced slurry flow
08912597	6093280	1997-08-18	2000-07-25	Expired	United States of America	Chemical-mechanical polishing pad conditioning systems
08924493	5913715	1997-08-27	1999-06-22	Expired	United States of America	Use of hydrofluoric acid for effective pad conditioning
08942006	6234883	1997-10-01	2001-05-22	Expired	United States of America	Method and apparatus for concurrent pad conditioning and wafer buff in chemical mechanical polishing
08921758	5941761	1997-08-25	1999-08-24	Expired	United States of America	Shaping polishing pad to control material removal rate selectively
08837618	5923047	1997-04-21	1999-07-13	Expired	United States of America	Semiconductor die having sacrificial bond pads for die test
08902343	6064220	1997-07-29	2000-05-16	Expired	United States of America	Semiconductor integrated circuit failure analysis using magnetic imaging
08899629	5990789	1997-07-24	1999-11-23	Expired	United States of America	System and method for preventing smoke and fire damage to people and equipment in a clean room area from a fire
08771472	2960305	1996-12-23	1999-09-28	Expired	United States of America	Method to improve uniformity/planarity on the edge die and also remove the tungsten stringers from wafer chemi-mechanical polishing
08940156	5863825	1997-09-29	1999-01-26	Expired	United States of America	Alignment mark contrast enhancement

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08890222	5874342	1997-07-09	1999-02-23	Expired	United States of America	Process for forming MOS device in integrated circuit structure using cobalt silicide contacts as implantation media
08768428	2963566	1996-12-18	1999-10-05	Expired	United States of America	Application specific integrated circuit chip and method of testing same
08727257	5771267	1996-10-08	1998-06-23	Expired	United States of America	Burn-in activity monitor
08840948	6198153	1997-04-21	2001-03-06	Expired	United States of America	Capacitors with silicized polysilicon shielding in digital CMOS process
08710783	5702957	1996-09-20	1997-12-30	Expired	United States of America	Method of making buried metallization structure
08770109	5963801	1996-12-19	1999-10-05	Expired	United States of America	Method of forming retrograde well structures and punch-through barriers using low energy implants
08652999	5646406	1996-05-24	1997-07-08	Expired	United States of America	Stroboscopic photometer
08932614	5994775	1997-09-17	1999-11-30	Expired	United States of America	Metal-filled via/contact opening with thin barrier layers in integrated circuit structure for fast response, and process for making same
08531727	5759921	1995-09-21	1998-06-02	Expired	United States of America	Integrated circuit device fabrication by plasma etching
						Process for removal of resist mask over low k carbon-doped silicon oxide dielectric material of an integrated circuit structure, and removal of
09873043	6562700	2001-05-31	2003-05-13	Granted	United States of America	residues from via etch and resist mask removal
08655249	5703376	1996-06-05	1997-12-30	Expired	United States of America	Multi-level resolution lithography
08517479	5834821	1995-08-21	1998-11-10	Expired	United States of America	Triangular semiconductor "AND" gate device
08756662	9229776	1996-11-26	1999-09-28	Expired	United States of America	Method and apparatus of Fourier manipulation in an optic lens or mirror train
08630267	5877045	1996-04-10	1999-03-02	Expired	United States of America	Method of forming a planar surface during multi-layer interconnect formation by a laser-assisted dielectric deposition
08501780	5620293	1005-07-12	1007.00.73	to rice	Inited States of America	Method of making combined metal oxide semiconductor and junction field effect transistor device
09865900	6506670	2001-05-25	2003-01-14	Granted	United States of America	Self aligned gate
08557721	5744399	1995-11-13	1998-04-28	Expired	United States of America	Process for forming low dielectric constant layers using fullerenes
08192228	5681779	1994-02-04	1997-10-28	Expired	United States of America	Method of doping metal layers for electromigration resistance
2012269037	5650185	1999-03-12	2014-11-21	Granted	Japan	Electronic Components With Doped Metal Oxide Dielectric Materials And A Process For Making Electronic Components With Doped Metal Oxide Dielectric Materials
201398165		2013-05-08		Abandoned	Japan	Method To Improve Metal Defects In Semiconductor Device Fabrication
2000245497		2000-08-14		Abandoned	Japan	A Process For Manufacturing An Integrated Circuit Including A Dual- Damascene Structure And An Integrated Circuit
09792685	6858195	2001-02-23	2005-02-22	Lapsed	United States of America	Process for forming a low dielectric constant fluorine and carbon- containing silicon oxide dielectric material

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
						Process for planarization of metal-filled trenches of integrated circuit
09703745	6417093	2000-10-31	2002-07-09	Granted	United States of America	structures by forming a rayer of prananzable material over the metal layer prior to planarizing
11323398	7436040	2005-12-29	2008-10-14	Granted	United States of America	Method and apparatus for diverting void diffusion in integrated circuit conductors
11265040	7571397	2005-11-02	2009-08-04	Lapsed	United States of America	Method of Design Based Process Control Optimization
, , , ,	, 1 7 7 7	7000	70 07	1	coisom V go sostes prosini	System and Method for Increasing Yield from Semiconductor Wafer
110/81/9	/041//0	7002-03-10	50-10-0102	Granted	Oillieu States Oi Aillei Ica	
10327283	6867127	2002-12-19	2005-03-15	Granted	United States of America	Diamond metal-filled patterns achieving low parasitic coupling capacitance
10925497	7312880	2004-08-24	2007-12-25	Granted	United States of America	Wafer edge structure measurement method
10226884	7148131	2002-08-23	2006-12-12	Granted	United States of America	Method for implanting ions in a semiconductor
10879629	7198546	2004-06-29	2007-04-03	Granted	United States of America	Method to monitor pad wear in CMP processing
10867003	7039556	2004-06-14	2006-05-02	Lapsed	United States of America	Substrate profile analysis
60140909		1999-06-24		Expired	United States of America	High Quality Oxide For Use In Integrated Circuits
60115762		1999-01-13		Expired	United States of America	Method Of Making A Capacitor
1						Aluminum Barrier Layer For High-IC Dielectric In Capacitors/Gate
60115842		1999-01-13		Expired	United States of America	Application
60052440		1997-07-14		Expired	United States of America	Process For Device Fabrication
60115520		1999-01-12		Expired	United States of America	Damascene Capacitors For Integrated Circuits
60083547		1998-04-29		Expired	United States of America	Process For Fabricating A Lithographic Mask
60077720		1998-03-12		Expired	United States of America	Article Comprising Fluorinated Diamond-Like Carbon And Method For Fabricating Article
						Integration Of Low Dielectric Material In Semiconductor Circuit
60115604		1999-01-12		Expired	United States of America	Structures
60163230		1999-11-03		Expired	United States of America	Phase Shift Gate Lithography For High-Speed Low Voltage DSPs
09712732	6588437	2000-11-14	2003-07-08	Lapsed	United States of America	System And Method For Removal Of Material
09597077	6492712	2000-06-20	2002-12-10	Granted	United States of America	High Quality Oxide For Use In Integrated Circuits
09298792	6280644	1999-04-23	2001-08-28	Granted	United States of America	Method Of Planarizing A Surface Of An Integrated Circuit
10930544	7230812	2004-08-30	2007-06-12	Granted	United States of America	Predictive Applications For Devices With Thin Dielectric Regions
10219951	9082689	2002-08-15	2005-05-17	Lapsed	United States of America	Multiple Purpose Reticle Layout For Selectively Printing Of Test Circuits
09364767	6291848	1999-07-30	2001-09-18	Granted	United States of America	Integrated Circuit Capacitor Including Anchored Plugs
09250501	6358790	1999-02-16	2002-03-19	Granted	United States of America	Method Of Making A Capacitor
09464811	6657302	1999-12-17	2003-12-02	Granted	United States of America	Integration Of Low K Dielectric Material In Semiconductor Circuit Structures
09385258	6146913	1999-08-30	2000-11-14	Granted	United States of America	Method For Making Enhanced Performance Field Effect Devices

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09432725	6395611	1999-11-01	2002-05-28	Granted	United States of America	An Inductor Or Low Loss Interconnect And A Method Of Manufacturing An Inductor Or Low Loss Interconnect In An Integrated Circuit
09863979		2001-05-23		Abandoned	United States of America	Method and Apparatus for Deposition of Porous Silica Dielectrics
10680047	6797585	2003-10-07	2004-09-28	Granted	United States of America	Nonintrusive wafer marking
09596382	6762087	2000-06-16	2004-07-13	Granted	United States of America	Process For Manufacturing An Integrated Circuit Including A Dual- Damascene Structure And A Capacitor
09603717	6621280	2000-06-27	2003-09-16	Granted	United States of America	A Method of Testing an Integrated Circuit
09754611	6731386	2001-01-04	2004-05-04	Lapsed	United States of America	Measurement Technique For Ultra-Thin Oxides
09405641	6286226	1999-09-24	2001-09-11	Granted	United States of America	Tactile Sensor Comprising Nanowires And Method For Making The Same
09473876	6287952	1999-12-28	2001-09-11	Granted	United States of America	Method Of Etching Self-Aligned Vias To Metal Using A Silicon Nitride Spacer
09364025	6103586	1999-07-30	2000-08-15	Granted	United States of America	Method For Making Integrated Circuit Capacitor Including Anchored Plugs
09259028	6566181	1999-02-26	2003-05-20	Granted	United States of America	Process For The Fabrication Of Dual Gate Structures For CMOS Devices
7	.7070	6000	0. 00 5000		Cirom A go 2040-to Lorice	Method and apparatus for integrating Six Sigma methodology into inspection receiving process of outsourced subassemblies, parts, and materials: acceptance, rejection, trending, tracking and closed loop
10034410	7.101333	1000-04	2007-02-20	מוונפת למנים		Process For Synthesizing A Palladium Replenisher For Flectronlating Raths
09293103	6218057	1999-04-16	2002-02-12	Granted		A Lithographic Process Having Sub-Wavelength Resolution
08918394	5846871	1997-08-26	1998-12-08	Expired	United States of America	Integrated Circuit Fabrication
09057420	5985493	1998-04-08	1999-11-16	Granted	United States of America	Membrane Mask For Projection Lithography
08977319	5981403	1997-11-24	1999-11-09	Granted	United States of America	Layered Silicon Nitride Deposition Process
09140276	6365469	1998-08-26	2002-04-02	Granted	United States of America	A Method For Forming Dual-Polysilicon Structures Using A Built-In Stop Layer
09092158	6982226	1998-06-05	2006-01-03	Lapsed	United States of America	Method For The Fabrication Of Contacts In An Integrated Circuit Device
09127373	6087683	1998-07-31	2000-07-11	Granted	United States of America	Silicon Germanium Heterostructure Bipolar Transistor With Indium Doped Base
08770535	6107117	1996-12-20	2000-08-22	Expired	United States of America	Method Of Making An Organic Thin Film Transistor
09023220	6136673	1998-02-12	2000-10-24	Granted	United States of America	A Process For Fabricating A Device With Shallow Junctions
08972904	5969421	1997-11-18	1999-10-19	Granted	United States of America	Integrated Circuit Conductors That Avoid Current Crowding
08554501	5885900	1995-11-07	1999-03-23	Expired	United States of America	Method Of Global Planarization In Fabricating Integrated Circuit Devices

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08280429	5529051	1994-07-26	1996-06-25	Expired	United States of America	Method of Preparing Silicon Wafers
08321362	5500312	1994-10-11	1996-03-19	Expired	United States of America	Masks With Low Stress Multilayer Films And A Process For Controlling The Stress Of Multilayer Films
08546078	5663568	1995-10-20	1997-09-02	Expired	United States of America	Apparatus For Controlling A Charged Particle Beam And A Lithographic Process In Which The Apparatus Is Used
08923316	6110831	1997-09-04	2000-08-29	Expired	United States of America	Method Of Mechanical Polishing
						Dose Modification Proximity Effect Compensation (PEC) Technique For
08660632	5736281	1996-06-07	1998-04-07	Expired	United States of America	Electron Beam Lithography
08388934	5607800	1995-02-15	1997-03-04	Expired	United States of America	Method and Arrangement for Characterizing Micro-Size Patterns
09491644	6472307	2000-01-27	2002-10-29	Granted	United States of America	Method For Improved Encapsulation Of Thick Metal Features In Integrated Circuit Fabrication
10602357	6954705	2003-06-23	2005-10-11	Lapsed	United States of America	Method of screening defects using low voltage IDDQ measurement
						Methods of Fabricating A Metal-Oxide-Metal Capacitor And Associated
90121234	NI-166024	2001-08-28	2003-03-14	Granted	Taiwan	Apparatus
90114970	NI-182552	2001-06-20	2003-08-01	Lapsed	Taiwan	A Method of Testing an Integrated Circuit
						Vertical Replacement Gate (VRG) MOSFET With A Conductive Layer
90106474	NI-161626	2001-03-20	2002-12-11	Lapsed	Taiwan	Adjacent A Source/Drain Region And Method Of Manufacture Therefor
881051/8	NI-181/04	1999-04-01	70-5003	Granted	lalwan	Device And ivieting For Polishing A Semiconductor Substrate
89101735	NI-162628	2000-02-01	2002-09-11	Lapsed	Taiwan	A Method For Fabricating A Merged Integrated Circuit Device
86118596	NI-116286	1997-12-10	2000-06-21	Lapsed	Taiwan	Method Of Making An Organic Thin Film Transistor
1		,				Method And Apparatus For Manufacturing Multiple Circuit Patterns
093110399	1332677	2004-04-14	2010-11-01	Granted	Taiwan	Using A Multiple Project Mask
007118330	8929281	2008-05-16	11-11-0100	70	Taiwan	Method For Separating A Semiconductor Wafer Into Individual Semiconductor Disc Heing An Implanted Inquirity
0931085/13	13/1/85	2008-03-19	2011-07-01	Granted	Taiwan	An integrated circuit device and a process for forming the same
200000	2001	2004 03 23	10 /0 1107			ON a mileta of back to the Alexandra
1020000071927	704132	2000-11-30	2007-03-30	Lapsed	Korea, Republic of (KR)	Semiconductor Device Having Sell-Aligned Contact And Landing PAD Structure And Method Of Forming Same
						Electrostatic Discharge Protection Device With Monolithically Formed
1020010042929	829404	2001-07-16	2008-05-07	Lapsed	Korea, Republic of (KR)	Resistor-Capacitor Portion
1020010053297	773256	2001-08-31	2007-10-30	Lapsed	Korea, Republic of (KR)	Stacked Structure For Parallel Capacitors And Method Of Fabrication
1020010006759	859674	2001-02-12	2008-09-17	Lapsed	Korea, Republic of (KR)	Method For Producing Devices Having Piezoelectric Films
20010006412	10-0860182	2001-02-09	2008-09-18	Lapsed	Korea, Republic of (KR)	Method For Producing Piezoelectric Films With Rotating Magnetron Sputtering System
1019990035816	572647	1999-08-27	2006-04-13	Lapsed	Korea, Republic of (KR)	Process For Fabricating Vertical Transistors
20000017524	708585	2000-04-04	2007-04-11	Lapsed	Korea, Republic of (KR)	Method For Processing Silicon Workpieces Using Hybrid Optical Thermometer System
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			-	

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
1020000050713	614782	2000-08-30	2006-08-16	Lapsed	Korea, Republic of (KR)	A Process For Manufacturing An Integrated Circuit Including A Dual- Damascene Structure And An Integrated Circuit
9847146	320163	1998-11-04	2001-12-26	Lapsed	Korea, Republic of (KR)	Method For Using A Hardmask To Form An Opening In A Semiconductor Substrate
9853846	294359	1998-12-09	2001-04-16	Lapsed	Korea, Republic of (KR)	Lithographic Process For Device Fabrication Using A Multilayer Mask Which Has Been Previously Inspected
1019990020699	373193	1999-06-04	2003-02-10	Lapsed	Korea, Republic of (KR)	Method For The Fabrication Of Contacts In An Integrated Circuit Device
9843136	329139	1998-10-15	90	Lapsed	Korea, Republic of (KR)	Thin Film Transistor And Organic Semiconductor Material Therefor
9712486	469221	1997-04-04	2005-01-21	Lapsed	Korea, Republic of (KR)	Process For Device Fabrication In Which A Thin Layer Of Cobalt Silicide Is Formed
343828	803643	2001-07-20	2008-02-05	Lapsed	Korea, Republic of (KR)	A Method Of Manufacturing An Integrated Circuit Package
1020000058829	757215	2000-10-06	2007-09-04	Lapsed	Korea, Republic of (KR)	Lens Array For Electron Beam Lithography Tool
1020020084019	10-905210	2002-12-26	2009-06-23	Lapsed	Korea, Republic of (KR)	CMOS Vertical Replacement Gate (VRG) Transistors
963093182	69624326 1	1996-12-19	2002-10-16	Fxpired	Germany (Federal Republic of)	Polishing Composition for CMP Operations
1020010036899	10-983457	2001-06-27	2010-09-15	Lapsed	rea, Republic of (KR)	A Method of Testing an Integrated Circuit
11065740	3328600	1999-03-12	2002-07-12	Lapsed	Japan	Process For Fabricating Bipolar And BICMOS Devices
						Article Comprising Fluorinated Diamond-Like Carbon And Method For
11065741	3378210	1999-03-12	2002-12-06	Granted	Japan	Fabricating Article
11083888	3538335	1999-03-26	2004-03-26	Lapsed	Japan	Mold For Non-Photolithographic Fabrication Of Microstructures
10043609	3768671	1998-02-25	2006-02-10	Lapsed	Japan	Thin Film Tantalum Oxide Capacitors And Resulting Product
0902023	3677137	1997-03-03	2005-05-13	Fxnired	ueder	Articles Comprising Magnetically Soft Thin Films And Methods For Making Such Articles
2000056110	3753915	2000-03-01	2005-12-22	Granted	Japan	Fabricating High-Q RF Component
						Methods of Fabricating A Metal-Oxide-Metal Capacitor And Associated
	5090598	2001-08-31	2012-09-21	Granted	Japan	Apparatus
2001009397	4718021	2001-01-17	2011-04-08	Lapsed	Japan	Method For Making A Semiconductor Device
10315480	6969621	2002-12-09	2005-11-29	Lapsed	United States of America	Contamination distribution apparatus and method
09577912	6506684	2000-05-24	2003-01-14	Granted	United States of America	Anti-corrosion system
10236226	7016041	2002-09-06	2006-03-21	Lapsed	United States of America	Reticle overlay correction
003055712	60042804.4	2000-07-03	2009-08-26	Granted	Germany (Federal Republic of)	Article Comprising A Variable Inductor
					Germany (Federal Republic	Process for Forming Device Comprising Micromagnetic Components for
003098035	60043148.7	2000-11-06	2009-10-14	Granted		Power Applications
993024413	69944291.5	1999-03-29	2012-07-04	Lapsed	Germany (Federal Republic of)	Membrane Mask for Projection Lithography

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
003103058	60039956.7	2000-11-20	2008-08-20	Granted	Germany (Federal Republic of)	Thin Film Transistors
03//3000	1 3000000	1000 00 17	20 20 2002	7000	Germany (Federal Republic	Process For Eabricating Vartical Transistors
200000000000000000000000000000000000000	1.0000000	1000-10	2007-07-02	naced Education	Germany (Federal Republic	Concession of the control of Market of Concession of Market of Concession of Concessio
963011343	63900026.9	/1-70-0661	CT-OT-666T	гарѕеп	OII)	Season Wicorki, Alia Metriod Of Making Saffle
983018037	69832226.6	1998-03-11	2005-11-09	Lapsed	Germany (Federal Republic of)	Germany (Federal Kepublic of) Of Manufacture Therefor
983005505	69802659.4	1998-01-27	2001-11-28	Granted	Germany (Federal Republic of)	Electronic Apparatus
62669960	6319836	2000-09-26	2001-11-20	Granted	ited States of America	Planarization system
					Germany (Federal Republic	Article Comprising A Relatively Temperature-Insensitive Ta-Oxide Based
973081268	69734047.3	1997-10-14	2005-08-24	Expired	of)	Capacitive Element
013007489	60144587.2	2001-01-29	2011-05-11	Granted	Germany (Federal Republic of)	Method For Producing Piezoelectric Films With Rotating Magnetron Sputtering System
09981154	6586332	2001-10-16	2003-07-01	lansed	ited States of America	Deep submicron silicide blocking
09966651	6736953	2001-09-28	2004-05-18	Granted	1	High frequency electrochemical deposition
09960441	6770505	2001-09-21	2004-08-03	Granted	United States of America	Arrangement for measuring pressure on a semiconductor wafer and an associated method for fabricating a semiconductor wafer
09997071	6767692	2001-11-28	2004-07-27	Granted	United States of America	Process for inhibiting edge peeling of coating on semiconductor substrate during formation of integrated circuit structure thereon
09953706	6524957	2001-09-17	2003-02-25	Lapsed	United States of America	An In\(miSitu Electroplated Oxide Passivating Film For Corrosion Inhibition
10144511	9000869	2002-05-13	2005-08-16	Lapsed	United States of America	Electronic Circuit Structure With Improved Dielectric Properties
2007237928		2007-09-13		Abandoned	Japan	Method For Making A Semiconductor Device
200810210288X	ZL200810210288.X	2004-08-04	2010-07-21	Lapsed	China	A Spiral Inductor Formed In A Semiconductor Substrate And A Method For Forming The Inductor
08865548	5851922	1997-05-29	1998-12-22	Expired	United States of America	Process For Fabricating A Device Using Nitrogen Implantation Into Silicide Layer
11519614	7547560	2006-09-12	2009-06-16	Lapsed	United States of America	Defect Identification System And Method For Repairing Killer Defects In Semiconductor Devices
11673714	7804291	2007-02-12	2010-09-28	Lapsed	United States of America	Semiconductor Test Device With Heating Circuit
09590310	6365528	2000-06-07	2002-04-02	Granted	United States of America	Low temperature process for forming a low dielectric constant fluorine and carbon-containing silicon oxide dielectric-material characterized by improved resistance to oxidation and good gap-filling capabilities
10005097	6624048	2001-12-05	2003-09-23	Lapsed	United States of America	Die attach back grinding

	PatentNo	FiledDate	GrantDate	Status	Country	Title
08869278	6108093	1997-06-04	2000-08-22	Expired	United States of America	Automated inspection system for residual metal after chemical- mechanical polishing
08918293	6168508	1997-08-25	2001-01-02	Expired	United States of America	Polishing pad surface for improved process control
09580106	6355577	2000-05-30	2002-03-12	Granted	United States of America	System to reduce particulate contamination
09471842	6274395	1999-12-23	2001-08-14	Granted	United States of America	Method and apparatus for maintaining test data during fabrication of a semiconductor wafer
09434340	6090651	1999-11-05	2000-07-18	Granted	United States of America	Depletion free polysilicon gate electrodes
09204815	6115232	1998-12-03	2000-09-05	Granted	United States of America	Method for forming an ion implanted electrostatic chuck
09213803	6316276	1998-12-17	2001-11-13	Granted	United States of America	Apparatus and method of planarizing a semiconductor wafer that includes a first reflective substance
87102155	109370	1998-02-17	1999-11-11	Granted	Taiwan	Use of MEV Implantation to Form a Vertically Modulated n+ Buried Layer in an NPN Bipolar Transistor
09163623	6069048	1998-09-30	2000-05-30	Granted	United States of America	Reduction of silicon defect induced failures as a result of implants in CMOS and other integrated circuits
08496861	5654537	1995-06-30	1997-08-05	Expired	United States of America	Image sensor array with picture element sensor testability
09281514	6028015	1999-03-29	2000-02-22	Granted	United States of America	Process for treating damaged surfaces of low dielectric constant organo silicon oxide insulation material to inhibit moisture absorption
09322191	6032529	1999-05-28	2000-03-07	Granted	United States of America	Liquid level sensor for buffered hydrofluoric acid
09013510	6124143	1998-01-26	2000-09-26	Granted	United States of America	Process monitor circuitry for integrated circuits
08986537	6097884	1997-12-08	2000-08-01	Granted	United States of America	Probe points and markers for critical paths and integrated circuits
08972231	5978197	1997-11-18	1999-11-02	Granted	United States of America	Testing ESD protection schemes in semiconductor integrated circuits
69609680	5957757	1997-10-30	1999-09-28	Expired	United States of America	Conditioning CMP polishing pad using a high pressure fluid
08900845	2998853	1997-07-25	1999-12-07	Expired	United States of America	Methods and apparatus for electrical marking of integrated circuits to record manufacturing test results
08895659	5816900	1997-07-17	1998-10-06	Expired	United States of America	Apparatus for polishing a substrate at radially varying polish rates
						Modified carrier films to produce more uniformly polished substrate
08961382		1997-10-30	2000-06-13	Expired	United States of America	surfaces
08615437	5660682	1996-03-14	1997-08-26	Expired	United States of America	Plasma clean with hydrogen gas
08659860	5736418	1996-06-07	1998-04-07	Expired	United States of America	Method for fabricating a field effect transistor using microtrenches to control hot electron effects
09186793	4041187	1997-07-11	2007-11-16	Expired	Japan	Rapid Thermal Processing Using A Narrowband Infrared Source And Feedback
08690577	6060375	1996-07-31	2000-02-09	Expired	United States of America	Process for forming re-entrant geometry for gate electrode of integrated circuit structure

AppNo	Patentino	FiledDate	GrantDate	Status	Country	Title
08545880	5670892	1995-10-20	1997-09-23	Expired	United States of America	Apparatus and method for measuring quiescent current utilizing timeset switching
08631360	5904551	1996-04-12	1999-05-18	Expired	United States of America	Process for low energy implantation of semiconductor substrate using channeling to form retrograde wells
08396542	5656850	1995-03-01	1997-08-12	Expired	United States of America	Microelectronic integrated circuit including hexagonal semiconductor "AND" gate
08484003	5682047	1995-06-07	1997-10-28	Expired	United States of America	Input-output (I/O) structure with capacitively triggered thyristor for electrostatic discharge (ESD) protection
09844352	6767832	2001-04-27	2004-07-27	Granted	United States of America	In situ liner barrier
					Germany (Federal Republic	Plasma Cleaning Process for Openings Formed in One or More Low Dielectric Constant Insulation Layers Over Copper Metallization In
003025905	60012807.5	2000-03-29	2004-08-11	Lapsed	of)	Integrated Circuit Structures
08613161	5795682	1996-03-08	1998-08-18	Expired	United States of America	Guard rings to compensate for side lobe ringing in attenuated phase shift reticles
08531659	5662768	1995-09-21	1997-09-02	Expired	United States of America	High surface area trenches for an integrated ciruit device
08481799	5667433	1995-06-07	1997-09-16	Expired	United States of America	Keyed end effector for CMP pad conditioner
09872058	6583026	2001-05-31	2003-06-24	Granted	United States of America	Process for forming a low k carbon-doped silicon oxide dielectric material on an integrated circuit structure
201313971	5580439	2007-05-17	2014-07-18	Lapsed	l neder	Method For Separating A Semiconductor Wafer Into Individual Semiconductor Dies Using An Implanted Inpurity
09870851	6559048	2001-05-30	2003-05-06	Granted	United States of America	Method of making a sloped sidewall via for integrated circuit structure to suppress via poisoning
1020130112914	10-1351293	2013-09-23	2014-01-08	Granted	Korea, Republic of (KR)	Method To Improve Metal Defects In Semiconductor Device Fabrication
08626776	5789783	1996-04-02	1998-08-04	Expired	United States of America	Multilevel metallization structure for integrated circuit I/O lines for increased current capacity and ESD protection
08579383	5956613	1995-12-27	1999-09-21	Expired	United States of America	Method for improvement of TiN CVD film quality
20133034	5579280	2013-01-11	2014-07-18	Lapsed	Japan	CMOS Vertical Replacement Gate (VRG) Transistors
08632550	5890951	1996-04-15	1999-04-06	Expired	United States of America	Utility wafer for chemical-mechanical planarization
09888302	6747464	2001-06-21	2004-06-08	Granted	United States of America	Wafer holder for backside viewing, frontside probing on automated wafer probe stations
08578118	5776831	1995-12-27	1998-07-07	Expired	United States of America	Method of forming a high electromigration resistant metallization system
09605382	6346488	2000-06-27	2002-02-12	Granted	United States of America	Process to provide enhanced resistance to cracking and to further reduce the dielectric constant of a low dielectric constant dielectric film of an integrated circuit structure by implantation with hydrogen ions

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
						Low K Dielectric Composite Layer for Integrated Circuit Structure Which Provides Void-Free Low K Dielectric Material Between Metal Lines While
001226844		2000-10-18		Lapsed	European Patent	Mitigating Via Poisoning
94124738	1364081	2005-07-21	2012-05-11	Granted	Taiwan	Failure Analysis Vehicle for Yield Enhancement with Self Test at Speed Burnin Capability for Reliability Testing
09725631	6556021	2000-11-29		Granted	United States of America	Device frequency measurement system
003000437		2000-01-06		Application	European Patent	Damascene Capacitors For Integrated Circuits
						Tungsten local interconnect for silicon integrated circuit structures, and
09212450	6329720	1998-12-16		Granted	United States of America	method of making same
2005100882101	ZL200510088210.1	2005-07-25	2010-06-23	Granted	China	Self-Timed Reliability and Yield Vehicle with Gated Data and Clock
094119790	1369504	2005-06-15	2012-08-01	Granted	Taiwan	Self-Timed Reliability and Yield Vehicle with Gated Data and Clock
						A Spiral Inductor Formed In A Semiconductor Substrate And A Method
102102447	1418017	2004-06-29	2013-12-01	Granted	Taiwan	For Forming The Inductor
11184621	7216279	2005-07-19	2007-05-08	Granted	United States of America	Testing with high speed pulse generator
						Low K Dielectric Composite Layer for Integrated Circuit Structure Which
2000310053	0731670	2000-10-10	2011-04-28	ָ קסיני -	nenel	Provides Void-Free Low K Dielectric Material Between Metal Lines While Mitigating Via Poisoning
CCOCTCOOOZ	0/016/4	5000-T0-T3	٥		adhar.	ואוונופתנווופ אומ ו סוססווווופ
		,				Aluminum Pad Power Bus And Signal Routing For Integrated Circuit
2011236296		2011-10-27		Abandoned	Japan	Devices Utilizing Copper Technology Interconnect Structures
11071903	7094687	2005-03-02	2006-08-22	Granted	United States of America	Reduced dry etching lag
1						Process And Apparatus For Simultaneous Light And Radical Surface
11046949	7553772	2005-01-31	2009-06-30	Lapsed	United States of America	Treatment Of Integrated Circuit Structure
						Method of predicting quiescent current variation of an integrated circuit
10955168	7069178	2004-09-29	2006-06-27	Lapsed	United States of America	die from a process monitor derating factor
11072158	7341978	2005-03-04	2008-03-11	Granted	United States of America	Superconductor wires for back end interconnects
11266133	7327011	2005-11-02	2008-02-05	Granted	United States of America	Multi-surfaced plate-to-plate capacitor and method of forming same
						A Spiral Inductor Formed In A Semiconductor Substrate And A Method
201010115825X	ZL 201010115825.X	2004-08-04	2011-12-28	Lapsed	China	For Forming The Inductor
09918183	6710616	2001-07-30	2004-03-23	Granted	United States of America	Wafer level dynamic burn-in
60135564		1999-05-24		Expired	United States of America	Low Temperature Tungsten Deposition
60462504		2003-04-10		Expired	United States of America	Aluminum Pad Power Bus In A Copper Technology
60115526		1999-01-12		Expired	United States of America	Stacked High-K Dielectric Capacitor For Dual Damascene Structure
11078830	7482642	2005-03-11	2009-01-27	beson	United States of America	Bipolar Transistors having Controllable Temperature Coefficient of Current Gain
			_	3		hoory to the fact of the fact
2005100927070	2L200510092707.0	2005-08-18	2009-10-07	Granted	China	railure Analysis Venicle for Yield Ennancement With Seir Test at Speed Burning Capability for Reliability Testing
60115781		1999-01-13		Expired	United States of America	Novel Method Of Making EDRAM Capacitor

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
60075293		1998-02-20		Expired	United States of America	A Process For Device Fabrication Using A Variable Transmission Aperture
1	1				9	Method and apparatus for implementing a co-axial wire in a
1092/985	7015569	2004-08-26	2006-03-21	Lapsed	United States of America	semiconductor cnip
10944996	7799166	2004-09-20	2010-09-21	Lapsed	United States of America	Water Edge Expose Alignment Method
60165542		1999-11-15		Expired	United States of America	System And Method For Removal Of Material
60168911		1999-12-03		Expired	United States of America	CMOS With Metal Gates By Work Function Engineering
60158268		1999-10-07		Expired	United States of America	Electron Beam Imaging Apparatus
60301295		2001-06-28		Expired	United States of America	Full Via First Integration Method Of Manufacture
10945177	7154734	2004-09-20	2006-12-26	Granted	United States of America	Fully shielded capacitor cell structure
60520265		2003-11-14		Expired	United States of America	Control Of Hot Carrier Degradation In LDMOS Devices By A Dummy Gate Field Plate
60197283		2000-04-14		Expired	United States of America	Novel Method Of Coil Preparation For Ionized Metal Plasma Processes
						Method Of Determining The Impact Of Plasma-Charging Damage On Yield
09560935	6365426	2000-04-30	2002-04-02	Granted	United States of America	And Reliability In Submicron Integrated Circuits
09972482	6639298	2001-10-05	2003-10-28	Granted	United States of America	A Multi-Layer Inductor Formed In A Semicondutor Substrate
09243047	6259149	1999-02-03	2001-07-10	Granted	United States of America	Fully\(milsolated Thin\(miFilm Trench Capacitor
60141348		1999-06-28		Expired	United States of America	Impact Of Plasma-Charging Damage On Yield And Reliability In Deep Submicron CMOS VLSI Circuits
2009234206	5479839	2009-10-08	2014-02-21	Lapsed	Japan	Architecture for Circuit Connection of a Vertical Transistor
10176600	6500053	1000 06 16	06.01.1005	70	Inited States of America	Process For Forming A Plasma Nitride Film Suitable For Gate Dielectric
09334431 00121266	G051246	1008-07-22	2001-10-30	Granted	Т	Opporess For Fabrication & Lithographic Mask
102000066235	10.000225	2000-07-23	2000-04-18	Granted	Korea Benublic of (KB)	Vertical Replacement-Gate lunction Field-Effect Transistor
60115785	10-02000	1999-01-13	+7-TT-C007	Expired	7	Tanarad Plus For FDRAM /Canacitor Application
50/57700		CT-TO-666T		na lide	Т	ומאבובת נות בחיטיה/ כמאמרונסו אאאורמנוסוו
09190351	6015644	1998-11-12	2000-01-18	Granted	United States of America	Process For Device Fabrication Using A Variable Transmission Aperture
2009038940		2009-02-23		Abandoned	Japan	A Process For Manufacturing An Integrated Circuit Including A Dual- Damascene Structure And An Integrated Circuit
2009032389	5334616	5334616 2009-02-16		Granted	Japan	A Process For Manufacturing An Integrated Circuit Including A Dual- Damascene Structure And An Integrated Circuit
						Design Of Silicon-Controlled Rectifier By Considering Electrostatic Discharge Robustness In Human-Body Model And Charged-Device Model
11189217	7763908	2005-07-25	2010-07-27	Lapsed	United States of America	Devices
60088157		1998-06-05		Expired	United States of America	Method Of Planarizing A Surface Of An Integrated Circuit
60096407		1998-08-13		Expired	United States of America	Yield Improvement Via Automatic Analysis Of Wafer Processing Order

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09365059	6504292	1999-07-30	2003-01-07	Granted	United States of America	Field Emitting Device Comprising Metallized Nanostructures And Method For Making The Same
09943196	7601643	2001-08-30	2009-10-13	Lapsed	United States of America	Use of Non Aqueous Solvents in Low k CMP
60098431		1998-08-31		Expired	United States of America	Method For Making Enhanced Performance Field Effect Devices
60174549		2000-01-05		Expired	United States of America	An Integrated Circuit And A Method Of Making An Integrated Circuit
60524341		2003-11-21		Fxnired	United States of America	Method Of Determining The Reliability Of Semiconductor Devices Having Thin Gate Oxides
						Methods of screening ASIC defects using independent component
10969745	7171638	2004-10-20	2007-01-30	Granted	United States of America	analysis of quiescent current measurements
09755828	7638380	2001-01-04	2009-12-29	Lapsed	United States of America	Method for Manufacturing a Laterally Diffused Metal Oxide Semiconductor Device
						Method For Separating A Semiconductor Wafer Into Individual
1020097023840	10-1122521	2007-05-17	2012-02-24	Lapsed	Korea, Republic of (KR)	Semiconductor Dies Using An Implanted Inpurity
09842214	6969472	2001-04-25	2005-11-29	Lapsed	United States of America	Method of fabricating sub-micron hemispherical and hemicylidrical structures from non-spherically shaped templates
09591626	6420714	2000-06-09	2002-07-16	Granted	United States of America	Electron Beam Imaging Apparatus
						Method For Separating A Semiconductor Wafer Into Individual
2010508351		2007-05-17		Abandoned	Japan	Semiconductor Dies Using An Implanted Inpurity
10505198	7342225	2005-03-02	2008-03-11	Granted	United States of America	Crystallographic Metrology And Process Control
09364603	6249016	1999-07-30	2001-06-19	Granted	United States of America	Integrated Circuit Capacitor Including Tapered Plug
60128937		1999-04-13		Expired	United States of America	A Method For Matching Thin Film Thickness Measurement Tools
60144547		1999-07-15		Expired	United States of America	Field Emitting Device Comprising Metalized Nanostructures And Method For Making The Same
60143691		1999-07-14		Expired	United States of America	Buried In Glass Silicon Tantalum Integrated Circuit (BIG STIC)
60106015		1008-11-00		7. 0. 0.	Ilnited States of America	An Inductor Or Low Loss Interconnect And A Method Of Manufacturing
				5		A Plasma Nitride Process Suitable For Gate Dielectric Application In
60116042		1999-01-14		Expired	United States of America	Sub\(mi0.25 \(*mm Technologies
08943585	5904523	1997-10-03	1999-05-18	Fxpired	United States of America	Process For Device Fabrication In Which A Layer Of Oxynitride Is Formed At Low Temperatures
60028049		1996-10-03		Expired	United States of America	A Process For Device Fabrication
						Article Comprising Fluorinated Diamond-Like Carbon And Method For
09205840	6312766	1998-12-04	2001-11-06	Granted	United States of America	Fabricating Article
09211481	980988	1998-12-14	2002-01-01	Granted	United States of America	Method And System For Analyzing Wafer Processing Order
60116122		1999-01-15		Expired	United States of America	PMOS Device Having A Layered Silicon Gate For Improved Silicide Integrity And Enhanced Boron Penetration Resistance

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
60043235		1997-04-11		Expired	United States of America	A Process For Forming Patterned Dielectric Oxide Films
10696320	7190185	2003-10-29	2007-03-13	Granted	United States of America	Methodology to measure many more transistors on the same test area
09056133	5976625	1998-04-07	1999-11-02	Granted	United States of America	Process For Forming Patterned Dielectric Oxide Films
60033839		1996-12-23		Expired	United States of America	Compound, High K, Gate And Capacitor Insulator Layer
60115718		1999-01-12		Expired	United States of America	Mask And Implant Savings For Dual Voltage CMOS Technologies
60592153		2004-07-29		Expired	United States of America	Method Of Electrical Probing
						A Semiconductor Device Having A Metal Barrier Layer For A Dielectric
09481463	6403415	2000-01-11	2002-06-11	Granted	United States of America	Material Having A High Dielectric Constant And A Method Of Manufacture Thereof
80756056		2006-01-04		Fynired	United States of America	Formation Of An Integrated Circuit Structure With Reduced Dishing In Metallization Levels
						Process for inhibiting crack formation in low dialectric constant dialectric
09704635	6420277	2000-11-01	2002-07-16	Granted	United States of America	riocess for initioning crack for matter in low diefectific constant diefectific films of integrated circuit structure
60091896		1998-07-07		Expired	United States of America	Fully\(milsolated Thin\(miFilm Trench Capacitor
60312389		2001-08-15		Expired	United States of America	Multiple Purpose Reticle Layout For Selectively Printing
12618936	8119501	2009-11-16	2012-02-21	Granted	United States of America	Method For Separating A Semiconductor Wafer Into Individual Semiconductor Dies Using An Implanted Inpurity
10610002	7581203	2003-06-30	2009-08-25	Lapsed	United States of America	Method And Apparatus For Manufacturing Multiple Circuit Patterns Using A Multiple Project Mask
09836365	6699372	2001-04-16	2004-03-02	Granted	United States of America	Method Of Coil Preparation For Ionized Metal Plasma Process And Method Of Manufacturing Integrated Circuits
905000	1300023	נט אָט טיטנ	67 70 700 6	7 2 2 3	Inited States of America	Mathod And Sustam For Eliminating Extrusions In Samiconductor Vias
nocnocen	10707/0	70-00-007	CT-40-4007	מומוובת	Officed States of Afficiate	Method And System of Emmidering Extrasions in Semiconductor vias
2007800530078		2007-05-17		Abandoned	China	Method For Separating A Semiconductor Wafer Into Individual Semiconductor Dies Using An Implanted Impurity
2015105007177		2007-05-17		Application	China	Method For Separating A Semiconductor Wafer Into Individual Semiconductor Dies Using An Implanted Impurity
00620463	6527867	2000 08	2003-02-25	,	United States of America	High Speed Low Voltage Semiconductor Devices And Method Of
000000	100,100	70.00.007	27.00.7	O BILCO		Method For Making An Integrated Circuit Including High And Low Voltage
09363769	6207510	1999-07-29	2001-03-27	Granted	United States of America	Transistors
09292422	6271596	1999-04-15	2001-08-07	Granted	United States of America	Damascene Capacitors For Integrated Circuits
10950839	7183181	2004-09-27	2007-02-27	Granted	United States of America	Dynamic edge bead removal
09897517	6680243	2001-06-29	2004-01-20	Granted	United States of America	Shallow junction formation
09967094	7071563	2001-09-28	2006-07-04	Lapsed	United States of America	A Barrier Layer For Interconnect Structures Of A Semiconductor Wafer And Method For Depositing The Barrier Layer
09466285	6303397	1999-12-17	2001-10-16	Granted	United States of America	Method For Benchmarking Thin Film Measurement Tools

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09388682	6320244	1999-09-02	2001-11-20	Granted	United States of America	Integrated Circuit Device Having Dual Damascene Capacitor
09517965	6294468	2000-03-03	2001-09-25	Granted	United States of America	Method Of Chemical Vapor Depositing Tungsten Films
09339894	6303940	1999-06-25	2001-10-16	Granted	United States of America	Charge Injection Transistor Using High-K Dielectrics Barrier Layer
09416491	6313021	1999-10-12	2001-11-06	Granted	United States of America	PMOS Device Having A Layered Silicon Gate For Improved Silicide Integrity And Enhanced Boron Penetration Resistance
09340224		1999-06-25	2001-05-22	Granted	United States of America	Methods Of Fabricating An Integrated Circuit Device With Composite Oxide Dielectric
09364858		1999-07-30	2002-08-27	Granted	United States of America	Integrated Circuit Including Passivated Copper Interconnection Lines And Associated Manufacturing Methods
10260727	7005375	2002-09-30	2006-02-28	Granted	United States of America	Method To Avoid Copper Contamination Of A Via Or Dual Damascene Structure
10675258	7566964	2003-09-30	2009-07-28	Granted	United States of America	Aluminum Pad Power Bus And Signal Routing For Integrated Circuit Devices Utilizing Copper Technology Interconnect Structures
10614776	6881664	2003-07-07	2005-04-19	Granted	United States of America	Process for planarizing upper surface of damascene wiring structure for integrated circuit structures
09364208	6169010	1999-07-30	2001-01-02	Granted	United States of America	Method For Making Integrated Circuit Capacitor Including Anchored Plug
10696203	7114143	2003-10-29	2006-09-26	Lapsed	United States of America	Process yield learning
10661013	7013222	2003-09-12	2006-03-14	Lapsed	United States of America	Wafer edge inspection data gathering
09354711	6184755	1999-07-16	2001-02-06	Granted	United States of America	Article Comprising A Variable Inductor
09412089		1999-10-04	2002-08-06	Granted	United States of America	Standardized Test Board For Testing Custom Chips
09648164	6903411	2000-08-25	2005-06-07	Granted	United States of America	Architecture For Circuit Connection Of A Vertical Transistor
09042388	6121101	1998-03-12	2000-09-19	Granted	United States of America	Process For Fabricating Bipolar And BICMOS Devices
10697507	7084408	2003-10-29	2006-08-01	Lapsed	United States of America	Vaporization and ionization of metals for use in semiconductor processing
08963687	6008123	1997-11-04	1999-12-28	Granted	United States of America	Method For Using A Hardmask To Form An Opening In A Semiconductor Substrate
10036020	6773994	2001-12-26	2004-08-10	Granted	United States of America	CMOS Vertical Replacement Gate (VRG) Transistors
			1		* 3 T	Dielectric Materials Of Amorphous Compositions And Devices Employing
08936132	5912797	1997-09-24	1999-06-15	Expired	United States of America	Same
10121370	963689	2002-04-12	2005-05-31	Lapsed	United States of America	Chemical Mechanical Polishing Of Dual Orientation Polycrystalline Materials
10627289	6958541	2003-07-25	2005-10-25	Lapsed	United States of America	Low gate resistance layout procedure for RF transistor devices
09515730	288659	2000-02-29	2003-07-29	Granted	United States of America	Chemical Mechanical Polishing Composition And Method Of Polishing Metal Lavers Using Same
09384395		1999-08-27	2002-04-09	Granted	United States of America	Mask Repair
09220417	6110012	1998-12-24	2000-08-29	Granted	United States of America	Chemical-Mechanical Polishing Apparatus And Method

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10920656	7087959	2004-08-18	2006-08-08	Lapsed	United States of America	Metal-Oxide-Semiconductor Device Having An Enhanced Shielding Structure
08804782	5903037	1997-02-24	1999-05-11	Expired	United States of America	GaAs-Based MOSFET, And Method Of Making Same
09386065	6365327	1999-08-30	2002-04-02	Granted	United States of America	A Process For Manufacturing An Integrated Circuit Including A Dual- Damascene Structure And An Integrated Circuit
09384459	6225639	1999-08-27	2001-05-01	Granted	United States of America	Method Of Monitoring A Patterned Transfer Process Using Line Width Metrology
09034079	5955381	1998-03-03	1999-09-21	Granted	United States of America	Integrated Circuit Fabrication
10628614	7968859	2003-07-28	2011-06-28	Granted	United States of America	Wafer edge defect inspection using captured image analysis
09339085	6071808	1999-06-23	2000-06-06	Granted	United States of America	Method Of Passivating Copper Interconnects In A Semiconductor
10953478	7176781	2004-09-29	2007-02-13	Granted	United States of America	Structure And Method For Adjusting Integrated Circuit Resistor Value
10679004	6982206	2003-10-02	2006-01-03	Granted	United States of America	Mechanism for improving the structural integrity of low-k films
09451078	6206054	1999-11-30	2001-03-27	Granted	United States of America	Automatic Compound Shaking Machine
09174503	9363606	1998-10-16	2002-04-02	Granted	United States of America	Process For Forming Integrated Structures Using Three Dimensional Printing Techniques
10628986	6986112	2003-07-28	2006-01-10	Lapsed	United States of America	Method of mapping logic failures in an integrated circuit die
08946413	5989984	1997-10-07	1999-11-23	Expired	United States of America	Method of Using A Getter Layer To Improve Metal To Metal Contact Resistance At Low Radio Frequency Power
90905960	6458669	2000-08-30	2002-10-01	Granted	United States of America	Method of Manufacturing An Integrated Circuit
08346706	5534721	1994-11-30	1996-07-09	Expired	United States of America	Area-Efficient Layout For High Voltage Lateral Devices
08323945	5541402	1994-10-17	1996-07-30	Expired	United States of America	Imaging Active Pixel Device Having A Non-Destructive Read-Out Gate
09653295	6838717	2000-08-31	2005-01-04	Granted	United States of America	Stacked Structure For Parallel Capacitors And Method Of Fabrication
08299470	5504385	1994-08-31	1996-04-02	Expired	United States of America	Spaced-Gate Emission Device And Method For Making Same
08560671	5744840	1995-11-20	1998-04-28	Expired	United States of America	Electrostatic Protection Devices For Protecting Semiconductor Integrated Circuitry
08987491	6042995	1997-12-09	2000-03-28	Granted	United States of America	Lithographic Process For Device Fabrication Using A Multilayer Mask Which Has Been Previously Inspected
08951779	5936259	1997-10-16	1999-08-10	Expired	United States of America	Thin Film Transistor And Organic Semiconductor Material Therefor
09604519	6833557	2000-06-27	2004-12-21	Lapsed	United States of America	Integrated Circuit And A Method Of Manufacturing An Integrated Circuit
08586412	5891605	1996-01-16	1999-04-06	Expired	United States of America	Reduction In Damage To Optical Elements Used In Optical Lithography For Device Fabrication
09617687	6384452	2000-07-17	2002-05-07	Granted	United States of America	Electrostatic Discharge Protection Device With Monolithically Formed Resistor-Capacitor Portion
09250500	6720604	1999-02-16	2004-04-13	Granted	United States of America	Capacitor For An Integrated Circuit
						[

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10675263	7078337	2003-09-30	2006-07-18	Lapsed	United States of America	Selective Isotropic Etch For Titanium Based Materials
08692836	5863843	1996-07-31	1999-01-26	Expired	United States of America	Wafer Holder For Thermal Processing Apparatus
09448349	6245692	1999-11-23	2001-06-12	Granted	United States of America	Method To Selectively Heat Semiconductor Wafers
09337741	6448569	1999-06-22	2002-09-10	Granted	United States of America	Bonded Article Having Improved Crystalline Structure And Work Function Uniformity And Method For Making The Same
08724128	5843827	1996-09-30	1998-12-01	Expired	United States of America	Method Of Reducing Dielectric Damage From Plasma Etch Charging
09009399	6197699	1998-01-20	2001-03-06	Granted	United States of America	Insitu Dry Cleaning Process For Poly Gate Etch
						Process For Device Fabrication In Which A Thin Layer Of Cobalt Silicide Is
08627560	5728625	1996-04-04	1998-03-17	Expired	United States of America	Formed
09385165	6313025	1999-08-30	2001-11-06	Granted	United States of America	A Process For Manufacturing An Integrated Circuit Including A Dual- Damascene Structure And An Integrated Circuit
						Method For Processing Silicon Workpieces Using Hybrid Optical
09286929	6830942	1999-04-06	2004-12-14	Granted	United States of America	Thermometer System
09379055	6674151	1999-08-23	2004-01-06	Granted	United States of America	Deuterium Passivated Semiconductor Device Having Enhanced Immunity To Hot Carrier Effects
09413742	6458289	1999-10-06	2002-10-01	Granted	United States of America	CMP Slurry For Polishing Semiconductor Wafers And Related Methods
09430226	6180518	1999-10-29	2001-01-30	Granted	United States of America	Method For Forming Vias in a Low Dielectric Constant Material
09540618	6573818	2000-03-31	2003-06-03	Granted	United States of America	Planar Magnetic Frame Inductors Having Open Cores
						Semiconductor Device Having Self-Aligned Contact And Landing PAD
09451054	6483144	1999-11-30	2002-11-19	Granted	United States of America	Structure And Method Of Forming Same
		6			4	Article Comprising A Relatively Temperature-Insensitive Ta-Oxide Based
08/351/0	5/54392	1996-10-22	1998-05-19	Expired	United States of America	Capacitive Element
08366192	5559052	1994-12-29	1996-09-24	Expired	United States of America	Integrated Circuit With Interlevel Dielectric
08565766	5620909	1995-12-04	1997-04-15	Exnired	United States of America	Method of Depositing Thin Passivating Film on Microminiature Semiconductor Devices
09354928	6322713	1999-07-15	2001-11-27	Granted	United States of America	Nanoscale Conductive Connectors And Method For Making Same
08295303	5461245	1994-08-24	1995-10-24	Expired	United States of America	Article Comprising A Bipolar Transistor With Floating Base
09152185	6242989	1998-09-12	2001-06-05	Granted	United States of America	Article Comprising A Multiport Variable Capacitor
08531115	5711891	1995-09-20	1998-01-27	Expired	United States of America	Wafer Processing Using Thermal Nitride Etch Mask
08176600	5438006	1994-01-03	1995-08-01	Expired	United States of America	Method of Fabricating Gate Stack Having a Reduced Height
07815316	5880022	1991-12-30	1999-03-09	Expired	United States of America	Self-Aligned Contact Window
08977318	6147388	1997-11-24	2000-11-14	Granted	United States of America	Polycide Gate Structure With Intermediate Barrier
08595543	5780175	1996-02-02	1998-07-14	Expired	United States of America	Articles Comprising Magnetically Soft Thin Films And Methods For Making Such Articles
08326449	5521031	1994-10-20	1996-05-28	Expired	United States of America	Pattern Delineating Apparatus For Use In The EUV Spectrum
08856561	6316950	1997-05-15	2001-11-13	Expired	United States of America	Method And Apparatus For Imaging Semiconductor Devices
08299701	5510007	1994-08-31	1996-04-23	Expired	United States of America	Electrochemical Generation Of Silane

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09080992	6051500	1998-05-19	2000-04-18	Granted	United States of America	Device And Method For Polishing A Semiconductor Substrate
08754607	5728607	1996-11-20	1998-03-17	Expired	United States of America	Method Of Making A P-Channel Bipolar Transistor
08565286	5688704	1995-11-30	1997-11-18	Expired	United States of America	Integrated Circuit Fabrication
08538318	5658485	1995-10-03	1997-08-19	Expired	United States of America	Pyrochlore Based Oxides With High Dielectric Constant and Low Temperature Coefficient
				-		A Process For Fabricating A Device In Which The Process Is Controlled By
						Near-Field Imaging Latent Features Introduced Into Energy Sensitive
08391905	5656182	1995-02-21	1997-08-12	Expired	United States of America	Resist Materials
08451283	5948570	1995-05-26	1999-09-07	Expired	United States of America	Process For Dry Lithographic Etching
08505047	5527425	1995-07-21	1996-06-18	Expired	United States of America	Method Of Making In-Containing III/V Semiconductor Devices
08769605	6020256	1996-12-18	2000-02-01	Expired	United States of America	Method of Integrated Circuit Fabrication
08570906	5625140	1995-12-12	1997-04-29	Expired	United States of America	Acoustic Analysis Of Gas Mixtures
08359309	5559360	1994-12-19	1996-09-24	Expired	United States of America	Inductor for High Frequency Circuits
08118109	5838033	1993-09-08	1998-11-17	Expired	United States of America	Integrated Circuit with Gate Conductor Defined Resistor
						Method For Producing Piezoelectric Films With Rotating Magnetron
09503225	6342134	2000-02-11	2002-01-29	Granted	United States of America	Sputtering System
09450525	6136702	1999-11-29	2000-10-24	Granted	United States of America	Thin Film Transistors
09513390	6406609	2000-02-25	2002-06-18	Granted	United States of America	A Method Of Fabricating An Integrated Circuit
09567675	6603119	2000-02-09	2003-08-05	Granted	United States of America	Calibration Method For Quantitative Elemental Analysis
09551050	6399413	2000-04-18	2002-06-04	Granted	United States of America	Self Alignbed Gated Schottky Diode Guard Ring Structures
						Apparatus for Detecting Plasma Etch Endpoint In Semiconductor
09432926	6358359	1999-11-03	2002-03-19	Granted	United States of America	Fabrication And Associated Method
09543808	6429040	2000-04-06	2002-08-06	Granted	United States of America	Device Comprising Bipolar Semi-Conducting Film
09484759	6274409	2000-01-18	2001-08-14	Granted	United States of America	Method For Making A Semiconductor Device
09553931	6726537	2000-04-21	2004-04-27	Granted	United States of America	Polishing Carrier Head
09488355	6436608	2000-01-20	2002-08-20	Granted	United States of America	Lithographic Method Utilizing A Phase-Shifting Mask
						Low resistance metal interconnect lines and a process for fabricating
09996118	6815342	2001-11-27	2004-11-09	Granted	United States of America	them
89112402	NI-198319	2000-09-20	2004-03-21	Lapsed	Taiwan	High Quality Oxide For Use In Integrated Circuits
89108620	NI-203326	2000-07-15	2004-06-11	Lapsed	Taiwan	Electron Emitters for Lithography Tools
91119023	NI-185928	2002-08-22	2004-01-14	Lapsed	Taiwan	CMOS Vertical Replacement Gate (VRG) Transistors
						An Inductor Or Low Loss Interconnect And A Method Of Manufacturing
88119230	NI-186701	2000-02-18	2003-09-01	Granted	Taiwan	An Inductor Or Low Loss Interconnect In An Integrated Circuit
89109253	NI-172855	2000-05-15	2003-03-01	Lapsed	Taiwan	Charge Injection Transistor Using High-K Dielectrics Barrier Layer
89109252	NI-145230	2000-05-15	2001-12-01	Granted	Taiwan	A Gate Stack Structure For Integrated Circuit Fabrication
89100250	NI-155124	2000-01-10	2002-05-11	Lapsed	Taiwan	Damascene Capacitors For Integrated Circuits
88102935	NI-138362	1999-02-26	2001-08-11	Lapsed	Taiwan	Integrated Circuit Fabrication

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
11427494	7982286	2006-06-29	2011-07-19	Granted		Method To Improve Metal Defects In Semiconductor Device Fabrication
10691938	6870386	2003-10-23	2005-03-22	Lapsed	United States of America	Method and apparatus for measuring sheet resistance
88119226	NI-132577	1999-11-30	2001-05-28	Granted	Taiwan	Simplified High Q Inductor Substrate
						A Chemical Mechancial Polisher Including A Pad Conditioner And A Method Of
09477833	6517416	2000-01-05	2003-02-11	Granted	United States of America	Manufacturing An Integrated Circuit Using The Chemical Mechanical Polisher
90121536	1260734	2001-08-29	2006-08-21	Lapsed	Taiwan	Architecture For Circuit Connection Of A Vertical Transistor
91101551	NI-178411	2002-01-30	2003-09-18	Granted	Taiwan	A Barrier Layer For Interconnect Structures Of A Semiconductor Wafer And Method For Depositing The Barrier Layer
89112268	NI-131524	2000-06-22	2001-05-01	Lapsed	Taiwan	Bonded Article Having Improved Crystalline Structure And Work Function Uniformity And Method For Making The Same
90114096	1256683	2001-06-12	2006-06-11	Lapsed	Taiwan	Process For Manufacturing An Integrated Circuit Including A Dual- Damascene Structure And A Capacitor
91121020	NI-189019	2002-09-13	2004-02-16	Lapsed	Taiwan	A Multi-Layer Inductor Formed In A Semicondutor Substrate
89111610	NI-160919	2000-06-14	2002-08-11	Lapsed	Taiwan	A Process For Manufacturing An Integrated Circuit Including A Dual- Damascene Structure And An Integrated Circuit
89111675	NI-162650	2000-06-15	2002-09-11	Lapsed	Taiwan	A Process For Manufacturing An Integrated Circuit Including A Dual- Damascene Structure And An Integrated Circuit
88119654	NI-147721	1999-11-10	2002-01-01	Granted	Taiwan	Chemical-Mechanical Polishing Apparatus And Method
09505762	6383858	2000-02-16	2002-05-07	Granted	United States of America	Interdigitated Capacitor Structure For Use In An Integrated Circuit
093119217	1412119	2004-06-29	2013-10-11	Lapsed	Taiwan	A Spiral Inductor Formed In A Semiconductor Substrate And A Method For Forming The Inductor
87111331	NI-111955	1998-07-13	2000-02-21	Lapsed	Taiwan	Process For Device Fabrication
88110493	NI-124018	1999-06-22	2001-04-20	Granted	Taiwan	Thin Film Transistors
87121335	NI-131816	1998-12-21	2001-09-03	Lapsed	Taiwan	Insitu Dry Cleaning Process For Poly Gate Etch
87114709	NI-118398	1998-09-29	2000-08-01	Lapsed	Taiwan	Method Of Mechanical Polishing
87105344	NI-106777	1998-04-09	1999-09-11	Lapsed	Taiwan	Method And Apparatus For Imaging Semiconductor Devices
09631755	6657281	2000-08-03	2003-12-02	Lapsed	United States of America	Bipolar Tranistor Having A Low K Material In The Emitter Region
86100615	NI-104341	1997-01-21	1999-11-02	Expired	Taiwan	Articles Comprising Magnetically Soft Thin Films And Methods For Making Such Articles
09528753	6518622	2000-03-20	2003-02-11	Granted	United States of America	Vertical Replacement Gate (VRG) MOSFET With A Conductive Layer Adjacent A Source/Drain Region And Method Of Manufacture Therefor
90100857	NI-151372	2001-01-15	2002-06-21	Lapsed	Taiwan	A Capacitor For Integration With Copper Damascene Processes
89103722	NI-146566	2000-05-24	2002-04-08	Granted	Taiwan	Fabricating High-Q RF Component

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09413741	6436830	1999-10-06	2002-08-20	Granted	United States of America	CMP System For Polishing Semiconductor Wafers And Related Method
90118908	NI-169919	2001-08-02	2002-11-21	Granted	Taiwan	Bipolar Tranistor Having A Low K Material In The Emitter Region
09384631	6586310	1999-08-27	2003-07-01	Granted	United States of America	High Resistivity Film For 4T SRAM
1020000035106	734757	2000-06-24	2007-06-27	Granted	Korea, Republic of (KR)	High Quality Oxide For Use In Integrated Circuits
20010002872	676643	2001-01-18	2007-01-25	Lapsed	Korea, Republic of (KR)	Method For Making A Semiconductor Device
1020000019775	614781	2000-04-15	2006-08-16	Granted	Korea, Republic of (KR)	A Lithographic Process Having Sub-Wavelength Resolution
1019990008029	549974	1999-03-11	2006-02-01	Lapsed	Korea, Republic of (KR)	Process For Fabricating Bipolar And BICMOS Devices
1020000063481	756200	2000-10-27	2007-08-31	Lapsed	Korea, Republic of (KR)	Method For Forming Vias in a Low Dielectric Constant Material
1019990034561	667603	1999-08-20	2007-01-05	Lapsed	Korea, Republic of (KR)	Thin Film Transistors
987041	292707	1998-03-04	2001-03-26	Lapsed	Korea, Republic of (KR)	Thin Film Tantalum Oxide Capacitors And Resulting Product
9850861	347648	1998-11-26	2002-07-24	Lapsed	Korea, Republic of (KR)	Method For Removing Etching Residues And Contaminants
9849182	380514	1998-11-17	2003-04-03	Lapsed	Korea, Republic of (KR)	Integrated Circuit Conductors That Avoid Current Crowding
19970024048	279034	1997-06-07	2000-10-26	Expired	Korea, Republic of (KR)	Dose Modification Proximity Effect Compensation (PEC) Technique For Electron Beam Lithography
9817633	271843	1998-05-15	2000-08-21	Lapsed	Korea, Republic of (KR)	Method And Apparatus For Imaging Semiconductor Devices
1019980015165	329580	1998-04-28	2002-03-09	Lapsed	Korea, Republic of (KR)	Deuterated Bipolar Transistors And Method Of Manufacture Thereof
, , , ,			000		2012 0 m A 30 20 4 c + 2 L c + 1 m l	High-k dielectric bird's beak optimizations using in-situ O2 plasma
1039/451	6/46925	2003-03-25	2004-06-08	Granted	Officed States of Afficial Ca	OXIDATION
10423184	7262119	2003-04-25	2007-08-28	Granted	United States of America	Method for incorporating germanium into a semiconductor water
1020010052995	847233	2001-08-30	2008-07-14	Lapsed	Korea, Republic of (KR)	Method of Manufacturing An Integrated Circuit
1020010025174	445020	2001-05-09	2004-08-10	Lapsed	Korea, Republic of (KR)	Calibration Method For Quantitative Elemental Analysis
1020000001148	695026	2000-01-11	2007-03-08	Lapsed	Korea, Republic of (KR)	Integrated Circuit Device Having Dual Damascene Capacitor
1020000000859	10-0658954	2000-01-10	2006-12-12	Granted	Korea, Republic of (KR)	Damascene Capacitors For Integrated Circuits
1019990031535	570910	1999-07-31	2006-04-07	Lapsed	Korea, Republic of (KR)	Silicon Germanium Heterostructure Bipolar Transistor With Indium Doped Base
19990011551	0313423	1999-04-02	2001-10-19	Lapsed	Korea, Republic of (KR)	Membrane Mask for Projection Lithography
						Electronic Components With Doped Metal Oxide Dielectric Materials And
						A Process For Making Electronic Components With Doped Metal Oxide
1019990008028	319571	1999-03-11	2001-12-20	Granted	Korea, Republic of (KR)	Dielectric Materials
1019990001574	371623	1999-01-20	2003-01-27	Granted	Korea, Republic of (KR)	Electronic Apparatus
20010003082	429726	2001-01-19	2004-04-20	Lapsed	Korea, Republic of (KR)	A Capacitor For Integration With Copper Damascene Processes
20000010425	605779	2000-03-02	2006-07-20	Granted	Korea, Republic of (KR)	Fabricating High-Q RF Component
1020000035368	767610	2000-06-26	2007-10-10	Granted	Korea, Republic of (KR)	A Gate Stack Structure For Integrated Circuit Fabrication
1020070065264	10-1359555	2007-06-29	2014-01-29	Lapsed	Korea, Republic of (KR)	Method To Improve Metal Defects In Semiconductor Device Fabrication

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
1020040065903	10-1084959	2004-08-20	2011-11-14	Granted	Korea, Republic of (KR)	A Spiral Inductor Formed In A Semiconductor Substrate And A Method For Forming The Inductor
10435442	7001695	2003-05-09	2006-02-21	Lapsed	United States of America	Multiple alternating phase shift technology for amplifying resolution
2001138037	5544677	5544677 2001-05-09	2014-07-09	Granted	Japan	Calibration Method For Quantitative Elemental Analysis
2000135070	3492977	2000-05-08	2003-11-14	Granted	Japan	Electron Emitters for Lithography Tools
2000048754	3524461	2000-02-25	2004-02-20	Lapsed	Japan	Process For The Fabrication Of Dual Gate Structures For CMOS Devices
2000381501	4138232	2000-12-15	2008-06-13	Granted	Japan	Dual Damascene Bond Pad Structure for Lowering Stress and Allowing Circuitry Under Pads
1020040023990	10-1084957	2004-04-08	2011-11-14	Granted	Korea, Republic of (KR)	Aluminum Pad Power Bus And Signal Routing For Integrated Circuit Devices Utilizing Copper Technology Interconnect Structures
10268775	3649917	1998-09-22	2005-02-25	Lapsed	Japan	Dielectric Materials Of Amorphous Compositions And Devices Employing Same
90121470	NI-1703/19	2001-08-30	2002-12-21	_		Stacked Structure For Parallel Capacitors And Method Of Fabrication
91119882	NI-188794	2002-08-30	2004-02-12	Lapsed		Vertical Replacement-Gate Junction Field-Effect Transistor
20040082410	10-1044528	2004-10-15	I	Lapsed	Korea, Republic of (KR)	Metal-Oxide Semiconductor Device Having Improved Performance And Reliability.
20050075648	10-1184123	2005-08-18		Lapsed	Korea, Republic of (KR)	Metal-Oxide-Semiconductor Device Having An Enhanced Shielding Structure
1020020060412	10-939648	2002-10-04	2010-01-25	Lapsed	Korea, Republic of (KR)	A Multi-Layer Inductor Formed In A Semicondutor Substrate
1020040077975	10-1045194	2004-09-30	2011-06-23	Lapsed	Korea, Republic of (KR)	Real-Time Gate Etch Critical Dimension Control By Oxygen Monitoring
10041685		1998-02-24		Lapsed	Japan	GaAs-Based MOSFET, And Method Of Making Same
88122552		2000-02-11	2001-11-21	Granted	Taiwan	Barrier For Copper Metallization
89100359	NI-144338	2000-01-11	2002-03-06	Lapsed	Taiwan	Integrated Circuit Device Having Dual Damascene Capacitor
10349957	3242079	1998-12-09	2001-10-19	Lapsed	Japan	Lithographic Process For Device Fabrication Using A Multilayer Mask Which Has Been Previously Inspected
10453821	6911093	2003-06-02	2002-06-28	Lapsed	United States of America	Lid liner for chemical vapor deposition chamber
08314671	3226808	1996-11-26	2001-08-31	Expired	Japan	Method of Depositing Thin Passivating Film on Microminiature Semiconductor Devices
09085447	3600389	1997-04-04	2004-09-24	Fxnired	neder	Process For Device Fabrication In Which A Thin Layer Of Cobalt Silicide Is Formed
09256542	3315064	1997-09-22	2002-06-07	Lapsed		Method Of Reducing Dielectric Damage From Plasma Etch Charging
2001260998	4058710	2001-08-30	2007-12-28	Lapsed	Japan	Method of Manufacturing An Integrated Circuit
2000190017	3737341	2000-06-23	2005-11-04	Granted	Japan	High Quality Oxide For Use In Integrated Circuits
90110939	NI-203745	2001-05-08	2004-06-21	Lapsed	Taiwan	Calibration Method For Quantitative Elemental Analysis

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10295074	3387832	1998-10-16	2003-01-10	Lapsed	Japan	Thin Film Transistor And Organic Semiconductor Material Therefor
10197846	3529634	1998-07-13	2004-03-05	Lapsed	Japan	Process For Device Fabrication
						Circuit And Method For Providing Interconnections Among Individual
10114190	3405520	1998-04-09		Lapsed	Japan	Integrated Circuit Chips In A Multi-Chip Module
10306067	6854104	2002-11-27	2005-02-08	Lapsed	United States of America	First approximation for OPC significant speed-up
1020000023964	634727	2000-05-04	2006-10-10	Lapsed	Korea, Republic of (KR)	Electron Emitters for Lithography Tools
						Process For Manufacturing An Integrated Circuit Including A Dual-
1020010034116	727794	2001-06-16	2007-06-07	Lapsed	Korea, Republic of (KR)	Damascene Structure And A Capacitor
1020010053055	748864	2001-08-25	2007-08-07	Lapsed	Korea, Republic of (KR)	Architecture For Circuit Connection Of A Vertical Transistor
1020010053374	0822331	2001-08-31	2008-04-08	Lapsed	Korea, Republic of (KR)	Methods of Fabricating A Metal-Oxide-Metal Capacitor And Associated Apparatus
20010014032	0437586	2001-03-19	2004-06-16	Lapsed	Korea, Republic of (KR)	Vertical Replacement Gate (VRG) MOSFET With A Conductive Layer Adjacent A Source/Drain Region And Method Of Manufacture Therefor
19990009959	357842	1999-03-24		Lapsed	Korea, Republic of (KR)	Mold For Non-Photolithographic Fabrication Of Microstructures
						Modifying contact areas of a polishing pad to promote uniform removal
08938099	6254456	1997-09-26	2001-07-03	Expired	United States of America	rates
1019990008027	333996	1999-03-11	2002-04-11	Lapsed	Korea, Republic of (KR)	Article Comprising Fluorinated Diamond-Like Carbon And Method For Fabricating Article
1020000009286	821494	2000-02-25		Lapsed	Korea, Republic of (KR)	Process For The Fabrication Of Dual Gate Structures For CMOS Devices
1019990060855	329096	1999-12-23	2002-03-06	Lapsed	Korea, Republic of (KR)	Chemical-Mechanical Polishing Apparatus And Method
1020000035302	684480	2000-06-26	2007-02-13	Lapsed	Korea, Republic of (KR)	Charge Injection Transistor Using High-K Dielectrics Barrier Layer
10403611	7016054	2003-03-31	2006-03-21	Lapsed	United States of America	Lithography line width monitor reflecting chip-wide average feature size
9850222	0296859	1998-11-23	2001-05-15	Lapsed	Korea, Republic of (KR)	Polycide Gate Structure With Intermediate Barrier
10434028	6929532	2003-05-08	2005-08-16	Lapsed	United States of America	Method and apparatus for filtering a chemical polishing slurry of a wafer fabrication process
10409859	6889818	2003-04-09	2005-05-10	Lapsed	United States of America	Wafer blade contact monitor
20000050243	456704	2000-08-29	2004-11-02	Granted	Korea, Republic of (KR)	Simplified High Q Inductor Substrate
20000058700	418231	2000-10-06	2004-01-29	Lapsed	Korea, Republic of (KR)	Electron Beam Imaging Apparatus
1020040078027	10-1214818	2004-09-30	2012-12-17	Granted	Korea, Republic of (KR)	Selective Isotropic Etch For Titanium Based Materials
1020020054579	10-931816	2002-09-10	2009-12-07	Granted	Korea, Republic of (KR)	Vertical Replacement-Gate Junction Field-Effect Transistor
2000328233	4187399	2000-10-27	2008-09-19	Lapsed	Japan	Method For Forming Vias in a Low Dielectric Constant Material
2000104530	3676183	2000-04-06	2005-05-13	Lapsed	Japan	Method For Processing Silicon Workpieces Using Hybrid Optical Thermometer System
2002371914		2002-12-24			Japan	CMOS Vertical Replacement Gate (VRG) Transistors

		rileduate	ם פורט ה	Saces	۲	911-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1
2001217199	4931296	2001-07-17	2012-02-24	Lapsed	Japan	Electrostatic Discharge Protection Device With Monolithically Formed Resistor-Capacitor Portion
2000189020	4108252	2000-06-23	2008-04-11	Lapsed	Japan	Charge Injection Transistor Using High-K Dielectrics Barrier Layer
11240663	3506965	1999-08-27	2003-12-26	Granted	Japan	Process For Fabricating Vertical Transistors
10333150	3306804	1998-11-24	2002-05-17	Lapsed	Japan	Polycide Gate Structure With Intermediate Barrier
11100764	3408990	1999-04-08	2003-03-14	Lapsed	Japan	Membrane Mask for Projection Lithography
2001032114	4917711	2001-02-08	2012-02-03	Lapsed	Japan	Method For Producing Devices Having Piezoelectric Films
2002291750	4903971	2002-10-04	2012-01-13	Granted	Japan	A Multi-Layer Inductor Formed In A Semicondutor Substrate
10132894	3217750	1998-05-15	2001-08-03	Lapsed	Japan	Method And Apparatus For Imaging Semiconductor Devices
10334430	6980917	2002-12-30	2005-12-27	Lapsed	United States of America	Optimization of die yield in a silicon wafer sweet spot
10327452	7171047	2002-12-20	2007-01-30	Granted	United States of America	Adaptive Sem edge recognition algorithm
2004278665	5073159	2004-09-27	2012-08-31	Lapsed	Japan	Real-Time Gate Etch Critical Dimension Control By Oxygen Monitoring
טרוירנרדטטר	5111744	100 100 10	01 01 010	- -	2000	Metal-Oxide-Semiconductor Device Having An Enhanced Shielding
2003237420	3895535	2000-00-10	2012-10-10	Granted		lens Array For Flectron Beam Lithography Tool
						Aluminum Pad Power Bus And Signal Routing For Integrated Circuit
2004114863		2004-04-09		Lapsed	Japan	Devices Utilizing Copper Technology Interconnect Structures
2001108267	5036101	2001-04-06	2012-07-13	Lapsed	Japan	Device Comprising Bipolar Semi-Conducting Film
2001218921	4352365	2001-07-19	2009-08-07	Granted	Japan	Integrated Circuit Package Having Partially Exposed Conductive Layer
10251016	6544829	2002-09-20	2003-04-08	Granted	United States of America	Polysilicon gate salicidation
2001119052	5321933	2001-04-18	2013-07-26	Lapsed	Japan	Self Alignbed Gated Schottky Diode Guard Ring Structures
2005100702664	ZL 200510070266.4	2005-05-13	2009-05-06	Lapsed	China	Metal-Oxide-Semiconductor Device Having An Enhanced Shielding Structure
2007101270281	ZL200710127028.1	2007-06-28	2011-06-01	Lapsed	China	Method To Improve Metal Defects In Semiconductor Device Fabrication
2004100558476	ZL200410055847.6	2004-08-04	2010-08-18	Lapsed	China	A Spiral Inductor Formed In A Semiconductor Substrate And A Method For Forming The Inductor
						Thin gate dielectric for a CMOS transistor and method of fabrication
10283630	6849512	2002-10-30	2005-02-01	Lapsed		thereof
86602960	6482075	2000-09-27	2002-11-19	Granted	United States of America	Process for planarizing an isolation structure in a substrate
2004100432567	ZL 200410043256.7	2004-05-14	2009-10-14	Granted	China	Method And Apparatus For Manufacturing Multiple Circuit Patterns Using A Multiple Project Mask
10277025	869893	2002-10-21	2005-03-22	Granted	United States of America	Laminate low K film
2007171578	5393005	2007-06-29	2013-10-25	Lapsed	Japan	Method To Improve Metal Defects In Semiconductor Device Fabrication
2000189026		2000-06-23		Abandoned	Japan	A Gate Stack Structure For Integrated Circuit Fabrication

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
2004278932	4855665	2004-09-27	2011-11-04	Granted	Japan	Selective Isotropic Etch For Titanium Based Materials
2004300894	5334351	2004-10-15	2013-08-09	Lapsed	Japan	Metal-Oxide Semiconductor Device Having Improved Performance And Reliability.
2000362265	4820978	2000-11-29	2011-09-16	Lapsed	Japan	Semiconductor Device Having Self-Aligned Contact And Landing PAD Structure And Method Of Forming Same
200133034	5093943	2001-02-09	2012-09-28	Lapsed	Japan	Method For Producing Piezoelectric Films With Rotating Magnetron Sputtering System
2001061239	4397537	2001-03-06	2009-10-30	Lapsed	Japan	Vertical Replacement Gate (VRG) MOSFET With A Conductive Layer Adjacent A Source/Drain Region And Method Of Manufacture Therefor
2000362320	5099942	2000-11-29	2012-10-05	Granted	Japan	Thin Film Transistors
10324698	6743701	2002-12-20	2004-06-01	Granted	United States of America	Method for the formation of active area utilizing reverse trench isolation
09274254	6524974	1999-03-22	2003-02-25	Granted	United States of America	FORMATION OF IMPROVED LOW DIELECTRIC CONSTANT CARBON-CONTAINING SILICON OXIDE DIELECTRIC MATERIAL BY REACTION OF CARBON-CONTAINING SILANE WITH OXIDIZING AGENT IN THE PRESENCE OF ONE OR MORE REACTION RETARDANTS
					Germany (Federal Republic	Germany (Federal Republic Metal-Oxide-Semiconductor Device Having An Enhanced Shielding
1020050389988	102005038998.8	2005-08-16	2010-02-18	Lapsed		Structure
10328346	6864020	2002-12-24	2005-03-08	Lapsed	United States of America	Chromeless phase shift mask using non-linear optical materials
10293631	6870160	2002-11-13	2005-03-22	Granted	United States of America	Method and apparatus for monitoring the condition of a lubricating medium
10295489	6818365	2002-11-15	2004-11-16	Lapsed	United States of America	Feed forward leveling
10283688	6650958	2002-10-30	2003-11-18	Granted	United States of America	Integrated process tool monitoring system for semiconductor fabrication
						Method of Electrically Connecting and Isolating Components With Vertical Elements Extending Between Interconnect Layers in an
09052793		1998-03-31		Abandoned		Integrated Circuit.
10341082	7023067	2003-01-13	2006-04-04	Lapsed	United States of America	Bond pad design
10201010	6645857	2002-07-22	2003-11-11	Granted	United States of America	Key hole filling
10335177	6812158	2002-12-31	2004-11-02	Granted	United States of America	Modular growth of multiple gate oxides
09695534	6376795	2000-10-24	2002-04-23	Granted	United States of America	Direct current dechucking system
09878741	6498045	2001-06-11	2002-12-24	Granted	United States of America	Optical intensity modifier
10163120	6608365	2002-06-04	2003-08-19	Granted	United States of America	Low leakage PMOS on-chip decoupling capacitor cells compatible with standard CMOS cells
10164227	6743669	2002-06-05	2004-06-01	Granted		Method of reducing leakage using Si3N4 or SiON block dielectric films
10254708	6872321	2002-09-25	2005-03-29	Granted	United States of America	Direct positive image photo-resist transfer of substrate design

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10190954	8809089	2002-07-08	6	Lapsed	United States of America	Plasma passivation
003025376	60046543.8	2000-03-28	2011-10-12	Lapsed	Germany (Federal Republic of)	Germany (Federal Republic Method For Processing Silicon Workpieces Using Hybrid Optical of)
993015437	69900028.9	1999-03-02	2000-11-15	Lapsed	Germany (Federal Republic of)	Process For Fabricating Bipolar And BICMOS Devices
983072323	69825384.1	1998-09-08	2004-08-04	Lapsed	Germany (Federal Republic of)	Germany (Federal Republic Dielectric Materials Of Amorphous Compositions And Devices Employing of)
983035007	69830946.4	1998-05-05	2005-07-27	Granted	Germany (Federal Republic of)	Method And Apparatus For Imaging Semiconductor Devices
10138609	6566244	2002-05-03	2003-05-20	Granted	United States of America	Process for improving mechanical strength of layers of low k dielectric material
003086857	60047649.9	2000-10-03	2012-11-21	Lapsed	Germany (Federal Republic of)	Lens Array For Electron Beam Lithography Tool
013001250	60142863.3	2001-01-08	2010-08-25	Granted	Germany (Federal Republic of)	A Capacitor For Integration With Copper Damascene Processes
003037801	60039551.0	2000-05-05	2008-07-23	Granted	Germany (Federal Republic of)	Electron Emitters for Lithography Tools
993015569	6.900076.9	1999-03-02	2001-04-11	Lapsed	Germany (Federal Republic of)	Germany (Federal Republic Article Comprising Fluorinated Diamond-Like Carbon And Method For of)
013070107	60121685.7	2001-08-17	2006-07-26	Lapsed	Germany (Federal Republic of)	Method of Manufacturing An Integrated Circuit
003090859	60038423.3	2000-10-16	2008-03-26	Lapsed	Germany (Federal Republic of)	Method For Forming Vias in a Low Dielectric Constant Material
993084235	69936175.3	1999-10-25	2007-05-30	Granted	Germany (Federal Republic , of)	Germany (Federal Republic An Inductor Or Low Loss Interconnect And A Method Of Manufacturing of)
973020498	69724317.6	1997-03-25	2003-08-27	Expired	Germany (Federal Republic of)	Germany (Federal Republic Process For Device Fabrication In Which A Thin Layer Of Cobalt Silicide Is of)
003000528	60047099.7	2000-01-06	2012-04-18	Granted	Germany (Federal Republic of)	Integrated Circuit Device Having Dual Damascene Capacitor
003015302	60018121.9	2000-02-28	2005-02-16	Lapsed	Germany (Federal Republic of)	Fabricating High-Q RF Component
993087006	69937868.0	1999-11-02	2008-01-02	Granted	Germany (Federal Republic of)	Simplified High Q Inductor Substrate
10077497	6638776	2002-02-15	2003-10-28	Granted	United States of America	Thermal characterization compensation
09596909	6499001	2000-06-20	2002-12-24	Granted	United States of America	Engineering database feedback system
013007406	60143682.2	2001-01-29	2010-12-22	Granted	Germany (Federal Republic of)	Method For Producing Devices Having Piezoelectric Films

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10224025	6764389	0	2004-07-20	Granted	United States of America	Conditioning bar assembly having an abrasion member supported on a polycarbonate member
09981200	6750668	2001-10-17	2004-06-15	Granted	United States of America	Vortex unit for providing a desired environment for a semiconductor process
08605380	6492731	2000-06-27	2002-12-10	Granted	United States of America	Composite low dielectric constant film for integrated circuit structure
09639449	6412358	2000-08-15	2002-07-02	Granted	United States of America	Cleanliness verification system
09971329	6472316	2001-10-04	2002-10-29	Granted	United States of America	Photolithography overlay control
09654689		2000-09-05		Abandoned	United States of America	Integrated Circuit Isolation System
09704164	6423630	2000-10-31	2002-07-23	Granted	United States of America	Process for forming low K dielectric material between metal lines
						Process for treating porous low k dielectric material in damascene structure to form a non-porous dielectric diffusion barrier on etched via
10007405	6537896	2001-12-04	2003-03-25	Granted	United States of America	and trench surfaces in the porous low k dielectric material
09957555	6641635	2001-09-19	2003-11-04	Granted	United States of America	Liquid based air filtration system
11438493	7605064	2006-05-22	2009-10-20	Lapsed	United States of America	Selective Laser Annealing Of Semiconductor Material
10105483	6574525	2002-03-25	2003-06-03	Granted	United States of America	In situ measurement
. 10277.000	, , , , , , , , , , , , , , , , , , ,	0,000	7007		Initod Ctatos of America	Process For Controlled Deprotection Of Polymers And A Process For
758//80	5691110	1994-07-70	1997-11-25	Expired	United States of America	Fabricating A Device Utilizing Partially Deprotected Resist Polymers
08552998	5656412	1995-11-03	1997-08-12	Expired	United States of America	Energy-Sensitive Resist Material And A Process For Device Fabrication Using An Energy-Sensitive Resist Material
11339540	7342316	2006-01-26	2008-03-11	Granted	United States of America	Cross-Fill Pattern For Metal Fill Levels, Power-Supply Filtering, And Analog Circuit Shielding
2006353600	4797199		2011-08-12	Lapsed	Japan	Article Comprising A Variable Inductor
2007187885	5676836	2001-08-03	2015-01-09	Granted	Japan	Bipolar Tranistor Having A Low K Material In The Emitter Region
10609889	6869873	2003-06-30	2005-03-22	Granted	United States of America	Copper Silicide Passivation For Improved Reliability
08644596	5596208	1996-05-10	1997-01-21	Expired	United States of America	Article Comprising An Organic Thin Film Transistor
2007063290	5011459	2001-06-27	2012-06-15	Lapsed	Japan	A Method of Testing an Integrated Circuit
2007130041	5392995	2000-06-21	2013-10-25	Lapsed	Japan	Bonded Article Having Improved Crystalline Structure And Work Function Uniformity And Method For Making The Same
2007210590		2004-08-20		Abandoned	Japan	A Spiral Inductor Formed In A Semiconductor Substrate And A Method For Forming The Inductor
						Method For Producing Piezoelectric Films With Rotating Magnetron
20070073750	10-0890080	2001-02-09	2009-03-16	Lapsed	Korea, Republic of (KR)	Sputtering System
08828155	5956618	1997-03-27	1999-09-21	Expired	United States of America	Process For Producing Multi\(miLevel Metallization In An Integrated Circuit

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08656996	5767557	1996-05-24	1998-06-16	Expired	United States of America	PMOSFETs Having Indium Or Gallium Doped Buried Channels And N\{pl PolysiliconGates And CMOS Devices Fabricated Therefrom
2007104568		2007-04-12		Abandoned	Japan	A Capacitor For Integration With Copper Damascene Processes
10721126	7067419	2003-11-25	2006-06-27	Granted	United States of America	Mask Layer And Dual Damascene Interconnect Structure In A Semiconductor Device
08600060	6228750	1997-12-30	2001-05-08	Expired	United States of America	Method of Doping a Semiconductor Surface
						Semiconductor Device Having Reduced Intra-Level And Inter-Level
10694611	7301107	2003-10-27	2007-11-27	Granted	United States of America	Capacitance
09391729	6150668	1999-09-08	2000-11-21	Granted	United States of America	Thin-Film Transistor Monolithically Integrated With An Organic Light- Emitting Diode
09241458	6211541	1999-02-02	2001-04-03	Granted	United States of America	An Article For De-Embedding Parasitics In Integrated Circuits
						Electronic Components With Doped Metal Oxide Dielectric Materials And
09041434	5923056	1998-03-12	1999-07-13	Expired	United States of America	A Process For Making Electronic Components With Doped Metal Oxide Dielectric Materials
08864220	5908312	1997-05-28	1999-06-01	Expired	United States of America	Semiconductor Device Fabrication
						Article Comprising An Organic Thin Film Transistor Adapted For Biasing
08441142	6278127	1995-05-15	2001-08-21	Granted	United States of America	To Form A N-Type Or A P-Type Transistor
08500729	5633103	1995-07-11	1997-05-27	Expired	United States of America	Self-Aligned Alignment Marks For Phase-Shifting Masks
						Process for forming trenches and vias in layers of low dielectric constant carbon-doped silicon oxide dielectric material of an integrated circuit
09607511	6368979	2000-06-28	2002-04-09	Granted	United States of America	structure
09574365	6512985	2000-05-19	2003-01-28	Granted	United States of America	Process control system
10012821	7314527	2001-12-10	2008-01-01	Granted	United States of America	Reactor system
09407357	6223770	1999-09-29	2001-05-01	Granted	United States of America	Vacuum valve interface
09932527	6723653	2001-08-17	2004-04-20	Granted	United States of America	Process for reducing defects in copper-filled vias and/or trenches formed in porous low-k dielectric material
09431439	6284586	1999-11-01	2001-09-04	Expired	United States of America	Integrated circuit device and method of making the same using chemical mechanical polishing to remove material in two layers following masking
09641661	6598194	2000-08-18	2003-07-22	Granted	United States of America	Test limits based on position
09428344	6316354	1999-10-26	2001-11-13	Granted	United States of America	Process for removing resist mask of integrated circuit structure which mitigates damage to underlying low dielectric constant silicon oxide dielectric layer
08673655	6115233	1996-06-28	2000-09-05	Expired	United States of America	Integrated circuit device having a capacitor with the dielectric peripheral region being greater than the dielectric central region
09953667	6718524	2001-09-17	2004-04-06	Granted	United States of America	Method and apparatus for estimating state-dependent gate leakage in an integrated circuit

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09607512	6350700	2000-06-28	2002-02-26	Granted	United States of America	Process for forming trenches and vias in layers of low dielectric constant carbon-doped silicon oxide dielectric material of an integrated circuit structure
09587609	6375550	2000-06-05	2002-04-23	Granted	United States of America	Method and apparatus for enhancing uniformity during polishing of a semiconductor wafer
09413667	6355532	1999-10-06	2002-03-12	Granted	United States of America	Subtractive oxidation method of fabricating a short-length and verticallyoriented channel, dual-gate, CMOS FET
09346493	6232658	1999-06-30	2001-05-15	Granted	United States of America	Process to prevent stress cracking of dielectric films on semiconductor wafers
09573123	6341056	2000-05-17	2002-01-22	Granted	United States of America	Capacitor with multiple-component dielectric and method of fabricating same
09946253	6648743	2001-09-05		Granted		Chemical mechanical polishing pad
09272732	6316817	1998-12-14	2001-11-13	Expired	United States of America	MeV implantation to form vertically modulated N+ buried layer in an NPN bipolar transistor
09109335	6077783	1998-06-30	2000-06-20	Granted	United States of America	Method and apparatus for detecting a polishing endpoint based upon heat conducted through a semiconductor wafer
09209704	6121147	1998-12-11	2000-09-19	Granted	United States of America	Apparatus and method of detecting a polishing endpoint layer of a semiconductor wafer which includes a metallic reporting substance
09344056	6348808	1999-06-25	2002-02-19	Granted	United States of America	Mobile ionic contamination detection in manufacture of semiconductor devices
09559934	6342734	2000-04-27	2002-01-29	Granted	United States of America	Interconnect-integrated metal-insulator-metal capacitor and method of fabricating same
10006398	6809824	2001-11-30	2004-10-26	Lapsed	United States of America	Alignment process for integrated circuit structures on semiconductor substrate using scatterometry measurements of latent images in spaced apart test fields on substrate
09302830	6136719	1999-04-30	2000-10-24	Granted	United States of America	Method and arrangement for fabricating a semiconductor device
09052793		1900-01-01		Abandoned	United States of America	Method of Electrically Connecting and Isolating Components with Vertical Elements Extending Between Interconnect Layers in an Integrated Circuit
08822078	5861055	1997-03-20	1999-01-19	Expired	United States of America	Polishing composition for CMP operations
09204813	6120607	1998-12-03	2000-09-19	Granted	United States of America	Apparatus and method for blocking the deposition of oxide on a wafer
08344898	3121274	1996-12-25	2000-10-20	Expired	Japan	Polishing Composition for CMP Operations
09074298	6071562	1998-05-07	2000-06-06	Granted	United States of America	Process for depositing titanium nitride films
08801668	5858828	1997-02-18	1999-01-12	Expired	United States of America	Use of MEV implantation to form vertically modulated N+ buried layer in an NPN bipolar transistor
10044215	6649537	2001-11-19	2003-11-18	Granted	United States of America	Intermittent pulsed oxidation process
08236706	5750312	1994-05-02	1998-05-12	Expired	United States of America	Process for Fabricating a Device

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08479018	5661091	1995-06-06	1997-08-26	Expired	United States of America	Method of manufacturing a semiconductor device having PN junctions separated by depressions
12339407	8423942	2008-12-19	2013-04-16	Granted	United States of America	Fill Patterning For Symmetrical Circuits
11273857	7332924	2005-11-15	2008-02-19	Granted	United States of America	Embedded Test Circuitry And A Method For Testing A Semiconductor Device For Breakdown, Wearout Or Failure
11237410	7291849	2005-09-28	2007-11-06	Granted	United States of America	Calibration Standard For Transmission Electron Microscopy
11853417	7820517	2007-09-11	2010-10-26	Lapsed	United States of America	Control Of Hot Carrier Injection In A Metal-Oxide Semiconductor Device
10977732	7279744	2004-10-29	2007-10-09	Granted	United States of America	Control Of Hot Carrier Injection In A Metal-Oxide Semiconductor Device
10953897	7116174	2004-09-29	2006-10-03	Lapsed	United States of America	Base Current Compensation Circuit For A Bipolar Junction Transistor
10947069	7074628	2004-09-22	2006-07-11	Lapsed	United States of America	Test Structure And Method For Yield Improvement Of Double Poly Bipolar Device
10623983	7138690	2003-07-21	2006-11-21	Granted	United States of America	Shielding Structure For Use In A Metal\(miOxide\(miSemiconductor Device )
10643123	6893883	2003-08-18	2005-05-17	Granted	United States of America	Method and Apparatus Using An On-Chip Ring Oscillator For Chip Identification
10929843	7199685	2004-08-30	2007-04-03	Granted	United States of America	Three-Terminal Tuneable Active Inductor
10633334 7033931	7033931	2003-08-01	2006-04-25	Granted	United States of America	Temperature Optimization Of A Physical Vapor Deposition Process To Prevent Extrusion Into Openings
10007417	6683465	2001-10-31	2004-01-27	Granted	United States of America	Integrated Circuit Having Stress Migration Test Structure And Method Therefor
10007904	6747445	2001-10-31	2004-06-08	Granted	United States of America	Stress Migration Test Structure And Method Therefor
09993414	6472279	2001-11-05	2002-10-29	Granted	United States of America	Method Of Manufacturing A Channel Stop Implant In A Semiconductor Device
09785636	6462305	2001-02-16	2002-10-08	Granted	United States of America	Method Of Manufacturing A Polishing Pad Using A Beam
09777470		2001-02-06		Abandoned	United States of America	An Alternate Pad Conditioning Method
09778986	6702654	2001-02-07	2004-03-09	Granted	United States of America	Conditioning Wheel For Conditioning A Semiconductor Wafer Polishing Pad And Method Of Manufacture Thereof
09637496	6853048	2000-08-11	2002-02-08	Lapsed	United States of America	Bipolar Transistor Having An Isolation Structure Located Under The Base, Emitter And Collector And A Method Of Manufacture Thereof
09585159	6329226	2000-06-01	2001-12-11	Granted	United States of America	A Method For Fabricating A Thin-Film Transistor
09583936	6445206	2000-05-31	2002-09-03	Granted	United States of America	Method And Apparatus For Determining Yield Impacting Tests At Wafer Level And Package Level For Semiconductor Devices
09742314	6794694	ıı	2004-09-21	Granted	United States of America	Inter-Wiring-Layer Capacitors
09557430	6506690	2000-04-25	2003-01-14	Granted	United States of America	Dielectric Deposition Method and Semiconductor Device

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09496829	6364744	2000-02-02	2002-04-02	Granted	United States of America	CMP System And Slurry For Polishing Semiconductor Wafers And Related Method
						Using Fast Hot-Carrier Aging Method For Measuring Plasma Charging
09317430	6524872	1999-05-24	2003-02-25	Granted	United States of America	Damage
09472326	6680780	1999-12-23	2004-01-20	Granted	United States of America	Interferometric Probe Stabilization Relative To Subject Movement
09470861	6366803	1999-12-23	2002-04-02	Granted	United States of America	Predictive Probe Stabilization Relative To subject Movement
						Article Comprising Electronic Circuits And Devices With Magnetically
09231566	6225801	1999-01-14	2001-05-01	Granted	United States of America	Programmable Electrical Resistance
09351971	6294447	1999-07-12	2001-09-25	Granted	United States of America	Method Of Making Devices Having Thin Dielectric Layers
09293510	6121827	1999-04-15	2000-09-19	Granted	United States of America	Digital Noise Reduction In Integrated Circuits And Circuit Assemblies
						N\(miProfile Engineering At The Poly\(s\Gate\)Oxide And Gate Oxide\(s\S\)
09223354	6440829	1998-12-30	2002-08-27	Granted	United States of America	Poly\(s\#\225;\(misi Structure
						Low Temperature Coefficient Dielectric Materials And Devices
09222110	8992609	1998-12-29	2000-07-25	Granted	United States of America	Comprising Same
09162542	6177363	1998-09-29	2001-01-23	Granted	United States of America	A Method for Forming a Nitride Layer Suitable for Use in Advanced Gate Dielectric Materials
09126032	6037621	1998-07-29	2000-03-14	Granted	United States of America	On-Chip Capacitor Structure
09070387	5976331	1998-04-30	1999-11-02	Granted	United States of America	Electrodeposition Apparatus For Coating Wafers
86696060	6323131	1998-06-13	2001-11-27	Granted	United States of America	Passivated Copper Surfaces
09013486	6017805	1998-01-26	2000-01-25	Granted	United States of America	Method Of Reducing Mobile Ion Contaminants In Semiconductor Films
						Manufacturing Method Including Near-Field Optical Microscope
08919192	5894349	1997-08-20	1999-04-13	Expired	United States of America	Examination OTA Semiconductor Substrate
08756695	5841333	1996-11-26	1998-11-24	Expired	United States of America	Minimal Delay Conductive Lead Lines For Integrated Circuits
08887861	6011404	1997-07-03	2000-01-04	Expired	United States of America	System And Method For Determining Near-Surface Lifetimes And The Tunneling Field Of A Dielectric In A Semiconductor
08695441	5698934	1996-08-12	1997-12-16	Expired	United States of America	Field Emission Device With Randomly Distributed Gate Apertures
08548533	5588894	1995-10-26	1996-12-31	Expired	United States of America	Field Emission Device And Method For Making Same
09026227	6045977	1998-02-19	2000-04-04	Granted	United States of America	Process For Patterning Conductive Polyaniline Films
12953624	8624352	2010-11-24	2014-01-07	Granted	United States of America	Mitigation of Detrimental Breakdown of a High Dielectric Constant Metal- Insulator-Metal Capacitor in a Capacitor Bank
078690823		2007-12-10		Abandoned	European Patent	Chip Identification Using Top Metal Layer
12741839	8242603	2010-07-08	2012-08-14	Granted	United States of America	Chip Identification Using Top Metal Layer
2009549571	5084843	2007-02-14	2012-09-14	Lapsed	Japan	Method To Reduce Collector Resistance Of A Vertical PNP And Integration Into A Standard CMOS Process Flow
						,

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
1020097019023	10-1320913	2007-02-14	2013-10-14	Lapsed	Korea, Republic of (KR)	Method To Reduce Collector Resistance Of A Bipolar Transistor and Integration into a CMOS Flow
						Method To Reduce Collector Resistance Of A Bipolar Transistor And
12523368	7923340	2009-07-16	2011-04-12	Granted		Integration Into A Standard CMOS Flow
11535501	7847666	2006-09-27	2010-12-07	Granted	United States of America	Differential Inductor For Use In Integrated Circuits
11237095	7642617	2005-09-28	2010-01-05	Lapsed	United States of America	Integrated Circuit With Depletion Mode JFET
						Integrated Circuit With A Trench Capacitor Structure And Method Of
11383670	7563669	2006-05-16	2009-07-21	Lapsed	United States of America	Manufacture
						Shallow Trench Isolation Structures Comprising A Graded Doped Sacrificial Silicon Dioxide Material And A Method For Forming Shallow
11153893	7141486	2005-06-15	2006-11-28	Granted	United States of America	Trench Isolation Structures
						Integrated Circuit Inductors With Directed Magnetic Flux Lines For
097895247		2009-03-18		Abandoned	European Patent	Magnetic Coupling Reduction
20107028513	101575387	2009-03-18	2015-12-01	Granted	Korea, Republic of (KR)	Integrated Circuit Inductors With Directed Magnetic Flux Lines For Magnetic Coupling Reduction
						Integrated Circuit Inductors With Directed Magnetic Flux Lines For
098122453	1394180	2009-07-02	2013-04-21	Lapsed	Taiwan	Magnetic Coupling Reduction
					i	Integrated Circuit Inductors With Directed Magnetic Flux Lines For
2009801222622	ZL200980122262.2	2009-03-18	2014-03-19	Lapsed	China	Magnetic Coupling Reduction
						Integrated Circuit Inductors With Directed Magnetic Flux Lines For
2012500769		2010-12-13		Abandoned	Japan	Magnetic Coupling Reduction
12516301	8143696	2009-05-26	2012-03-27	Granted	United States of America	Integrated Circuit Inductors With Reduced Magnetic Coupling
10953632	7279393	2004-09-29	2007-10-09	Granted	United States of America	A Trench Isolation Structure And Method Of Manufacture Therefor
11649015	7727894	2007-01-03	2010-06-01	Lapsed	United States of America	Formation Of An Integrated Circuit Structure With Reduced Dishing In Metallization Levels
11094975	7329605	2005-03-31	2008-02-12	Granted	United States of America	Semiconductor Structure Formed Using A Sacrificial Structure
11927978	7741702	2007-10-30	2010-06-22	Granted	United States of America	Semiconductor Structure Formed Using A Sacrificial Structure
					9	Metal Capacitor Stacked With A MOS Capacitor To Provide Increased
10903938	7/68044	2004-07-30	2010-08-03	Granted G		Capacitance Density Mathed To Income Military Colors in a Cife Dischar Design
116/3645	/55/010	200/-02-12	70-70-6007	Granted	T	Wetnod 10 Improve Writer Leakage in a Side bipolar Device
12476994	7898038	2009-06-02	2011-03-01	Granted	United States of America	Method To Improve Writer Leakage in Sige Bipolar Device
10842139	7157365	2004-05-10	2007-01-02	Granted	United States of America	A Semiconductor Device Having A Dummy Conductive Via And A Method Of Manufacture Therefor
10778454	7005724	2004-02-13	2006-02-28	Lapsed	United States of America	A Semiconductor Device And A Method Of Manufacture Therefor
11167772	7811944	2005-06-27	2010-10-12	Lapsed	United States of America	A Semiconductor Device And A Method Of Manufacture Therefor
10675259	7087498	2003-09-30	2006-08-08	Lapsed	United States of America	Method for Controlling Trench Depth In Shallow Trench Isolation Features
200		1	- 1			

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10706467	7254002	2003-11-12	2007-08-07	Granted	United States of America	Reverse Conduction Protection Method And Apparatus For A Dual Power Supply Driver
						Contact For Use In An Integrated Circuit And A Method Of Manufacture
10716299	6910907	2003-11-18	2005-06-28	Lapsed	United States of America	Therefor
10895574	7033257	2004-07-21	2006-04-25	Lapsed	United States of America	Carrier Head For Chemical Mechanical Polishing
11201039	7700491	2005-08-10	2010-04-20	Lapsed	United States of America	Stringer Elimination In A BICMOS Process
						Method And Apparatus For Cleaning Slurry Depositions From A Water
11205382	7172496	2005-08-17	2007-02-06	Granted	United States of America	Carrier
777		יסינ	, , , , , , , , , , , , , , , , , , ,	7	Circan Of Amorica	Diffused MOS Devices With Strained Silicon Portions And Methods For
10382142	9798789	2003-03-05	70-71-07	Granted	Ullied States of Affierica	FOILING SAIME
10435870	6973637	2003-05-12	2005-12-06	Lapsed	United States of America	Process For The Selective Control Of Feature Size In Lithographic Processing
10953585	7084648	2004-09-29	2006-08-01	Lapsed	United States of America	Semiconductor Testing
10260694	6828561	2002-09-30	2004-12-07	Lapsed	United States of America	Apparatus And Method For Detecting Alpha Particles
10262654	6738294	2002-09-30	2004-05-18	Granted	United States of America	Electronic Fingerprinting Of Semiconductor Integrated Circuits
10898792	6963215	2004-07-26	2005-11-08	Lapsed	United States of America	Operation Of Semiconductor Devices Subject To Hot Carrier Injection
						Chemical Mechanical Polishing Pad With Grooves Alternating Between A
10799279	6951510	2004-03-12	2005-10-04	Lapsed	United States of America	Larger Groove Size And A Smaller Groove Size
10075555	7157275	של שטייטטע	2010 2002	potació	Inited States of America	Methods Of Downstream Microwave Photoresist Removal And Via Clean, Particularly Following Stop-On TiN Erching
10768771	7034653	2004 09 29	2007 02 02	Lanced	United States of America	Semiconductor Resistor
7 / 20 / 21	200	20 102	2 -0 002	nacdna		
10699021	6919228	2003-10-31	2005-07-19	Lapsed	United States of America	Methods And Apparatus For The Detection Of Damaged Regions On Dielectric Film Or Other Portions Of A Die
						Method And Structure For Oxide/Silicon Nitride Interface Substructure
09966779	6548422	2001-09-27	2003-04-15	Granted	United States of America	Improvements
99884660	989886	90-6006	60-900 <i>c</i>	posaci	United Kingdom	Method And Structure For Oxide/Silicon Nitride Interface Substructure Improvements
				5	•	Method And Structure For Oxide/Silicon Nitride Interface Substructure
1020020058733	10-0869913	2002-09-27	2008-11-17	Granted	Korea, Republic of (KR)	Improvements
, , , , , , , , , , , , , , , , , , ,		() () () ()		-	i e	Method And Structure For Oxide/Silicon Nitride Interface Substructure
091122325	NI-190044	2002-09-27	2003-11-11	Granted	lalwan	Improvements
10061475	6767797	2002-02-01	2004-07-27	Granted	United States of America	Method Of Fabricating Complementary Self-Aligned Bipolar Transistors
						Method And Structure For Modular, Highly Linear MOS Capacitors Using
09964227	6764930	2001-09-26	2004-07-20	Granted	United States of America	Nitrogen Implantation
08968960	6544907	2000-10-12	2003-04-08	Granted	United States of America	A Method Of Forming A High Quality Gate Oxide Layer Having A Uniform Thickness

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09833251	6458696	2001-04-11	2002-10-01	Granted	United States of America	Plated Through Hole Interconnections
09968243	6607927	2001-09-28	2003-08-19	Granted	United States of America	Method And Apparatus For Monitoring In-Line Copper Contamination
10051937	6555852	2002-01-17	2003-04-29	Granted	United States of America	Bipolar Transistor Having An Emitter Comprised Of A Semi-Insulating Material
09727195	6432814	2000-11-30	2002-08-13	Granted	United States of America	Method Of Manufacturing An Interconnect Structure Having A Passivation Layer For Preventing Subsequent Processing Reactions
10038371	6879046	2002-01-02	2005-04-12	Granted	United States of America	Split Barrier Layer Including Nitrogen-Containing Portion And Oxygen- Containing Portion
06003727	2422721	2002-12-03	2006-09-13	Lapsed	United Kingdom	Split Barrier Layer Including Nitrogen-Containing Portion And Oxygen- Containing Portion
06003743	2422722	2002-12-03	2006-09-13	Lapsed	United Kingdom	Split Barrier Layer Including Nitrogen-Containing Portion And Oxygen- Containing Portion
1020030000063	759721	2003-01-02	2007-09-12	Granted	Korea, Republic of (KR)	Split Barrier Layer Including Nitrogen-Containing Portion And Oxygen- Containing Portion
02281962	2387027	2002-12-03		Lapsed	United Kingdom	Split Barrier Layer Including Nitrogen-Containing Portion And Oxygen- Containing Portion
2002376124	4422403	2002-12-26	2009-12-11	Granted	Japan	Split Barrier Layer Including Nitrogen-Containing Portion And Oxygen- Containing Portion
091135431	1281224	2002-12-06	2007-05-11	Granted	Taiwan	Split Barrier Layer Including Nitrogen-Containing Portion And Oxygen- Containing Portion
09863437	6610464	2001-05-24	2003-08-26	Granted	United States of America	Process For Patterning A Membrane
09853317	6605529	2001-05-11	2003-08-12	Lapsed	United States of America	Method Of Creating Hydrogen Isotope Reservoirs In A Semiconductor Device
09636447	6426263	2000-08-11	2002-07-30	Granted	United States of America	A Method For Making A Merged Contact Window In A Transistor To Electrically Connect The Gate To Either The Source Or The Drain
10259256	6730600	2002-09-27	2004-05-04	Granted	United States of America	Method Of Dry Etching A Semiconductor Device In The Absence Of A Plasma
09767477	6750528	2001-01-23	2004-06-15	Granted	United States of America	Bipolar Device
09887938	6716488	2001-06-22	2004-04-06	Granted	United States of America	Ferrite Film Formation Method And Apparatus
1020020081092	10-927808	2002-12-18	2009-11-13	Granted	Korea, Republic of (KR)	Polysilicon Bounded Snapback Device
021571988	02157198.8	2002-12-19	2007-11-28	Granted	China	Polysilicon Bounded Snapback Device
02294486	2387271	2002-12-18	2005-09-28	Lapsed	United Kingdom	Polysilicon Bounded Snapback Device
2002368138	4477298	2002-12-19	2010-03-19	Lapsed	Japan	Polysilicon Bounded Snapback Device
10024803	6534834	2001-12-19	2003-03-18	Granted	United States of America	Polysilicon Bounded Snapback Device
091136669	1255028	2002-12-19	2006-05-11	Lapsed	Taiwan	Polysilicon Bounded Snapback Device
06878690	6506673	2001-06-11	2003-01-14	Granted	United States of America	Method Of Forming A Reverse Gate Structure With A Spin On Glass Process

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10061542	6730603	2001-10-25	2004-05-04	Granted	United States of America	System And Method Of Determining A Polishing Endpoint By Monitoring Signal Intensity
						A Method Of Focused Ion Beam Pattern Transfer Using A Smart Dynamic
09631545	6627885	2000-08-03	2003-09-30	Granted	United States of America	Template
1				-		Device Having A High Dielectric Constant Material And A Method Of
09902358	6511872	2001-07-10	2003-01-28	Granted	United States of America	Manufacture Inereot
09541792	6508363	2000-03-31	2003-01-21	Granted	United States of America	Slurry Container
1025925/1	802209	76-00-6006	90-61-5006	bosaci	Inited States of America	Electrochemical Method And System For Monitoring Hydrogen Peroxide
1070701	2007	77 60 707 7	00 21 0002	rabaca		Semiconductor Device Having A Ghost Source/Drain Region And A
09882911	6864547	2001-06-15	2005-03-08	Lapsed	United States of America	Method Of Manufacture Therefor
09564659	6402599	2000-02-03	2002-06-11	Granted	United States of America	Slurry Recirculation System For Reduced Slurry Drying
09634021	6448581	2000-08-08	2002-09-10	Granted	United States of America	Mitigation Of Deleterious Effects Of Micropipes In Silicon Carbide Devices
09756965	6664800	2001-01-08	2003-12-16	Granted	United States of America	Non-Contact Method For Determining Quality Of Semiconductor Dielectrics
000000	C A O T C A O	00 0000		1	Initod Ctator of Amorica	Novel Process For Gate Oxide Side-Wall Protection From Plasma Damage
09967435	6641746	2001-09-28	2003-11-04	Granted	United States of America	Control Of Semiconductor Processing
0040000	300120	10,000	טר טד נטטר	† *	Initod Ctator of Amorica	Mathod Ear Trasting An Effluent Gas During Samiconductor Drocesing
09521268	6274490	2000-03-08	2001-08-14	Granted	United States of America	High Pressure Anneal For Semiconductor Devices
09419259	6340327	1999-10-15	2002-01-22	Granted	United States of America	Wafer Polishing Apparatus And Process
09567373	6519542	2000-02-09	2003-02-11	Granted	United States of America	Method Of Testing An Unknown Sample With An Analytical Tool
09567359	6519543	2000-02-09	2003-02-11	Granted	United States of America	Calibration Method For Quantitative Elemental Analysis
09578894	6716657	2000-02-26	2004-04-06	Granted	United States of America	Method For Interconnecting Arrays Of Micromechanical Devices
09419453	6250991	1999-10-15	2001-06-26	Granted	United States of America	Bearing Substitute For Wafer Polishing Arm
09755826	7927939	2001-01-04	2011-04-19	Granted	United States of America	Method of Manufacturing a Laterally Diffused Metal Oxide Semiconductor Device
						Method of Manufacturing a Laterally Diffused Metal Oxide
12555082	7927940	2009-09-08	2011-04-19	Granted	United States of America	Semiconductor Device
09733570	6576522	2000-12-08	2003-06-10	Granted	United States of America	Methods For Deuterium Sintering
003086840	1091416	2000-10-03	2008-12-31	Lapsed	United Kingdom	GaAs MOSFET Having Low Capacitance and On-Resistance And Method Of Manufacturing The Same
003086840	1091416	2000-10-03	10-61-31	hansad	France	GaAs MOSFET Having Low Capacitance and On-Resistance And Method Of Manufacturing The Same
09977194	2906899	2001-08-10	2007-01-22	Too or	States of America	GaAs MOSFET Having Low Capacitance and On\(miResistance And Method Of Manufacturing The Same
17660	0005305	2001-00-10	/7-TO-LOO7	rabsed	٦.	

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					Germany (Federal Republic	Germany (Federal Republic GaAs MOSFET Having Low Capacitance and On-Resistance And Method
003086840	60041233.4	2000-10-03	2008-12-31	Lapsed	of)	Of Manufacturing The Same
09412847	6369408	1999-10-06	2002-04-09	Granted	United States of America	GaAs MOSFET Having Low Capacitance and On-Resistance And Method Of Manufacturing The Same
2000307041	4558911	2000-10-06	2010-07-30	Lapsed	Japan	GaAs MOSFET Having Low Capacitance and On-Resistance And Method Of Manufacturing The Same
09397459	6406999	1999-09-16	2002-06-18	Granted	United States of America	A Semicondutor Device Having Reduced Line Width Variations Between Tightly Spaced And Isolated Features
09397458	6395639	1999-09-16	2002-05-28		United States of America	A Process For Improving Line Width Variations Between Tightly Spaced And Isolated Features In Integrated Circuits
09465633	6524971	1999-12-17	2003-02-25	Granted	United States of America	A Method Of Deposition Of Films
09413149	6324933	1999-10-06	2001-12-04	Granted	United States of America	Planar Movable Stage Mechanism
09667046	6989602	2000-09-21	2006-01-24	Granted	United States of America	Dual Damascene Process With No Passing Metal Features
09430316	6403454	1999-10-29	2002-06-11	Granted	United States of America	Silicon Semiconductor Devices With ä-Doped Layers
09727014	6633032	2000-11-30	2003-10-14	Granted	United States of America	Mass Spectrometer Particle Counter
						Semiconductor Device, Trench Isolation Structure And Methods Of
09589816	6313007	2000-06-07	2001-11-06	Granted	United States of America	Format Ion
						Method For Chemical Mechanical Polishing Endpoint Detection Using A
09418078		1999-10-14		Abandoned	United States of America	Hydrogen Sensor
70041000	770000	77 07 0007	זר סט זר		Inited States of America	Apparatus For Chemical Mechanical Polishing Endpoint Detection Using A
0941600/	0293047	1999-10-14	2001-09-23	1	Т	yuloge   Je  so  
09516836	6368200	2000-03-02	2002-04-09	Granted	United States of America	Polishing Pads From Closed\(miCelled Elastomer Foam
09633241	6410419	2000-08-07	2002-06-25	Granted	United States of America	Silicon Carbide Barrier Layers For Porous Low Dielectric Constant Materials
00662000	625/078	15 10 0005	200 000	, to	Inited States of America	Polishing Apparatus With Carrier Ring And Carrier Head Employing Like
accecea	0204000	77-00-04-77	71-02-702	1	Т	
09504306	6358807	2000-02-15	2002-03-19	Granted	United States of America	Bipolar Semiconductor Device And Method Of Forming Same Having Reduced Transient Enhanced Diffusion
09384769	6140170	1999-08-27	2000-10-31	Granted	United States of America	Manufacture Of Complementary MOS And Bipolar Integrated Circuits
09276034	6169036	1999-03-25	2001-01-02	Granted	United States of America	Method For Cleaning Via Openings In Integrated Circuit Manufacturing
09604020	6593151	2000-06-26	2003-07-15	Lapsed	United States of America	Method For Regular Detection Of Phosphorus Striations In A Multi\(miLayered Film Stack

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
						Chemical Mechanical Polishing
						Endpoint Detection By Monitoring
09431198	6214732	1999-11-01	2001-04-10	Granted	United States of America	Component Activity In Effluent Slurry
09432721	6258231	1999-11-01	2001-07-10	Granted	United States of America	Chemical Mechanical Polishing Endpoint Apparatus Using Component Activity In Effluent Slurry
09366362	6299519	1999-08-03	2001-10-09	Granted	United States of America	Apparatus And Method For Removing A Polishing Pad From A Platen
09338735	6114234	1999-06-23	2000-09-02	Granted	United States of America	Method Of Making A Semiconductor With Copper Passivating Film
09172456	6228277	1998-10-14	2001-05-08	Granted	United States of America	Etch Endpoint Detection
09349538	6444536	1999-07-08	2002-09-03	Granted	United States of America	Method For Fabricating Bipolar Transistors
09337966	6362475	1999-06-22	2002-03-26	Granted	United States of America	Scanning Electron Microscope\(slEnergy Dispersive Spectroscopy Sample Preparation Method And Sample Produced Thereby
09197412	6146909	1998-11-21	2000-11-14	Granted	United States of America	Detecting Trace Levels Of Copper
09353860	6097484	1999-07-15	2000-08-01	Granted	United States of America	Location Of Defects Using Dye Penetration
09426124	6682999	1999-10-22	2004-01-27	Lapsed	United States of America	Semiconductor Device Having Multilevel Interconnections And Method Of Manufacture Thereof
						Method of Reducing Carbon Contamination of a Thin Dielectric Film by
						Using Gaseous Organic Precursors, Inert Gas, and Ozone to React with
09327793	6124158	1999-06-08	2000-09-26	Granted	United States of America	Carbon Contaminants
09684015	6251697	2000-10-06	2001-06-26	Granted	United States of America	A Non-Contact Method For Monitoring And Controlling Plasma Charging Damage In A Semiconductor Device
						A Method Of Fabricating A MOM Capacitor Having A Metal Silicide
09441676	6331460	1999-11-17	2001-12-18	Granted	United States of America	Barrier
09441561	6335557	1999-11-17	2002-01-01	Granted	United States of America	Metal Silicide As A Barrier For MOM Capacitors In CMOS Technologies
09325624		1999-06-03		Abandoned	United States of America	Tungsten Silicide Nitride As A Barrier For High Temperature Anneals To Improve Hot Carrier Reliability
09324946	6365511	1999-06-03	2002-04-02	Granted	United States of America	Tungsten Silicide Nitride As A Barrier For High Temperature Anneals To Improve Hot Carrier Reliability
09088852	6097195	1998-06-02	2000-08-01	Granted	United States of America	Methods And Apparatus For Increasing Metal Density In An Integrated CircuitWhile Also Reducing Parasitic Capacitance
09081406	6056630	1998-05-19	2000-02-02	Granted	United States of America	Polishing Apparatus With Carrier Head Pivoting Device
09082162	8083838	1998-05-20	2000-07-04	Granted	United States of America	Method Of Planarizing A Surface On A Semiconductor Wafer
09205414	6140187	1998-12-02	2000-10-31	Granted	United States of America	Device And In Situ Furnace Gate Stack Process For Metal Oxide Semiconductors

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09099827	6075273	1998-06-18	2000-06-13	Granted	United States of America	Integrated Circuit Device In Which Gate Oxide Thickness Is Selected To Control Plasma Damage During Device Fabrication
09028966	5932379	1998-02-24	1999-08-03	Granted	United States of America	Repairing Fractured Wafers In Semiconductor Manufacturing
09196486	6149778	1998-11-19	2000-11-21	Granted	United States of America	Article Comprising Fluorinated Amorphous Carbon And Process For Fabricating Article
09059359	6156665	1998-04-13	2000-12-05	Granted	United States of America	Trilayer Lift-Off Process For Semiconductor Device Metalization
09053908	6073476	1998-04-02	2000-06-13	Granted	United States of America	Calibration Sample For Particle Analyzers And Method For Making Same
09218574	6410986	1998-12-22	2002-06-25	Granted	United States of America	Multi\(miLayered Titanium Nitride Barrier Structure
09138741	6121624	1998-08-24	2000-09-19	Granted	United States of America	Method for Controlled Implantation Of Elements Into The Surface Or Near Surface Of A Substrate
08922487	6004827	1997-09-03	1999-12-21	Expired	United States of America	Integrated Circuit Processing
09352674	6751486	1999-07-11	2001-06-26	Expired	United States of America	Method For Fabricating An Article Comprising A Ladder Siloxane Polymer AndResultant Article
08868269	5844261	1997-06-03	1998-12-01	Expired	United States of America	InAlGaP Devices
09369105	6153078	1999-08-05	2000-11-28	Granted	United States of America	Process For Forming Device Comprising Metallized Magnetic Substrates
09069215	6303961	1998-04-29	2001-10-16	Granted	United States of America	Improved Complementary Semiconductor Devices
08869944	5856008	1997-06-05	1999-01-05	Expired	United States of America	Article Comprising Magnetoresistive Material
09056555	6576521	1998-04-07	2003-06-10	Granted	United States of America	Method Of Forming Semiconductor Device With LDD Structures
08807310	5756887	1997-02-27	1998-05-26	Expired	United States of America	Mechanism For Changing A Probe Balance Beam In A Scanning Probe Microscope
08871383	5945355	1997-06-09	1999-08-31	Expired	United States of America	Integrated Circuit Fabrication
08760845	5746931	1996-12-05	1998-05-05	Expired	United States of America	Method And Apparatus For Chemical-Mechanical Polishing Of Diamond
08898261	5877407	1997-07-22	1999-03-02	Expired	United States of America	Plasma Etch Endpoint Detection Process
08798327	5939742	1997-02-10	1999-08-17	Expired	United States of America	Field-Effect Photo-Transistor
08657255	5625206	1996-06-03	1997-04-29	Expired	United States of America	High-Speed Double-Heterostructure Bipolar Transistor Devices
08846967	5969337	1997-04-29	1999-10-19	Expired	United States of America	Integrated Photosensing Device For Active Pixel Sensor Imagers
08814817	5793093	1997-03-11	1998-08-11	Expired	United States of America	Substrate Isolation For Analog/Digital IC Chips
08778123	6018272	1997-01-02	2000-01-25	Expired	United States of America	Linearization Of Resistance
08782010	6153452	1997-01-07	2000-11-28	Expired	United States of America	Method Of Manufacturing Semiconductor Devices Having Improved Polycide Integrity Through Introduction Of A Silicon Layer Within The Polycide Structure
		1	1		9	Apparatus For Determining The Thermal Resistivity Of Electrically
08509267	5664884	1995-07-31	1997-09-09	Expired	United States of America	Insulating Crystalline Materials
08511845	5670391	1995-08-07	1997-09-23	Expired	United States of America	Process For Reducing Transient Diffusion Of Dopant Atoms
08819828	6013934	1997-03-18	2000-01-11	Expired	United States of America	Semiconductor Structure For Thermal Shutdown Protection

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08917955	5930587	1997-08-27	1999-07-27	Expired	United States of America	Stress Migration Evaluation Method
						Sub-Micron Through-the-Lens Positioning utilizing out of phase
08516368	5596413	1995-08-17	1997-01-21	Expired	United States of America	segmented gratings
08569025	5686359	1995-12-07	1997-11-11	Expired	United States of America	Titanium Silicide Process
						A Method and Apparatus for Real Time Monitoring of Wafer Attributes in
08553118	5654903	1995-11-07	1997-08-05	Expired	United States of America	a Plasma Etch Process
08789892	5700725	1997-01-29	1997-12-23	Expired	United States of America	Apparatus And Method For Making Integrated Circuits
						Auxiliary Mask Features For Enhancing The Resolution Of
08550879	5636002	1995-10-31	1997-06-03	Expired	United States of America	Photolithography
						Process Of Manufacturing An Integrated Circuit Having An
08454976	5866436	1995-05-31	1999-02-02	Expired	United States of America	Interferometrically Profiled Mounting Film
						Semiconductor Device With Increased Parasitic Emitter Resistance And
08397346	5721445	1995-03-02	1998-02-24	Expired	United States of America	Improved Latch-Up Immunity
08939422	6168904	1997-09-29	2001-01-02	Expired	United States of America	Integrated Circuit Fabrication
08287989	5500391	1994-08-09	1996-03-19	Expired	United States of America	Method For Making A Semiconductor Device Including Diffusion Control
08431341	5607543	1995-04-28	1997-03-04	Expired	United States of America	Integrated Circuit Etching

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					United States of	Corrosion sensitivity structures for vias and contact holes in
09045062	6103615	1998-03-19	2000-08-15	Granted	America	integrated circuits
					United States of	Corrosion sensitivity structures for vias and contact holes in
09464225	6278129	1999-12-15	2001-08-21	Granted	America	integrated circuits
					United States of	
08771955	5776551	1996-12-23	1998-07-07	Expired	America	Use of plasma activated NF3 to clean solder bumps on a device
					United States of	
08922141	5786073	1997-08-29	1998-07-28	Expired	America	Integrated circuit comprising solder bumps
					United States of	Method for forming electrical connections between a
08904530	5911112	1997-08-01	1999-06-08	Expired	America	semiconductor die and a semiconductor package
					United States of	Apparatus for forming electrical connections between a
08608679	5793104	1996-02-29	1998-08-11	Expired	America	semiconductor die and a semiconductor package
					United States of	Method of fabricating a microelectronic package having polymer
08936829	5970321	1997-09-25	1999-10-19	Expired	America	ESD protection
					United States of	Microelectronic device with thin film electrostatic discharge
08595021	5869869	1996-01-31	1999-02-09	Expired	America	protection structure
					United States of	-
08723140	5955762	1996-10-01	1999-09-21	Expired	America	Microelectronic package with polymer ESD protection
					United States of	
08909312	5885855	1997-08-14	1999-03-23	Expired	America	Method for distributing connection pads on a semiconductor die
					United States of	
08747325	5952726	1996-11-12	1999-09-14	Expired	America	Flip chip bump distribution on die
					United States of	
86068680		1997-12-11		Abandoned	America	Integrated Circuit Package.
					United States of	
08648350	5700723	1996-05-15	1997-12-23	Expired	America	Method of packaging an integrated circuit
					United States of	Microelectroniac Integrated Circuit Mounted On Circuit Roard
08810304		1997-02-28		Abandoned	America	With Solder Column Grid Array Interconnection (As Amended)
						Microelectronic integrated circuit mounted on circuit board with
					United States of	solder column grid array interconnection, and method of
08595022	5639696	1996-01-31	1997-06-17	Expired	America	fabricating the solder column grid array
					United States of	
08778909	5784780	1997-01-03	1998-07-28	Expired	America	Method of mounting a flip-chip
					United States of	
08538631	5637920	1995-10-04	1997-06-10	Expired	America	High contact density ball grid array package for flip-chips
, C		0 0		7	United States of	Control Markel Line Cial, Mith Lance and Conference
U8653591		1996-05-24		Abandoned	America	rowdered Metal Reat Sillk With Increased Surface Area

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					United States of	Method of manufacturing powdered metal heat sinks having
08578966	5814536	1995-12-27	1998-09-29	Expired	America	increased surface area
					United States of	
08854780	5869891	1997-05-12	1999-02-09	Expired	America	Powdered Metal Heat Sink With Increased Surface Area
					United States of	Method of making a barrier metal technology for tungsten plug
08718852	5827777	1996-09-24	1998-10-27	Expired	America	interconnection
					United States of	
08378027	5600182	1995-01-24	1997-02-04	Expired	America	Barrier metal technology for tungsten plug interconnection
					United States of	Process of Fabricating An Integrated Circuit Die Package Having a
08916025	5872026	1997-08-21	1999-02-16	Expired	America	Plurality of Pins
					United States of	
08485060	5739584	1995-06-07	1998-04-14	Expired	America	Multiple pin die package
					United States of	
10306064	6597189	2002-11-27	2003-07-22	Granted	America	Socketless/boardless test interposer card
					United States of	
11324119	RE41516	2005-12-30	2010-08-17	Lapsed	America	Socketless/Boardless Test Interposer Card
					United States of	
10428200	6771085	2003-04-30	2004-08-03	Lapsed	America	Socketless/boardless test interposer card
					United States of	
07856905		1992-05-14		Abandoned	America	Encapsulation Of Electronic Components
					United States of	
08331251	5537342	1994-10-28	1996-07-16	Expired	America	Encapsulation of electronic components
					United States of	
08484177	5663872	1995-06-07	1997-09-02	Expired	America	Encapsulation of electronic components
					United States of	Device For Avoiding Parasitic Capacitance in an Integrated Circuit
11277188	8049340	2006-03-22	2011-11-01	Granted	America	Package
					United States of	Methods for Avoiding Parasitic Capacitance in an Integrated
13252632	8288269	2011-10-04	2012-10-16	Granted	America	Circuit Package
						Alternate Pad Structures/Passivation Integration Schemes to
					United States of	Reduce or Eliminate IMC Cracking in Post Wire Bonded Dies
14045081		2013-10-03		Abandoned	America	During Cu/Low-K BEOL Processing
						Alternate Pad Structures/Passivation Integration Schemes to
		,	,		United States of	Reduce or Eliminate IMC Cracking in Post Wire Bonded Dies
11283219	8552560	2005-11-18	2013-10-08	Granted	America	During Cu/Low-K BEOL Processing
					United States of	Failure Analysis and Testing of Semi-Conductor Devices Using
11964920	7565592	2007-12-27	2009-07-21	Lapsed	America	Intelligent Software on Automated Test Equipment (ATE)

AppNo	PatentiNo	FiledDate	GrantDate	Status	Country	Title
					United States of	Failure analysis and testing of semi-conductor devices using
11670031	7430700	2007-02-01	2008-09-30	Granted	America	intelligent software on automated test equipment (ATE)
					United States of	Failure analysis and testing of semi-conductor devices using
11028695	7203877	2005-01-04	2007-04-10	Granted	America	intelligent software on automated test equipment (ATE)
					United States of	
12253403	7960812	2008-10-17	2011-06-14	Granted	America	Electrical Devices Having Adjustable Capacitance
					United States of	
10746824	7456716	2003-12-24	2008-11-25	Granted	America	Electrical Devices Having Adjustable Electrical Characteristics
					United States of	
10926631	7109589	2004-08-26	2006-09-19	Granted	America	Integrated Circuit With Substantially Perpendicular Wire Bonds
					United States of	
11494221	7465655	2006-07-27	2008-12-16	Granted	America	Integrated Circuit With Substantially Perpendicular Wire Bonds
					United States of	Bond Pad For A Flip Chip Package, And Method Of Forming The
09162247	6087732	1998-09-28	2000-07-11	Granted	America	Same
					United States of	Bond Pad For A Flip Chip Package, And Method Of Forming The
09503814	6187658	2000-02-15	2001-02-13	Granted	America	Same
					United States of	Multi-Level Redistribution Layer Traces for Reducing Current
10921497		2004-08-18		Abandoned	America	Crowding in FlipChip Solder Bumps
					United States of	Multi-level redistribution layer traces for reducing current
10327333	6818996	2002-12-20	2004-11-16	Granted	America	crowding in flipchip solder bumps
					United States of	
09489302	6369448	2000-01-21	2002-04-09	Granted	America	Vertically integrated flip chip semiconductor package
					United States of	
09993466	6558978	2001-11-05	2003-05-06	Granted	America	Chip-over-chip integrated circuit package
					United States of	
11015534	7224047	2004-12-18	2007-05-29	Granted	America	Semiconductor Device Package With Reduced Leakage
					United States of	Semiconductor Device Package With Base Features to Reduce
11788346	7541669	2007-04-19	2009-06-02	Granted	America	Leakage
					United States of	
09642216	6319617	2000-08-18	2001-11-20	Granted	America	Oxide-Bondable Solder
					United States of	
09466449	6306516	1999-12-17	2001-10-23	Granted	America	Article Comprising Oxide-Bondable Solder
						Semiconductor device package including a substrate having
						bonding fingers within an electrically conductive ring surrounding
					United States of	a die area and a combined power and ground plane to stabilize
09006356	6064113	1998-01-13	2000-05-16	Granted	America	signal path impedances
1	-		1		United States of	-
09428164	6137168	1999-10-27	2000-10-24	Granted	America	Semiconductor package with traces routed underneath a die

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					United States of	
09618143		2000-07-17		Abandoned	America	Semiconductor Package With Traces Routed Underneath A Die
080710080	070000	1007-7001	1000-03-23	T (2)	United States of	Ball Grid Array Package With Inexpensive Threaded Secure Locking Mechanism To Allow Removal Of A Threaded Heat Sink Therafrom
U03U1403	3003040	1337-70-750	C7-C0-666T	exbiled	אוופווגפ	
					United States of	Ball grid array package with inexpensive threaded secure locking
08724076	5789813	1996-09-30	1998-08-04	Expired	America	mechanism to allow removal of a threaded heat sink therefrom
					United States of	Electronic System Including Packaged Integrated Circuits With
08427674		1995-04-24		Abandoned	America	Heat Spreading Stand-Off Support Members
					•	
7,950,000	027623	1004 40 47	7007 40 07	7 0 1 1 2	United States of	Method For Mounting A Microelectronic Circuit Peripherally-
/1027500	30/34/3	1234-10-T/	/0-0T-/66T	nalidya	מוופווגמ	בכמתבת ו מראמפר וווכומתווופ ווונכפומו פתאסור ואוכווומכן אזונון פאמכו
77007		7007		7 1 1	United States of	Microphortennic Circuit Ctructor
00040014		1330-03-07		Aballabilea	שוופווגמ	ואוורן סבוברנו סווור כוו רמונ זרו מרנתו ב
					United States of	
08427306		1995-04-24		Abandoned	America	Location And Standoff Pins For Chip On Tape
					United States of	
08170102	5410451	1993-12-20	1995-04-25	Expired	America	Location And Standoff Pins For Chip On Tape
					United States of	Support Assembly For Mounting An Integrated Circuit Package
08710573	5898575	1996-09-19	1999-04-27	Expired	America	On A Surface
					United States of	
08713174	5896651	1996-09-12	1999-04-27	Expired	America	Method For Mounting A Microelectronic Circuit Package
					United States of	
08646037	5923538	1996-05-07	1999-07-13	Expired	America	Support member for mounting a microelectronic circuit package
					United States of	Electronic system including packaged integrated circuits with
08903241	6008991	1997-07-24	1999-12-28	Expired	America	heat spreading standoff support members
					United States of	Asymmetric Alignment of Substrate Interconnect to
12139185	7919354	2008-06-13	2011-04-05	Granted	America	Semiconductor Die
					United States of	Asymmetric alignment of substrate interconnect to
11260334	7405476	2005-10-27	2008-07-29	Granted	America	semiconductor die
					United States of	
09802424	6518193	2001-03-09	2003-02-11	Granted	America	Substrate processing system
					United States of	
10322974		2002-12-18		Abandoned	America	Substrate Processing System
08424828	6313519	1995-04-19	2001-11-06	Granted	United States of America	Support for semiconductor bond wires

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
07914621		1992-07-15		Abandoned	United States of America	Support For Semiconductor Bond Wires
					United States of	Method of improving molding of an overmolded package body
08506164	5744084	1995-07-24	1998-04-28	Expired	America	on a substrate
					United States of	
08920430	5927505	1997-08-29	1999-07-27	Expired	America	Overmolded package body on a substrate
					United States of	
10007247	6678950	2001-11-01	2004-01-20	Granted	America	Method for forming a bonding pad on a substrate
					United States of	
10694486		2003-10-27		Abandoned	America	Bonding Pad Design
		000	77	7	United States of	داله و مدخوص مناطم الموسومة م
08908404	5990543	199/-08-0/	1999-11-23	Expired	America	Refraitied Chip-On-tape die
					United States of	
08635288	6043100	1996-04-19	2000-03-28	Expired	America	Chip on tape die reframe process
					United States of	
09477306	6492253	2000-01-04	2002-12-10	Granted	America	Method for programming a substrate for array-type packages
00006587	6054367	1009 01 13	30,000	PO+4CLD	United States of	Programmable cultetrate for array, type nackages
03000304	9034/8/	CT-TA-066T	C7-40-0007	giailteu	שווכווכמ	riogiannianie substitute ioi antay-type pachages
0277761	70,000	2008-07-16	00-11-01-00	7	United States of	Package Configuration And Manufacturing Method Enabling The Addition Of Decounding Capacitors To Standard Package Designs
171/44/3	1023424	01-/0-0007	60-11-0102	rabsen	200	Addition of percoupling capacitors to standard tackage perspire
11078052	7509067	2005 02 11	70,000	7	United States of	Package Configuration And Manufacturing Method Enabling The Addition Of Decounding Canaditors To Standard Package Designs
7700077	7,20,000,7	TT-50-5007	+7-cn-cnn7	rabsen	ייייים ליייים ליייים ליייים	שמתונסון כן בכרסת/ביווון כת/ביונסון וכן מכונסון מו מכינת בייזופון בייזופון בייזופון בייזופון בייזופון בייזופון
07935449	5300815	1992-08-25	1994-04-05	Expired	United States of America	Technique of increasing bond pad density on a semiconductor die
					United States of	High-density bond pad layout arrangements for semiconductor
08430399	5635424	1995-04-28	1997-06-03	Expired	America	dies, and connecting to the bond pads
					United States of	
08688148		1996-07-29		Abandoned	America	Overmolded Semiconductor Package
					United States of	
07975185	5399898	1992-11-12	1995-03-21	Expired	America	Multi-chip semiconductor arrangements using flip chip dies
					United States of	Semiconductor Packaging Technique Yielding Increased Inner
08270123		1994-07-01		Abandoned	America	Lead Count For A Given Die-Receiving Area
					United States of	Floorplanning Techniques Using Multi-Partitioning Based On A
08015947		1993-02-10		Abandoned	America	Partitions Cost Factor For Non-Square Shaped Partitions
					United States of	
07938690		1992-09-01		Abandoned	America	Ball Bump Array Semiconductor Packages

AppNo	PatentiNo	FiledDate	GrantDate	Status	Country	Title
					United States of	Method And Apparatus For Isolation Of Flux Materials In Flip-
07400572		1989-08-28		Abandoned	America	Chip Manufacturing
						Process for solder ball interconnecting a semiconductor device to
08105547	5504035	1993-08-12	1996-04-02	Fxnired	United States of America	a substrate using a noble metal foil embedded interposer substrate
				50 000	Initod Ctator of	
08105269		1993-08-12		Abandoned	Omited States of America	Optically Transmissive Preformed Planar Structures
					United States of	
08679949	5834799	1996-07-15	1998-11-10	Expired	America	Optically transmissive preformed planar structures
					United States of	
07917894		1992-07-21		Abandoned	America	Ball Bump Array Semiconductor Packages
					United States of	
08382147		1995-02-01		Abandoned	America	Ball Bump Array Semiconductor Packages
					United States of	
07947854	5248903	1992-09-18	1993-09-28	Expired	America	Composite bond pads for semiconductor devices
					United States of	
07984206	5284797	1992-11-30	1994-02-08	Expired	America	Semiconductor bond pads
					United States of	Semiconductor bond pad structure and increased bond pad
08387154	5565385	1995-02-10	1996-10-15	Expired	America	count per die
					United States of	Semiconductor device assembly techniques using preformed
08470945	5821624	1995-06-05	1998-10-13	Expired	America	planar structures
					United States of	
07993188		1992-12-18		Abandoned	America	Mounting And Connecting Non-Square Semiconductor Dies
					United States of	Non-Square Die For Integrated Circuit And Systems Containing
08476431	5744856	1900-01-01	1998-04-28	Expired	America	The Same
					United States of	Method And Apparatus For Isolation Of Flux Materials In Flip-
08194241	5410805	1994-02-10	1995-05-02	Expired	America	Chip Manufacturing
					United States of	Partially-Molded, Pcb Chip Carrier Package For Certain Non-
08079499	5434750	1993-06-18	1995-07-18	Expired	America	Square Die Shapes
					United States of	Semiconductor packaging technique yielding increased inner lead
08720219	5744858	1996-09-26	1998-04-28	Expired	America	count for a given die-receiving area
					United States of	
07969862		1992-10-28		Abandoned	America	Overmolded Semiconductor Package
					United States of	
08331263		1994-10-28		Abandoned	America	Overmolded Semiconductor Package
08429605	5557150	1995-04-27	1996-09-17	Expired	United States of America	Overmolded semiconductor package

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					United States of	Method and apparatus for isolation of flux materials in flip-chip
07981096	5299730	1992-11-24	1994-04-05	Expired	America	manufacturing
					United States of	Method and apparatus for isolation of flux materials in flip-chip
07775009	5168346	1991-10-11	1992-12-01	Expired	America	manufacturing
					United States of	Preformed planar structures for semiconductor device
08428323	5569963	1995-04-25	1996-10-29	Expired	America	assemblies
					United States of	
08105838	5347162	1993-08-12	1994-09-13	Expired	America	Preformed planar structures employing embedded conductors
					United States of	Partially-molded, PCB chip carrier package for certain non-square
08432535	5594626	1995-05-02	1997-01-14	Expired	America	die shapes
					United States of	Method of increasing the layout efficiency of dies on a wafer and
07916328	5340772	1992-07-17	1994-08-23	Expired	America	increasing the ratio of I/O area to active area per die
					United States of	Method of increasing the layout efficiency of dies on a wafer, and
07978483	5341024	1992-11-18	1994-08-23	Expired	America	increasing the ratio of I/O area to active area per die
					United States of	Method of assembling ball bump grid array semiconductor
08664146	5729894	1996-06-14	1998-03-24	Expired	America	packages
					United States of	Semiconductor packaging technique yielding increased inner lead
07933430	5329157	1992-08-21	1994-07-12	Expired	America	count for a given die-receiving area
					United States of	
08251058	5441917	1994-05-31	1995-08-15	Expired	America	Method of laying out bond pads on a semiconductor die
					United States of	Floorplanning technique using multi-partitioning based on a
08416457	5532934	1995-04-03	1996-07-02	Expired	America	partition cost factor for non-square shaped partitions
					United States of	Apparatus for isolation of flux materials in flip-chip
07576182	5111279	1990-08-30	1992-05-05	Expired	America	manufacturing
					United States of	Flexible preformed planar structures for interposing between a
08106157	5489804	1993-08-12	1996-02-06	Expired	America	chip and a substrate
					United States of	Semiconductor die having a high density array of composite bond
07995644	5404047	1992-12-18	1995-04-04	Expired	America	pads
					United States of	
07834182	5262927	1992-02-07	1993-11-16	Expired	America	Partially-molded, PCB chip carrier package
					United States of	Process for interconnecting conductive substrates using an
08260078	5468681	1994-06-15	1995-11-21	Expired	America	interposer having conductive plastic filled vias
					United States of	Contact Support Pillar Structure for Flip Chip Semiconductor
13934110		2013-07-02		Abandoned	America	Devices and Method Of Manufacture Therefore
13093032	8507317	2011-04-25	2013-08-13	Granted	United States of America	Solder Bump Structure For Flip Chip Semiconductor Devices And Method Of Manufacturing Therefore
				3		

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
, , , , , , , , , , , , , , , , , , ,	7000	0000	, , ,		United States of	Solder Bump Structure For Flip Chip Semiconductor Devices And
11459249	/95220b	77-/0-9007	2011-05-31	Granted	America	Metilod Of Manuacture Therefore
1		,			United States of	Techniques For Isolating Superconducting Substrates From Heat
08259439		1994-06-14		Abandoned	America	Generated By Semiconductor Devices
					United States of	Process for mounting a semiconductor device to a circuit
08434276	5700715	1995-05-03	1997-12-23	Expired	America	substrate
					United States of	
11131885	7053639	2005-05-18	2006-05-30	Granted	America	Probing fixture for semiconductor wafer
					United States of	
09731596	6927079	2000-12-06	2005-08-09	Granted	America	Method for probing a semiconductor wafer
					United States of	
11506680	7456498	2006-08-18	2008-11-25	Granted	America	Integrated circuit package and system interface
					United States of	
12283820	7550839	2008-09-15	2009-06-23	Granted	America	Integrated Circuit Package and System Interface
					United States of	
61055505		2008-05-23		Expired	America	Solution For Package Cross Talk Minimization
					United States of	: : : : :
12469985	8324019	2009-05-21	2012-12-04	Granted	America	Solution For Package Cross Talk Minimization
					United States of	
10930590	8404960	2004-08-31	2013-03-26	Granted	America	Method for Heat Dissipation on Semiconductor Device
					United States of	
13775922	8653357	2013-02-25	2014-02-18	Lapsed	America	Method for Heat Dissipation on Semiconductor Device
					United States of	Semiconductor Package Having Increased Resistance to
12337519	8258016	2008-12-17	2012-09-04	Granted	America	Electrostatic Discharge
					United States of	Semiconductor Package Having Increased Resistance to
11304862	7498664	2005-12-14	2009-03-03	Granted	America	Electrostatic Discharge
					United States of	Semiconductor Package and Method Using Isolated VSS Plane to
11399723	7646091	2006-04-06	2010-01-12	Granted	America	Accomodate High Speed Circuitry Ground Isolation
					United States of	Semiconductor Package and Method Using Isolated VSS Plane to
12625457	8129759	2009-11-24	2012-03-06	Granted	America	Accomodate High Speed Circuitry Ground Isolation
					United States of	
10951430		2004-09-28		Abandoned	America	Whisker-Free Lead Frames
					United States of	
12462069	8013428	2009-07-28	2011-09-06	Granted	America	Whisker-Free Lead Frames
					United States of	
10979491	7352062	2004-11-02	2008-04-01	Granted	America	Integrated circuit package design
1	!	,			United States of	- -
10271003	6825556	2002-10-15	2004-11-30	Granted	America	Integrated circuit package design with non-orthogonal die cut out

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
						Soldering Method and Related Device for Improved Resistance to Brittle Fracture With An Intermetallic Compound Region Coupling A solder Mass to an NI Layer Which has a low Concentration of P,
12160553	8242378	2008-07-10	2012-08-14	Granted	United States of America	wherein the amount of P in the underlying NI layer is controlled as a function of the expected volume of the solder mass
					United States of	Soldering Method and Related Device for Improved Resistance to
13552266		2017-07-18		Abandoned	America	Brittle Fracture
11469960	8319343	2006-09-05	2012-11-27	Granted	United States of America	Kouting Under bond Pad For The Replacement Of An Interconnect Layer
13656092		2012-10-19		Abandoned	United States of America	Routing Under Bond Pad For The Replacement Of An Interconnect Layer
					United States of	
10642706	6991147	2003-08-18	2006-01-31	Lapsed	America	Insulated bonding wire tool for microelectronic packaging
6967763	6670214	2000-10-12	2003-12-30	besch	United States of America	Insulated bonding wire for microelectronic packaging
		1		5	United States of	5
10638772	6858930	2003-08-11	2005-02-22	Granted	America	Multi chip module
					United States of	
10265751	6680532	2002-10-07	2004-01-20	Lapsed	America	Multi chip module
12692209	8084857	2010-01-22	2011-12-27	Granted	United States of America	Method and Article of Manufacture for Wire Bonding with Staggered Differential Wire Bond Pairs
					United States of	
11065838	7675168	2005-02-25	2010-03-09	Granted	Officed States of America	Integrated Circuit With Staggered Differential Wire Bond Pairs
					United States of	
09639288	6972494	2000-08-15	2005-12-06	Granted	America	Integrated Circuit Die For Wire Bonding And Flip-Chip Mounting
11158435	7541674	2005-06-22	2009-06-02	Granted	United States of America	Integrated Circuit Die For Wire Bonding And Flip-Chip Mounting
					United States of	Methods And Apparatus For Integrated Circuit Ball Bonding With
11395779	8025201	2006-03-31	2011-09-27	Granted	America	Substantially Perpendicular Wire Bond Profiles
					United States of	Methods And Apparatus For Integrated Circuit Ball Bonding With
10786182	7074705	2004-02-25	2006-07-11	Granted	America	Substantially Perpendicular Wire Bond Profiles
					United States of	Balanced coefficient of thermal expansion for flip chip ball grid
09680759	6639321	2000-10-06	2003-10-28	Granted	America	array
					United States of	Method of balanced coefficient of thermal expansion for flip chip
10631328	6806119	2003-07-30	2004-10-19	Granted	America	ball grid array
11258253	7582938	2005-10-25	2009-09-01	Lapsed	United States of America	I/O and Power ESD Protection Circuits by Enhancing Substrate-Bias In Deep-Submicron CMOS Process

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					United States of	I/O and Power ESD Protection Circuits by Enhancing Substrate-
12506746	7948036	2009-07-21	2011-05-24	Granted	America	Bias In Deep-Submicron CMOS Process
					United States of	I/O and Power ESD Protection Circuits by Enhancing Substrate-
13110581	8269280	2011-05-18	2012-09-18	Granted	America	Bias In Deep-Submicron CMOS Process
					United States of	Substrate-biased I/O and power ESD protection circuits in deep-
10676602	6929869	2003-10-01	2005-12-27	Granted	America	submicron twin-well process
					United States of	Wire Bonding Method For Copper Interconnects In
10939292		2004-09-10		Abandoned	America	Semiconductor Devices
					United States of	Wire Bonding Method For Copper Interconnects In
09467253	6790757	1999-12-20	2004-09-14	Granted	America	Semiconductor Devices
					United States of	
09072369	5986343	1998-05-04	1999-11-16	Granted	America	Bond Pad Design For Integrated Circuits
					United States of	
09305766	6207547	1999-05-05	2001-03-27	Granted	America	Bond Pad Design For Integrated Circuits
					United States of	Plastic Overmolded Packages With Mechanically Decoupled Lid
12228720	7632717	2008-08-15	2009-12-15	Granted	America	Attach Attachment
					United States of	Plastic Overmolded Packages With Mechanically Decoupled Lid
11505152	7423341	2006-08-16	2008-09-09	Granted	America	Attach Attachment
					United States of	
10061518	6617181	2002-02-01	2003-09-09	Granted	America	Flip chip testing
					United States of	Integrated circuit containing redundant core and peripheral
10462524	6710453	2003-06-16	2004-03-23	Granted	America	contacts
					United States of	Heatspreader For A Flip Chip Device, And Method For Connecting
09193832	6118177	1998-11-17	2000-09-12	Granted	America	The Heatspreader
					United States of	Heatspreader For A Flip\(miChip Device And Method For
09496989	6681482	2000-02-02	2004-01-27	Granted	America	Connecting The Heatspreader
					United States of	
09244857	6068130	1999-02-05	2000-05-30	Granted	America	Device And Method For Protecting Electronic Component
					United States of	
09580522	6554137	2000-05-30	2003-04-29	Granted	America	Device And Method For Protecting Electronic Component
					United States of	
07940157	6077725	1992-09-03	2000-06-20	Expired	America	Method and Apparatus for Assembling Multichip Modules
					United States of	
08479587	5564617	1995-06-07	1996-10-15	Expired	America	Method And Apparatus For Assembling Multichip Modules
					United States of	
09461609	6409829	1999-12-15	2002-06-25	Granted	America	Manufacture Of Dielectrically Isolated Integrated Circuits
			,		United States of	Integrated Circuit Device Substrates With Selective Epitaxial
10091291	6727567	2002-03-05	2004-04-27	Granted	America	Growth Inickness Compensation

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					United States of	Method Of Manufacturing And Mounting Electronic Devices To
09698175	6675450	2000-10-30	2004-01-13	Granted	America	Limit The Effects Of Parasitics
					United States of	Method Of Manufacturing And Mounting Electronic Devices To
10742916		2003-12-23		Abandoned	America	Limit The Effects Of Parasitics
					United States of	
09578082	6465884	2000-05-24	2002-10-15	Granted	America	Semiconductor Device With Variable Pin Locations
					United States of	
10218783	6833286	2002-08-14	2004-12-21	Granted	America	Semiconductor Device With Variable Pin Locations
					United States of	System and method for using film deposition techniques to
10254473	6849936	2002-09-25	2005-02-01	Granted	America	provide an antenna within an integrated circuit package
					United States of	System and Method For Using Film Deposition Techniques to
11012838		2004-12-15		Abandoned	America	Provide an Antenna Within an Integrated Circuit Package
					United States of	
10229601	6781150	2002-08-28	2004-08-24	Granted	America	Test structure for detecting bonding-induced cracks
					United States of	
10856213	6998638	2004-05-28	2006-02-14	Granted	America	Test structure for detecting bonding-induced cracks
					United States of	
09920144		1900-01-01		Abandoned	America	Adhesive Pad Having EMC Shielding Characteristics
					United States of	
09932307	6563198	2001-08-17	2003-05-13	Granted	America	Adhesive pad having EMC shielding characteristics
					United States of	Circuit And Method For Providing Interconnections Among
08838536	6281590	1997-04-09	2001-08-28	Expired	America	Individual Integrated Circuit Chips In A Multi-Chip Module
					United States of	Circuit And Method For Providing Interconnections Among
09873551	6465336	2001-06-04	2002-10-15	Expired	America	Individual Integrated Circuit Chips In A Multi-Chip Module
					United States of	Integrated Circuit Device Incorporating Metallurgical Bond To
11868624	7429502	2007-10-08	2008-09-30	Granted	America	Enhance Thermal Conduction To A Heat Sink
					United States of	Integrated Circuit Device Incorporating Metallurgical Bond To
11235920	7327029	2005-09-27	2008-02-05	Granted	America	Enhance Thermal Conduction To A Heat Sink
					United States of	
11448560	7301231	2006-06-07	2007-11-27	Granted	America	Reinforced Bond Pad For A Semiconductor Device
					United States of	
10955913	7115985	2004-09-30	2006-10-03	Granted	America	Reinforced Bond Pad For A Semiconductor Device
					,	Method for Electrical Interconnection Between Printed Wiring
					United States of	Board Layers Using Through Holes with Solid Core Conductive
11379256	8601683	2006-04-19	2013-12-10	Granted	America	Material
10755616		2004-01-12		Abandoned	United States of America	A Printed Wiring Board Including A Solid Core Conductive Material Located Therein

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					United States of	Methods And Apparatus For Wire Bonding With Wire Length
11385245	7443042	2006-03-21	2008-10-28	Granted	America	Adjustment In An Integrated Circuit
					United States of	Methods And Apparatus For Wire Bonding With Wire Length
10787010	7086148	2004-02-25	2006-08-08	Granted	America	Adjustment In An Integrated Circuit
					United States of	Methods And Apparatus For Wire Bonding With Wire Length
12171903	7637414	2008-07-11	2009-12-29	Granted	America	Adjustment In An Integrated Circuit
					United States of	
09197074	6342442	1998-11-20	2002-01-29	Granted	America	Kinetically Controlled Solder Bonding
					United States of	
10021174	7009299	2001-10-29	2006-03-07	Granted	America	Kinetically Controlled Solder Bonding
					United States of	
10266267	6881613	2002-10-08	2005-04-19	Lapsed	America	Electronic Component Package
					United States of	
11080859	7224076	2005-03-15	2007-05-29	Granted	America	Electronic Component Package
					United States of	Method Of Fabricating Flip Chip Semiconductor Device Utilizing Polymer Laver For Reducing Thermal Expansion Coefficient
10173182	6830999	2002-06-17	2004-12-14	Expired	America	Differential
					United States of	
09609582	6441473	2000-06-30	2002-08-27	Expired	America	Flip Chip Semiconductor Device
						Cuctom And Mathod For Empirically Datermining Christage
					United States of	System And Inventor for Empirically Determining Similikage Stresses In A Molded Package And Power Module Employing The
08938619	5925827	1997-09-25	1999-07-20	Expired	America	Same
						System And Method For Empirically Determining Shrinkage
					United States of	Stresses In A Molded Package And Power Module Employing The
09127707	5939641	1998-07-31	1999-08-17	Expired	America	Same
1	,				United States of	Methods And Apparatus For Determining Pad Height For A Wire-
11385086	//054/3	2006-03-21	2010-04-27	Granted	America	Bonding Operation in An integrated Circuit
					United States of	Methods And Apparatus For Determining Pad Height For A
10673703	7056819	2003-09-29	2006-06-06	Granted	America	Wire\(miBonding Operation In An Integrated Circuit
					tates of	Systems And Methods For Distributing I\(sIO In A Semiconductor
11530550	7271485	2006-09-11	2007-09-18	Granted	America	Device
					United States of	Systems And Methods For Supporting a Subset of Multiple
11684674	7709861	2007-03-12	2010-05-04	Granted	America	Interface Types In A Semiconductor Device
					United States of	A Device And Method Of Manufacture For An Integrated Circuit
09022733	5965903	1998-02-12	1999-10-12	Expired	America	Having A BIST Circuit And Bond Pads Incorporated Therein
					United States of	A Device And Method Of Manufacture For An Integrated Circuit
09288746	6136620	1999-04-08	2000-10-24	Expired	America	Having A BIST And Bond Pads Incorporated Therein

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					United States of	
08549990	5751065	1995-10-30	1998-05-12	Expired	America	Integrated Circuit With Active Devices Under Bond Pads
					United States of	
09499801	6335491	2000-02-08	2002-01-01	Granted	America	Interposer for semiconductor package assembly
					United States of	
09974157	6618938	2001-10-09	2003-09-16	Granted	America	Interposer for semiconductor package assembly
						Method of planarizing an array of plastically deformable contacts
					United States of	on an integrated circuit package to compensate for surface
08506382	5745986	1995-07-24	1998-05-05	Expired	America	warpage
					United States of	
08192081	5435482	1994-02-04	1995-07-25	Expired	America	Integrated circuit having a coplanar solder ball contact array
					United States of	
08960831	6088914	1997-10-30	2000-07-18	Expired	America	Method for planarizing an array of solder balls
					United States of	Method for compensating for bottom warpage of a BGA
08918451	5989937	1997-08-26	1999-11-23	Expired	America	integrated circuit
					United States of	
08936259		1997-09-24		Abandoned	America	Integrated Circuit Having A Coplanar Solder Ball Contact Array
					United States of	
08578049		1995-12-26		Abandoned	America	Integrated Circuit Having A Coplanar Solder Ball Contact Array
					United States of	
61377171		2010-08-28		Expired	America	Low Cost 3D-Face to Face Fan Out, F2FFO, Assembly
					United States of	
13217857	8502372	2011-08-25	2013-08-06	Granted	America	Low-Cost 3D Face-to-Face Out Assembly
					United States of	
13344207		2012-01-05		Abandoned	America	Aluminum Bond Pads With Enhanced Wire Bond Stability
					United States of	
12471982	8101871	2009-05-26	2012-01-24	Granted	America	Aluminum Bond Pads With Enhanced Wire Bond Stability
					United States of	Integrated circuit having dedicated probe pads for use in testing
09946033	6573113	2001-09-04	2003-06-03	Granted	America	densely patterned bonding pads
					United States of	Device and method for removing heatspreader from an
09100665	6061889	1998-06-19	2000-05-16	Granted	America	integrated circuit package
					United States of	
09375835	6266249	1999-08-16	2001-07-24	Granted	America	Semiconductor flip chip ball grid array package
					United States of	
08842379	6057594	1997-04-23	2000-05-02	Expired	America	High power dissipating tape ball grid array package
8826060	6002169	1998-06-15	1999-12-14	Granted	United States of America	Thermally enhanced tape ball grid array package
200 1000	0002100	77 00 000	1700 11 11	Olaile a		المساول والمساورة والمساور

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					United States of	
09097882	6143586	1998-06-15	2000-11-07	Granted	America	Electrostatic protected substrate
					United States of	
10298971	6861748	2002-11-18	2005-03-01	Lapsed	America	Test structure
					Inited States of	Laser marking of semiconductor wafer substrate while inhibiting
09122335	6156676	1998-07-24	2000-12-05	Granted	America	dance constant and substitute of particles benefit and an info
					United States of	Thermally-enhanced flip chip IC package with extruded
09009580	6114761	1998-01-20	2000-09-05	Granted	America	heatspreader
						Enhanced lamination process between heatspreader to pressure
					United States of	sensitive adhesive (PSA) interface as a step in the semiconductor
09114345	6130113	1998-07-13	2000-10-10	Granted	America	assembly process
					United States of	
09885491	6445066	2001-06-20	2002-09-03	Granted	America	Splitting and assigning power planes
					United States of	
09006784	6040632	1998-01-14	2000-03-21	Granted	America	Multiple sized die
					United States of	Bondable anodized aluminum heatspreader for semiconductor
09053357	6297550	1998-04-01	2001-10-02	Granted	America	packages
					United States of	
09052884	6083848	1998-03-31	2000-07-04	Granted	America	Removing solder from integrated circuits for failure analysis
						Removal of a heat spreader from an integrated circuit package to
					United States of	permit testing of the integrated circuit and other elements of the
08975025	6117352	1997-11-20	2000-09-12	Granted	America	package
					United States of	
08911515	6126063	1997-08-14	2000-10-03	Expired	America	Integrated circuit packaging apparatus and method
					United States of	
08934529	5835355	1997-09-22	1998-11-10	Expired	America	Tape ball grid array package with perforated metal stiffener
					United States of	System and method for packaging an integrated circuit using
08911418	6081997	1997-08-14	2000-07-04	Expired	America	encapsulant injection
						Wire Bondable Package Design With Maximum Electrical
1580331997	4550173	1997-05-30	2010-07-16	Expired	Japan	Performance And Minimum Number Of Layers
					United States of	
08868316	5909056	1997-06-03	1999-06-01	Expired	America	High performance heat spreader for flip chip packages
					United States of	Conformal diamond coating for thermal improvement of
08864994	5907189	1997-05-29	1999-05-25	Expired	America	electronic packages
					United States of	Method for making electrical interconnections between layers of
08971769	5992012	1997-11-17	1999-11-30	Granted	America	an IC package

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					United States of	Vacuum assisted underfill process and apparatus for
08958776	5998242	1997-10-27	1999-12-07	Expired	America	semiconductor package fabrication
					United States of	
08927704	6114189	1997-09-10	2000-09-05	Expired	America	Molded array integrated circuit package
					United States of	Preserving clearance between encapsulant and PCB for cavity-
08861884	5834839	1997-05-22	1998-11-10	Expired	America	down single-tier package assembly
					United States of	Stiffener ring attachment with holes and removable snap-in heat
08850292	6011304	1997-05-05	2000-01-04	Expired	America	sink or heat spreader/lid
					United States of	
08859751	6069027	1997-05-21	2000-05-30	Expired	America	Fixture for lid-attachment for encapsulated packages
					United States of	
08852597	5972738	1997-05-07	1999-10-26	Expired	America	PBGA stiffener package
					United States of	
08837530	5841191	1997-04-21	1998-11-24	Expired	America	Ball grid array package employing raised metal contact rings
					United States of	
08770872	5814881	1996-12-20	1998-09-29	Expired	America	Stacked integrated chip package and method of making same
					United States of	
08845696	5977622	1997-04-25	1999-11-02	Expired	America	Stiffener with slots for clip-on heat sink attachment
					United States of	
08850076	5940271	1997-05-02	1999-08-17	Expired	America	Stiffener with integrated heat sink attachment
					United States of	Apparatus and method for stackable molded lead frame ball grid
08771636	5973393	1996-12-20	1999-10-26	Expired	America	array packaging of integrated circuits
					United States of	
08717601	5899737	1996-09-20	1999-05-04	Expired	America	Fluxless solder ball attachment process
					United States of	
08819299	5959320	1997-03-18	1999-09-28	Expired	America	Semiconductor die having on-die de-coupling capacitance
					United States of	
08615865	5723369	1996-03-14	1998-03-03	Expired	America	Method of flip chip assembly
					United States of	Process for manufacturing a semiconductor device having a
08764039	6020221	1996-12-12	2000-02-01	Expired	America	stiffener member
					United States of	
08719266	5731223	1996-09-24	1998-03-24	Expired	America	Array of solder pads on an integrated circuit
					United States of	
08615388	5801072	1996-03-14	1998-09-01	Expired	America	Method of packaging integrated circuits
					United States of	
08644000	5780924	1996-05-07	1998-07-14	Expired	America	Integrated circuit underfill reservoir
			) ) ) )	-	United States of	1000
08538629	5695593	1995-10-04	60-71-7661	Expired	America	IMethod of centering a righ pressure lid seal

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					United States of	ESD protection for deep submicron CMOS devices with minimum
08556599	5719733	1995-11-13	1998-02-17	Expired	America	tradeoff for latchup behavior
					United States of	High density CMOS integrated circuit with heat transfer structure
08536002	5621616	1995-09-29	1997-04-15	Expired	America	for improved cooling
					United States of	
12432763	8115321	2009-04-30	2012-02-14	Granted	America	Separate Probe And Bond Regions Of An Integrated Circuit
					United States of	INTEGRATED CIRCUIT PACKAGE WITH SPUTTERED HEAT SINK FOR
11772267	7479703	2007-07-02	2009-01-20	Granted	America	IMPROVED THERMAL PERFORMANCE
2013027597	5350550	2013-02-15	2013-08-30	Granted	Japan	Package with Power and Ground Through Silicon Via
068480516		2006-12-21		Application	European Patent	High Thermal Performance PBGA/FSBGA
					United States of	
11283340	7298036	2005-11-18	2007-11-20	Granted	America	Scaling of functional assignments in packages
20117005408	10-1333387	2009-01-07	2013-11-20	Granted	Korea, Republic of (KR)	Package with Power and Ground Through Silicon Via
078524717		2007-09-27		Application	European Patent	Wire Bond Integrated Circuit Package For High Speed I/O
					United States of	Method of using automated test equipment to screen for leakage
11300789	7379836	2005-12-14	2008-05-27	Lapsed	America	inducing defects after calibration to intrinsic leakage
					United States of	
10394445	6777971	2003-03-20	2004-08-17	Granted	America	High speed wafer sort and final test
					United States of	
60147106		1999-08-04		Expired	America	Vacuum-Assisted Integrated Circuit Test Socket
					United States of	An Integrated Circuit Carrier And Method Of Manufacturing And
60095397		1998-08-05		Expired	America	Integrated Circuit
					United States of	
60714214		2005-09-02		Expired	America	Heat Dissipation In Integrated Circuits
					United States of	
12160233	7776648	2008-07-08	2010-08-17	Granted	America	High Thermal Performance Packaging For Circuit Dies
1020107007877	10-1360815	2007-10-31	2014-02-04	Lapsed	Korea, Republic of (KR)	Bond Pad Support Structure For Semiconductor Device
					United States of	
11360200	7394028	2006-02-23	2008-07-01	Granted	America	Flexible Circuit Substrate For Flip-Chip-On-Flex Applications
					United States of	
10675260	980969	2003-09-30	2005-11-01	Granted	America	Reinforced Bond Pad
					United States of	Methods For Processing Integrated Circuit Packages Formed
10878157	7157361	2004-06-28	2007-01-02	Granted	America	Using Electroplating And Apparatus Made Therefrom
					United States of	
09346100	6282100	1999-07-01	2001-08-28	Granted	America	Low Cost Ball Grid Array Package

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10647863	7148535	2003-08-25	2006-12-12	Granted	United States of America	Zero capacitance bondpad utilizing active negative capacitance
					United States of	
10635276	6828682	2003-08-06	2004-12-07	Granted	America	Substrate voltage connection
					United States of	
10718829	7082585	2003-11-21	2006-07-25	Granted	America	Analysis of integrated circuits for high frequency performance
					United States of	
08946980	5898223	1997-10-08	1999-04-27	Expired	America	Chip-On-Chip IC Packages
					United States of	
09149803	6175158	1998-09-08	2001-01-16	Granted	America	Interposer For Recessed Flip-Chip Package
					United States of	
10456281	6911736	2003-06-06	2005-06-28	Granted	America	Electrostatic discharge protection
					United States of	
08581299	5918794	1995-12-28	1999-07-06	Expired	America	Solder Bonding Of Dense Arrays Of Microminiature Contact Pads
					United States of	
08346454	5583285	1994-11-29	1996-12-10	Expired	America	Method for Detecting A Coating Material on A Substrate
					United States of	Multi-Component Electronic Devices and Methods for Making
08359973	5607882	1994-12-20	1997-03-04	Expired	America	Them
					United States of	
10420219	6768386	2003-04-22	2004-07-27	Granted	America	Dual clock package option
					United States of	
10458130	6867480	2003-06-10	2005-03-15	Granted	America	Electromagnetic interference package protection
					United States of	Integrated circuit package and method having wire-bonded intra-
10819684	7173328	2004-04-06	2007-02-06	Granted	America	die electrical connections
89122966	NI-182345	2000-11-01	2003-08-01	Granted	Taiwan	Testing Integrated Circuits
89100891	NI-138749	2000-04-11	2001-08-21	Granted	Taiwan	Flip Chip Assembly of Semiconductor IC Chips
87115697	NI-124614	1998-09-21	2000-12-11	Lapsed	Taiwan	Chip-On-Chip IC Packages
						Circuit And Method For Providing Interconnections Among
87103290	NI-125782	1998-03-06	2001-01-11	Lapsed	Taiwan	Individual Integrated Circuit Chips In A Multi-Chip Module
						Soldering Method and Related Device for Improved Resistance to
097127688	1452657	2008-07-21	2014-09-11	Granted	Taiwan	Brittle Fracture
1019990038064	754752	1999-09-08	2007-08-28	Granted	Korea, Republic of (KR)	Translator For Recessed Flip-chip Package
1019990015968	324832	1999-05-04	2002-02-04	Lapsed	Korea, Republic of (KR)	Bond Pad Design For Integrated Circuits
11289840	3554685	1999-10-12	2004-05-14	Granted	Japan	Flip Chip Metallization
2000012153	3554695	2000-01-20	2004-05-14	Granted	Japan	Flip Chip Assembly of Semiconductor IC Chips
11253017	3803213	1999-09-07	2006-05-12	Granted	Japan	Translator For Recessed Flip-chip Package

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
11053116	3503739	1999-03-01	2003-12-19	Granted	Japan	Manufacture Of Flip-Chip Devices
10280566	6654248	2002-10-25	2003-11-25	Granted	United States of America	Top gated heat dissipation
2000284630	3590340	2000-09-20	2004-08-27	Granted	Japan	Integrated Circuit Packages With Improved EMI Characteristics
10268361	7041516	2002-10-10	2006-05-09	Granted	United States of America	Multi chip module assembly
2006261623	5250193	70-90-9002	2013-04-19	- Dance	apan	Integrated Circuit Device Incorporating Metallurgical Bond To Enhance Thermal Conduction To A Heat Sink
09846435	6433565	2001-05-01	2002-08-13	Granted	United States of America	Test fixture for flip chip ball grid array circuits
2007101120369	ZL 200710112936.9	2007-06-21	2011-11-16	Granted	China	Plastic Overmolded Packages with Mechanically Decoupled Lid Attach Attachment
10267410	6861343	2002-10-09	2005-03-01	Lapsed	United States of America	Buffer metal layer
10289074	6734697	2002-11-06	2004-05-11	Granted	United States of America	Die location on ungrounded wafer for back-side emission microscopy
993011295	69944012.2	1999-02-16	2012-02-01	Lapsed	Germany (Federal Republic of)	Manufacture Of Flip-Chip Devices
993078310	69918631.5	1999-10-05	2004-07-14	Granted	Germany (Federal Republic of)	Flip Chip Metallization
003011756	60046100.9	2000-02-18	2011-06-22	Lapsed	Germany (Federal Republic of)	Flip Chip Bump Bonding
09441543	6559670	1999-11-16	2003-05-06	Granted	United States of America	Backside liquid crystal analysis technique for flip-chip packages
09596039	6431432	2000-06-15	2002-08-13	Granted	United States of America	Method for attaching solderballs by selectively oxidizing traces
09975871	6555914	2001-10-12	2003-04-29	Granted	United States of America	Integrated circuit package via
12079124	7566953	2008-03-25	2009-07-28	Granted	United States of America	Leadframe Designs For Plastic Overmolded Packages
09465425	6320127	1999-12-20	2001-11-20	Granted	United States of America	Method and structure for reducing the incidence of voiding in an underfill layer of an electronic component package
09478164	6347291	2000-01-05	2002-02-12	Granted	United States of America	Substrate position location system
09322064	6133064	1999-05-27	2000-10-17	Granted	United States of America	Flip chip ball grid array package with laminated substrate

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					United States of	Heat dissipating apparatus and method for electronic
09494070	6397944	2000-01-28	2002-06-04	Granted	America	components
					United States of	
09940130	6519844	2001-08-27	2003-02-18	Granted	America	Overmold integrated circuit package
					United States of	Universal test coupon for performing prequalification tests on
09884711	6411114	2001-06-18	2002-06-25	Granted	America	substrates
					United States of	
09103291	6110815	1998-06-23	2000-08-29	Granted	America	Electroplating fixture for high density substrates
					United States of	Process for using a removeable plating bus layer for high density
09104838	5981311	1998-06-25	1999-11-09	Granted	America	substrates
					United States of	
10287668	6828643	2002-11-04	2004-12-07	Granted	America	Bonding pads over input circuits
0.001	אַכניטטביי	7001	זר נט 170		, ,	11co Of Duran Articutad Mf3 To Clone Colder Burner On A Device
199/355620	4/09336	1997-12-24	7011-03-72	Granted	Japan	Ose Of Plasma Activated Nis 10 Clean Solder Bumps Off A Device
					United States of	Semiconductor package having capacitive extension spokes and
09070671	5903050	1998-04-30	1999-05-11	Granted	America	method for making the same
					United States of	Apparatus and method for testing a flip chip integrated circuit
09075300	6117695	1998-05-08	2000-09-12	Granted	America	package adhesive layer
					United States of	
09885299	6459049	2001-06-20	2002-10-01	Granted	America	High density signal routing
					United States of	Apparatus and method for separating a stiffener member from a
09078093	6068727	1998-05-13	2000-05-30	Granted	America	flip chip integrated circuit package substrate
					United States of	
08963553	6118180	1997-11-03	2000-09-12	Granted	America	Semiconductor die metal layout for flip chip packaging
						Semiconductor device and fabrication method which
					United States of	advantageously combine wire bonding and tab techniques to
08955929	5973397	1997-10-22	1999-10-26	Expired	America	increase integrated circuit I/O pad density
					United States of	Stiffener ring and heat spreader for use with flip chip packaging
08938100	5949137	1997-09-26	1999-09-07	Expired	America	assemblies
					United States of	Integrated heat spreader/stiffener with apertures for
08935424	5909057	1997-09-23	1999-06-01	Expired	America	semiconductor package
					United States of	Integrated heat spreader/stiffener assembly and method of
08935834	6002171	1997-09-22	1999-12-14	Expired	America	assembly for semiconductor package
						Apparatus To Decouple Core Circuits Power Supply From Input-
1580321997	4572011	1997-05-30	2010-08-20	Expired	Japan	Output Circuits Power Supply In A Semiconductor Device Package
09005491	6111313	1998-01-12	2000-08-29	Granted	United States of America	Integrated circuit package having a stiffener dimensioned to receive heat transferred laterally from the integrated circuit
40000	011011111111111111111111111111111111111		22 00 0002	5		6

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
		0	000	-	United States of	
08837685	5841198	1997-04-21	1998-11-24	Expired	America	Ball grid array package employing solid core solder balls
					United States of	
09839925	6479319	2001-04-20	2002-11-12	Granted	America	Contact escape pattern
					tates of	Microstrip package having optimized signal line impedance
09894210	6531932	2001-06-27	2003-03-11	Granted	America	control
					United States of	
08412087	5610442	1995-03-27	1997-03-11	Expired	America	Semiconductor device package fabrication method and apparatus
					United States of	
08203919	5644102	1994-03-01	1997-07-01	Expired	America	Integrated circuit packages with distinctive coloration
						Process of grounding heat spreader/stiffener to a flip chip
97143311	1379364	2008-11-10	2012-12-11	Lapsed	Taiwan	package using solder and film adhesive
09068171	4592122	1997-03-21	2010-09-24	Expired	Japan	Flip Chip Package With Reduced Number Of Package Layers
08619909	7929895	1996-03-20	1997-11-11	Fypired	United States of America	Flip chip package with reduced number of package layers
0000		27 00 000	77 77 /22	22112	,	
					tates of	Conductive polymer ball attachment for grid array semiconductor
08632952	5761048	1996-04-16	1998-06-02	Expired	America	packages
					United States of	
08538630	5716493	1995-10-04	1998-02-10	Expired	America	High pressure lid seal clip apparatus
					United States of	
08539188	5786631	1995-10-04	1998-07-28	Expired	America	Configurable ball grid array package
					United States of	Wire bondable package design with maxium electrical
08656033	5691568	1996-05-31	1997-11-25	Expired	America	performance and minimum number of layers
					United States of	Semiconductor chip package with interconnect layers and routing
08647344	5777383	1996-05-09	1998-07-07	Expired	America	and testing methods
					United States of	Fixture for attaching multiple lids to multi-chip module (MCM)
08299209	5465470	1994-08-31	1995-11-14	Expired		integrated circuit
95108042	1386663	2006-03-10	2013-02-21	Lapsed	Taiwan	Test Vehicle Data Analysis
2006100595493	ZL200610059549.3	2006-03-06	2010-04-14	Lapsed	China	Test Vehicle Data Analysis
					United States of	Method for manufacturing a dual chip in package with a flip chip
09801007	6518161	2001-03-07	2003-02-11	Granted	America	die mounted on a wire bonded die
					United States of	
08538907	5632437	1995-10-04	1997-05-27	Expired	America	Method of centering a lid seal clip
					tates of	
08539189	5598775	1995-10-04	1997-02-04	Expired		Centering lid seal clip apparatus
					tates of	System having integrated circuit package with lead frame having
08580800	5818102	1995-12-29	1998-10-06	Expired	America	internal power and ground busses

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08632411	6078503	10.00	06-90-0006	r chia	United States of	Systom having host dissinating loadframos
11+/7000	00/000	TO-60-066T	2700-0007	ראףוו במ		ofstell maring meat dissipating readinations
				,	United States of	- - - -
08573892	5767580	1995-12-18	1998-06-16	Expired	America	Systems having shaped, self-aligning micro-bump structures
					United States of	Apparatus to decomple core circuits power supply from input-
08655599	5672911	1996-05-30	1997-09-30	Expired	America	output circuits power supply in a semiconductor device package
					United States of	Ball Grid Array Package Layout Supporting Many Voltage Splits
12034745	7750460	2008-02-21	2010-07-06	Granted	America	and Flexible Split Locations
					United States of	
07828468	5831836	1992-01-30	1998-11-03	Expired	America	Power plane for semiconductor device
098102349	1453875	2009-01-21	2014-09-21	Granted	Taiwan	Package with Power and Ground Through Via
					United States of	Flipchip Bump Patterns for Efficient I-Mesh Power Distribution
	8350375	2008-05-15	2013-01-08	Granted	America	Schemes
201495711	5922702	2008-08-21	2016-04-22	Granted	Japan	Mitigation of Whiskers in SN-Films
2011197816	5562308	2011-09-12	2014-06-20 Granted	Granted	Japan	Reinforced Bond Pad
						Multifunction Lead Frame And Integrated Circuit Package
003086758		2000-10-03		Application	European Patent	Incorporating The Same
062556691	1827067	2006-11-03	2016-09-21	Completed	European Patent	Flexible Circuit Substrate For Flip-Chip-On-Flex Applications
					Germany (Federal	
062556691	60 2006 050 331.8-08	2006-11-03	2016-09-21	Granted	Republic of)	Flexible Circuit Substrate For Flip-Chip-On-Flex Applications
201489934	5882390	2007-02-23	2016-02-12	Granted	Japan	Flexible Circuit Substrate For Flip-Chip-On-Flex Applications
					United States of	Dual chip in package with a wire bonded die mounted to a
09843443	6586825	2001-04-26	2003-07-01	Granted	America	substrate
2000248741	5069387	2000-08-18	2012-08-24	Granted	Japan	Multiple Layers Tape Ball Grid Array Package
					United States of	Device for minimizing differential pair length mismatch and
11276938	7180011	2006-03-17	2007-02-20	Granted	America	impedance discontinuities in an integrated circuit package design
2009801224755	ZL2009801224755	2009-01-07	2015-04-08	Granted	China	Package with Power and Ground Through Silicon Via
					Germany (Federal	Process of grounding heat spreader stiffener to a FPBGA using
088727722	2248165	2008-11-20	2017-01-18	Granted	Republic of)	solder and film adhesive
6877777	2248165	2008-11-20	2017-01-18	Completed	European Patent	Process of grounding heat spreader stiffener to a FPBGA using solder and film adhesive
				-	United States of	
11334870	7737564	2006-01-19	2010-06-15	Granted	America	POWER CONFIGURATION METHOD FOR STRUCTURED ASICS
2008801275042	71 200880127504 2	2008-11-20	2012-07-18	Granted	China	Process of grounding heat spreader stiffener to a FPBGA using solder and film adhesive
1100000	414000044	77 ++	27 77 77	2		

1929         1177039         2008-11-20         2012-08-20         Granted         Korea, Republic of (KR)           56         7370258         2007-11-21         2013-07-21         Granted         Talwan           56         7370257         2007-11-21         2013-07-21         Granted         United States of           64         6396699         2001-01-19         2002-05-28         Granted         America           99         7557303         2006-12-18         2009-07-07         Granted         America           10         7968999         2006-12-18         2009-07-07         Granted         America           11         7968999         2006-10-24         2001-07-07         Granted         America           20         6496374         2006-10-24         2001-07-07         Granted         America           20         5575530         2006-10-07         2014-04-18         Lapsed         America           20         5575530         2006-10-07         2014-04-18         Lapsed         America           20         5575530         2009-01-07         2014-04-18         Lapsed         America           20         505533         2006-10-03         Granted         America	AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
(402958         2007-11-21         2013-07-21         Granted         Talwan           7370257         2005-04-08         2008-05-06         Granted         America           6396699         2001-01-19         2002-05-28         Granted         America           7557303         2006-12-18         2000-07-07         Granted         America           7557303         2008-02-28         Granted         America           7557303         2008-01-28         2011-06-28         Granted         America           7557303         2008-010-28         2011-06-28         Granted         America           7008-010-70         2008-01-07         2014-04-18         Lapsed         America           7117467         2008-01-07         2014-04-18         Lapsed         Japan           7117467         2008-01-07         2014-01-18         Granted         America           7081672         2008-01-18         2006-10-07         Granted         Amer	0107018929	1177039	2008-11-20	2012-08-20	Granted		Process of grounding heat spreader stiffener to a FPBGA using solder and film adhesive
7370257         2005-04-08         2008-05-06         Granted Granted America United States of St	196144051	1402958	2007-11-21	2013-07-21	Granted	Taiwan	Wire Bond Integrated Circuit Package For High Speed I/O
639699         2001-01-19         2002-05-28         Granted America         America America           7557303         2006-12-18         2009-07-07         Granted America America         United States of America           7968999         2008-02-28         2011-06-28         Granted America         America America           6496374         2006-12-10         2002-12-17         Granted America         America America           7804167         2006-12-01         2002-12-17         Granted America         America           5525530         2009-01-07         2014-04-18         Lapsed America         America           7117467         2004-01-07         2014-04-18         Lapsed Jane         United States of America           7205673         2005-01-07         2014-04-13         Granted America         America           1336512         2005-01-18         2007-04-17         Granted America         America           10081672         2005-03-07         2011-01-21         Granted America         America           2005-03-07         2005-03-07         2006-07-25         Granted America         America           2005-03-07         2006-07-25         Granted America         America           2005-03-07         2006-07-25         Granted America <td< td=""><td>1102156</td><td>7370257</td><td>2005-04-08</td><td>2008-05-06</td><td>Granted</td><td>United States of America</td><td>Test vehicle data analysis</td></td<>	1102156	7370257	2005-04-08	2008-05-06	Granted	United States of America	Test vehicle data analysis
7557303   2006-12-18   2009-07-07   Granted America America   7568999   2008-02-28   2011-06-28   Granted America   United States of America   2000-10-24   2002-12-17   Granted America   United States of America   2009-01-07   2014-04-18   Lapsed America   United States of America   2009-01-07   2014-04-18   Lapsed America   2009-01-07   2014-04-18   Lapsed America   2009-01-07   2014-04-18   Lapsed America   2009-01-07   2004-08-16   2006-10-03   Granted America   United States of 7081672   2006-09-25   2011-01-21   Granted America   2006-01-13   2006-07-25   Granted America   2006-01-13   2006-07-25   Granted America   2006-01-13   2006-07-25   Granted America   2006-01-13   2006-07-25   Granted America   2006-01-13   Expired America   2004-01-12   2007-06-26   Granted America	9766104	639629	2001-01-19	2002-05-28	Granted	United States of America	Heat sink with chip die EMC ground interconnect
2005-12-13   2005-12-14   2005-12-17   Granted   America   America   America   America   America   America   2008-01-02-4   2002-12-17   Granted   America   America   2006-10-24   2002-12-17   Granted   America   America   2006-01-07   2016-02-28   Granted   America   America   2009-01-07   2016-02-18   Lapsed   America   America   2009-01-07   2016-01-03   Granted   America   America   2006-01-18   2006-10-03   Granted   America   America   2006-01-18   2006-01-17   Granted   America   America   2006-01-18   2006-01-17   Granted   America   America   2006-01-13   2006-01-25   Granted   America   2006-02-24   Expired   America   United States of 2005-02-24   Expired   America   America   2006-02-24   Expired   America   2006-02-24   Expired   America   2006-02-25   2011-02-25   Granted   America   2006-02-25   2011-02-25   Granted   America   2006-02-25   2011-02-25   Expired   America   2006-02-25   2011-02-25   20	16/1080	7557303	2006-12-18	70-00-00-0	70	United States of	ELECTRONIC COMPONENT CONNECTION SUPPORT STRUCTURES INCHIDING AIR AS A DIFFECTRIC
7968999         2008-02-28         2011-06-28         Granted         America           6496374         2000-10-24         2002-12-17         Granted         America           7804167         2006-12-01         2010-09-28         Granted         America           5525530         2009-01-07         2014-04-18         Lapsed         Japan           5525530         2009-01-07         2014-04-18         Lapsed         Japan           7117467         2004-08-16         2006-10-03         Granted         America           7205673         2004-08-16         2006-10-03         Granted         America           1336512         2006-09-25         2011-01-21         Granted         America           7081672         2006-09-25         2011-01-21         Granted         America           1006-01-13         2006-07-25         Granted         America           2006-02-24         2006-07-25         Granted         America           2004-01-12         Expired         America           2004-01-12         Expired         America           2004-01-12         Expired         America           2004-01-12         2007-06-26         Granted         America           2004-09-10 <td></td> <td></td> <td></td> <td></td> <td>3</td> <td></td> <td>Process of grounding heat spreader/stiffener to a flip chip</td>					3		Process of grounding heat spreader/stiffener to a flip chip
6496374         2000-10-24         2002-12-17         Granted         America           7804167         2006-12-01         2006-12-01         2010-09-28         Granted         America           5525530         2006-01-07         2014-04-18         Lapsed         Japan           7177467         2004-08-16         2006-01-07         2014-04-18         Lapsed         Japan           7205673         2004-08-16         2006-10-03         Granted         America           1336512         2006-09-25         2011-01-21         Granted         America           1336512         2006-09-25         2011-01-21         Granted         America           1336512         2005-03-07         2006-07-25         Granted         Taiwan           1006-03-07         2006-07-25         Granted         Taiwan           2006-01-13         2006-07-25         Granted         Merica           2006-01-13         Expired         United States of           2004-01-12         Expired         America           2004-01-12         Expired         America           2004-09-10         2007-06-26         Granted         America           2004-09-10         2007-06-26         Granted         America <td>12038911</td> <td>2968999</td> <td>2008-02-28</td> <td>2011-06-28</td> <td>Granted</td> <td></td> <td>package using solder and film adhesive</td>	12038911	2968999	2008-02-28	2011-06-28	Granted		package using solder and film adhesive
7804167         2006-12-01         2010-09-28         Granted         America           552530         2009-01-07         2014-04-18         Lapsed         Japan           7117467         2009-01-07         2014-04-18         Lapsed         Japan           7117467         2009-01-07         2014-04-18         Lapsed         Japan           7205673         2004-08-16         2006-10-03         Granted         America           7205673         2005-11-18         2007-04-17         Granted         America           1336512         2006-09-25         2011-01-21         Granted         Taiwan           7081672         2005-03-07         2006-07-25         Granted         Taiwan           7081672         2005-03-07         2006-07-25         Granted         Tunited States of           2005-02-24         Expired         America         United States of           2004-01-12         Expired         America           2004-01-12         Expired         America           2004-01-12         Expired         America           2004-01-12         Expired         America           2004-01-12         Condendendendendendendendendendendenendend	9695540	6496374	2000-10-24	2002-12-17	Granted	United States of America	Apparatus suitable for mounting an integrated circuit
7804167         2006-12-01         2010-09-28         Granted         America           552530         2009-01-07         2014-04-18         Lapsed         Japan           7117467         2009-01-07         2014-04-18         Lapsed         Japan           7117467         2004-08-16         2006-10-03         Granted         America           7205673         2005-11-18         2007-04-17         Granted         America           1336512         2006-09-25         2011-01-21         Granted         America           7081672         2006-09-25         2011-01-21         Granted         America           7081672         2006-01-3         Cond-07-25         Granted         America           2000-01-13         2006-07-25         Granted         America           2000-01-13         Abandoned         Expired         America           2004-01-12         Expired         America           2004-01-12         Expired         America           2004-01-12         Expired         America           2004-01-12         Condence of Canted         America           2004-01-12         Condence of Canted         America           2004-01-12         Condence of Canted         America <td></td> <td></td> <td></td> <td></td> <td></td> <td>United States of</td> <td></td>						United States of	
5525530         2009-01-07         2014-04-18         Lapsed         Japan           7117467         2004-08-16         2006-10-03         Granted         European Patent           7117467         2004-08-16         2006-10-03         Granted         America           7205673         2005-01-18         2007-04-17         Granted         America           1336512         2006-09-25         2011-01-21         Granted         America           7081672         2006-09-25         2011-01-21         Granted         America           8         2000-01-13         Abandoned         European Patent           9         2006-03-27         2006-07-25         Granted         America           1         2007-01-13         Expired         America           2         2004-01-12         Expired         America           2         2004-01-12         Expired         America           2         2004-01-12         Expired         America           2         2004-01-12         Expired         America           2         2         2         Granted         America           3         2         2         2         Expired         America           <	11565701	7804167	2006-12-01	2010-09-28	Granted	America	Wire Bond Integrated Circuit Package For High Speed I/O
0         2009-01-07         Application         European Patent           7117467         2004-08-16         2006-10-03         Granted         America           2         7107467         2004-08-16         2006-10-03         Granted         America           2         1336512         2006-09-25         2011-01-21         Granted         America           4         2006-09-25         2011-01-21         Granted         America           4         2006-09-25         2011-01-21         Granted         America           4         2006-07-25         Granted         America           4         2006-07-25         Granted         America           4         2006-07-13         Expired         America           5         2004-01-12         Expired         America           6         2004-01-12         Expired         America           7235889         2004-01-12         Expired         America           5         2226087         2008-01-20         Cond-09-20         Granted         America           5         2226087         2008-01-20         2013-03-22         Lapsed         America	2011526065	5525530	2009-01-07	2014-04-18	Lapsed	Japan	Package with Power and Ground Through Silicon Via
7117467         2004-08-16         2006-10-03         Granted America America           2         1336512         2005-11-18         2007-04-17         Granted America America America           4         2006-09-25         2011-01-21         Granted Granted America America America America           4         2006-09-13         2006-07-25         Granted Granted America America America America America           5         2005-02-4         Expired America Americ	198133820		2009-01-07		Application	European Patent	Package with Power and Ground Through Silicon Via
7117467         2004-08-16         2006-10-03         Granted         America           2         1336512         2005-03-17         Granted         America           4         2006-09-25         2011-01-21         Granted         America           4         2006-03-07         2006-07-25         Granted         America           4         2000-01-13         Abandoned         European Patent           2005-02-24         Abandoned         European Patent           2004-01-12         Expired         America           2004-01-12         Expired							Methods for optimizing package and silicon co-design of
2       1336512       2005-11-18       2007-04-17       Granted       America         4       7081672       2006-09-25       2011-01-21       Granted       Taiwan         4       2005-03-07       2006-07-25       Granted       America         4       2000-01-13       Abandoned       European Patent         5       2005-02-24       Expired       America         7035889       2004-01-12       Expired       America         101ied States of       2004-09-10       2007-06-26       Granted       America         52       5226087       2008-11-20       2013-03-22       Lapsed       Japan         50       101ied States of       101ied States of         101ied States of       101ied States of	10918933	7117467	2004-08-16	2006-10-03	Granted		integrated circuit
2         1336512         2006-09-25         2011-01-21         Granted         Taiwan           4         7081672         2005-03-07         2006-07-25         Granted         America           4         2000-01-13         Abandoned         European Patent           2005-02-24         Expired         America           2004-01-12         Expired         America           2004-02-10         2007-06-26         Granted         America           2008-11-20         2013-03-22         Lapsed         Japan	1283044	7205673	2005-11-18	2007-04-17	Granted		Reduce or eliminate IMC cracking in post wire bonded dies by doping Aluminum used in bond pads during Cu/low-k BEOL processing
4         United States of America           4         2005-03-07         2006-07-25         Granted         America           4         2000-01-13         Abandoned         European Patent           2005-02-24         Expired         America           2005-02-24         Expired         America           2004-01-12         2007-06-26         Granted         America           52         5226087         2008-11-20         2013-03-22         Lapsed         Japan           52         5226087         2008-11-20         2013-03-22         Lapsed         Japan	)98108322	1336512	2006-09-25	2011-01-21	Granted		Integrated Circuit Device Incorporating Metallurgical Bond To Enhance Thermal Conduction To A Heat Sink
4         7081672         2005-03-07         2006-07-25         Granted         America           4         2000-01-13         Abandoned         European Patent           8         2005-02-24         Expired         America           9         2004-01-12         Expired         America           10         1235889         2004-01-12         Expired         America           10         2004-09-10         2007-06-26         Granted         America           10         2004-09-10         2007-06-26         Granted         America           10         2008-11-20         2013-03-22         Lapsed         Japan           10         10         10         10         10							
4         Abandoned         European Patent           2000-01-13         Abandoned         European Patent           2005-02-24         Expired         America           2004-01-12         Expired         America           7235889         2004-09-10         2007-06-26         Granted         America           52         5226087         2008-11-20         2013-03-22         Lapsed         Japan           United States of         United States of         United States of	11073802	7081672	2005-03-07	2006-07-25	Granted		Substrate via layout to improve bias humidity testing reliability
52         States of Expired and Expired and Expired and Expired and Expired and Expired and States of Cond-01-12 and Expired and	03002094		2000-01-13		Abandoned	European Patent	Flip Chip Assembly Of Semiconductor IC Chips
2004-01-12 Expired America United States of 7235889 2004-09-10 2007-06-26 Granted America America States of 2008-11-20 2013-03-22 Lapsed Japan United States of United States of America America America Japan United States of Uni	.0655816		2005-02-24		Expired	United States of America	Structure And Method For Fabricating Flip Chip Devices
52         52<					3	United States of	Post Sn Plate Reflow To Prevent Sn Whisker Formation On Matte
7235889       2004-09-10       2007-06-26       Granted       America         52       5226087       2008-11-20       2013-03-22       Lapsed       Japan         United States of	50535839		2004-01-12		Expired	America	Sn\(sINi Plated Cu Lead Frames
52 5226087 2008-11-20 2013-03-22 Lapsed Japan United States of	10939082	7235889	2004-09-10	2007-06-26	Granted		Integrated heatspreader for use in wire bonded ball grid array semiconductor packages
United States of		5226087	2008-11-20	2013-03-22	Lapsed		Process of grounding heat spreader stiffener to a FPBGA using solder and film adhesive
2005-11-30   2009-05-12   Lapsed   America	11290087	7531442	2005-11-30	2009-05-12	Lapsed		Eliminate IMC Cracking in post wirebonded dies: Macro level stress reduction by modifying dielectric/metal film stack in BE layers during Cu/low-k processing

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
2010843	5731121	2010-01-06	2015-04-17	Lapsed	Japan	A Gate Stack Structure For Integrated Circuit Fabrication
11140455	7528616	2005-05-27	2009-05-05	Lapsed	United States of America	Zero ATE Insertion Force Interposer Daughter Card
60435033		2002-12-20		Expired	United States of America	Method Of Bonding TO Copper
11097895	7319272	2005-04-01	2008-01-15	Granted	United States of America	Ball assignment system
					United States of	Method and apparatus for avoiding dicing chip-outs in integrated
11132751	7354790	2005-05-18	2008-04-08	Granted	America	circuit die
					United States of	Aluminum Bond Pad And Interconnect Structure For The Replacing An Upper Level Of Copper Interconnect In An
60719234		2005-09-21		Expired	America	Integrated Circuit Product
					United States of	Composable System-in-Package Integrated Circuits and Process
11079028	7491579	2005-03-14	2009-02-17	Lapsed	America	of Composing the Same
10954940	7145232	2004-09-30	2006-12-05	Granted	United States of America	Construction to improve thermal performance and reduce die backside warpage
					United States of	
10114144	6847123	2002-04-02	2005-01-25	Granted	America	Vertically staggered bondpad array
					United States of	
10900869	7096748	2004-07-28	2006-08-29	Granted	America	Embedded strain gauge in printed circuit boards
					United States of	Semiconductor package and process utilizing pre-formed mold
10865179	7436060	2004-06-09	2008-10-14	Granted	America	cap and heatspreader assembly
7077	טרטטרכר	07 17 10	7, 50 8005	,	United States of	Structure And Method For Bonding To Copper Interconnect
10/41133	/32083U	2002-17-T3	71-70-0007	or anneu	Allietica	שנותרותובא
09631150	6369596	2000-08-02	2002-04-09	Granted	United States of America	Vacuum-Assisted Integrated Circuit Test Socket
					United States of	Embedded redistribution interposer for footprint compatible chip
10744363	7098528	2003-12-22	2006-08-29	Granted	America	package conversion
					United States of	Methods And Apparatus To Reduce Growth Formations On
10855148	7368326	2004-05-27	2008-05-06	Granted	America	Plated Conductive Leads
2006800530073	ZL200680053007.3	2006-12-21	2013-07-10	Granted	China	High Thermal Performance Packaging For Circuit Dies
					United States of	Integrated Circuit Carrier And Method Of Manufacturing And
09138146	7023087	1998-08-21	2006-04-04	Granted	America	Integrated Circuit
					United States of	
60014182		2007-12-17		Expired	America	Integrated Circuit Package For High\(miSpeed Signals
11468901	7633152	2006-08-31	2009-12-15	Granted	United States of America	Heat Dissipation In Integrated Circuits

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
12526334	8222719	2009-08-07	2012-07-17	Granted	United States of America	A Quad Flat No Lead (QFN) Integrated Circuit (IC) Package Having a Modified Paddle and Method for Designing the Package
12678405	8183698	2010-03-16	2012-05-22	Granted	United States of America	Bond Pad Support Structure For Semiconductor Device
1020097018981	10-1356591	2007-02-12	2014-01-22	Lapsed	Korea, Republic of (KR)	Enhanced QFN Exposed Pad Geometry To enable PCB Under Package
1020077019305	10-1266335	2006-02-24	2013-05-15	Granted	Korea, Republic of (KR)	Structure And Method For Fabricating Flip Chip Devices
1020087024806	10-1212473	2006-04-14	2012-12-10	Granted	Korea, Republic of (KR)	Method And Apparatus For Improving Thermal Energy Dissipation In A Direct-Chip-Attach Coupling Configuration Of An Integrated Circuit And A Circuit Board
2009542743	5073756	2006-12-21	2012-08-31	Granted	Japan	High Thermal Performance Packaging For Circuit Dies
2006800060148	200680006014.8	2006-02-24	2010-03-03	Lapsed	China	Structure And Method For Fabricating Flip Chip Devices
077504819		2007-02-12		Lapsed	European Patent	Enhanced QFN Exposed Pad Geometry To enable PCB Under Package
09885687	6759860	2001-06-19	2004-07-06	Granted	United States of America	Semiconductor device package substrate probe fixture
11055712	7433192	2005-02-10	2008-10-07	Granted	United States of America	Packaging For Electronic Modules
10816060	7030472	2004-04-01	2006-04-18	Granted	United States of America	Integrated Circuit Device Having Flexible Leadframe
11298030	7504728	2005-12-09	2009-03-17	Lapsed	United States of America	Integrated Circuit Having Bond Pad With Improved Thermal And Mechanical Properties
10727474	6954082	2003-12-04	2005-10-11	Granted	United States of America	Method and apparatus for testing of integrated circuit package
11884328	7777333	2008-05-30	2010-08-17	Granted	United States of America	Structure And Method For Fabricating Flip Chip Devices
					9 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Dual Damascene Bond Pad Structure For Lowering Stress And Allowing Circuitry
09465089	6838769	1999-12-16	2005-01-04	Granted		Under Pads
20097024392	10-1317019	2007-09-21	2013-10-02	Granted	Korea, Republic of (KR)	Soldering Method and Related Device for Improved Resistance to Brittle Fracture
20097012892	10-1323978	2006-12-21	2013-10-24	Granted	Korea, Republic of (KR)	High Thermal Performance Packaging For Circuit Dies
09081448	6369444	1998-05-19	2002-04-09	Expired	United States of America	Packaging Silicon On Silicon Multichip Modules

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					United States of	
09149804	6160715	1998-09-08	2000-12-12	Granted	America	Translator For Recessed Flip-chip Package
						Enhanced QFN Exposed Pad Geometry To enable PCB Under
2007800522300		2007-02-12		Abandoned	China	Package
2015100536899		2007-02-07		Application	China	A Quad Flat No Lead Integrated Circuit Package and Method
					United States of	Semiconductor package having a thermally and electrically
10620074	6933602	2003-07-14	2005-08-23	Granted	America	connected heatspreader
					United States of	Semiconductor Package Having Discrete Non-Active Electrical
10702996	7791210	2003-11-05	2010-09-07	Granted	America	Components Incorporated Into The Package
					United States of	
09344656	6371665	1999-06-25	2002-04-16	Granted	America	Plastic Packaged Optoelectronic Device
					United States of	Robust high density substrate design for thermal cycling
10681554	7345245	2003-10-08	2008-03-18	Granted	America	reliability
					United States of	
10464178	6963129	2003-06-18	2005-11-08	Granted	America	Multi-chip package having a contiguous heat spreader assembly
					United States of	
09235795	6178088	1999-01-22	2001-01-23	Granted	America	Electronic Apparatus
					United States of	
09172467	6130141	1998-10-14	2000-10-10	Granted	America	Flip Chip Metallization
					United States of	
09032338	6015652	1998-02-27	2000-01-18	Granted	America	Manufacture Of Flip-Chip Devices
					United States of	Method And Structures For Testing A Semiconductor Wafer Prior
10953291	7221173	2004-09-29	2007-05-22	Granted	America	To Performing A Flip Chip Bumping Process
					United States of	
08542995	5696405	1995-10-13	1997-12-09	Expired	America	Microelectronic Package With Device Cooling
					United States of	Integrated Circuit Package Having Partially Exposed Conductive
09620939	6465882	2000-07-21	2002-10-15	Granted	America	Layer
					United States of	Packaging Multi-Chip Modules Without Wire-Bond
08393628	5608262	1995-02-24	1997-03-04	Expired	America	Interconnection
					United States of	
08946693	6683384	1997-10-08	2004-01-27	Expired	America	Air Isolated Crossovers
					United States of	
08991867	6043670	1997-12-16	2000-03-28	Granted	America	Method For Testing Integrated Circuits
					United States of	
09583126	6480657	2000-05-30	2002-11-12	Granted	America	Methods Of Packaging Polarization Maintaining Fibers
, , , , , , , , , , , , , , , , , , ,				-	United States of	Packaged Integrated Circuit Providing Trace Access To High-
10672495	7009282	2003-09-26	2006-03-07	Granted	America	Speed Leads

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
1					United States of	:
09256443	6232212	1999-02-23	2001-05-15	Granted	America	Flip Chip Bump Bonding
					United States of	Integrated Circuit Package With Lead Fingers Extending Into A
11074358	7132735	2005-03-07	2006-11-07	Granted	America	Slot Of A Die Paddle
					United States of	
09235011	6190940	1999-01-21	2001-02-20	Granted	America	Flip Chip Assembly Of Semiconductor IC Chips
					United States of	
08430664	5627407	1995-04-28	1997-05-06	Expired	America	Electronic Package With Reduced Bending Stress
					United States of	
08638003	5741430	1996-04-25	1998-04-21	Expired	America	Conductive Adhesive Bonding Means
					United States of	
09012304	6075427	1998-01-23	2000-06-13	Granted	America	MCM With High Q Overlapping Resonator
					United States of	
10652453	6743979	2003-08-29	2004-06-01	Granted	America	Bonding pad isolation
					United States of	
09385735	6372600	1999-08-30	2002-04-16	Granted	America	Etch Stops And Alignment Marks For Bonded Wafers
					United States of	Multifunction Lead Frame And Integrated Circuit Package
09413605	6351033	1999-10-06	2002-02-26	Granted	America	Incorporating The Same
					United States of	
08578816	5837380	1995-12-26	1998-11-17	Expired	America	Multilayer Structures And Process For Fabricating The Same
					United States of	
08633992	5667132	1996-04-19	1997-09-16	Expired	America	Method For Solder-Bonding Contact Pad Arrays
					United States of	
09351546	6199464	1999-07-12	2001-03-13	Granted	America	Method And Apparatus For Cutting A Substrate
						Vented Mold, Method Of Making The Mold, Method Of
000	0.70	0000	7,000	7	United States of	Encapsulating A Circuit Using The Mold, And Circuit Encapsulated ರ್ಮ ಸಗ್ಗಾಗಿಯ
09331343	0010400	71-10-6661	07-11-1007	gialited	America Haited Ctates of	חל וופ אפנוסמ
00120178	615/1370	1008-07-21	2000-11-28	מייי	United States of America	Recessed Flin-Chin Package
		1	21	5	United States of	D
09261093	6232047	1999-03-02	2001-05-15	Granted	America	Fabricating High-Q RF Component
					United States of	
10417049	7023225	2003-04-16	2006-04-04	Granted	America	Wafer-mounted micro-probing platform
					United States of	
08333168	5505367	1994-11-02	1996-04-09	Expired	America	Method For Bumping Silicon Devices
10600255	6798035	2003-06-20	2004-09-28	Granted	United States of America	Bonding pad for low k dielectric

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10615063	6744130	2003-07-08	2004-06-01	Granted	United States of America	Isolated stripline structure
					United States of	
09425706	6251705	1999-10-22	2001-06-26	Granted	America	Low Profile Integrated Circuit Packages
					United States of	
09628067	6509642	2000-07-28	2003-01-21	Granted	America	Integrated Circuit Package
					United States of	
09498005	6678167	2000-02-04	2004-01-13	Granted	America	High Performance Multi-Chip IC Package
					United States of	
09401690	6297551	1999-09-22	2001-10-02	Granted	America	Integrated Circuit Packages With Improved EMI Characteristics
09621110	0920629	2000-02-21	2004-09-14	Granted	United States of America	A Method Of Manufacturing An Integrated Circuit Package
					United States of	
10683101	6825563	2003-10-09	2004-11-30	Granted	America	Slotted bonding pad
					United States of	
09435971	6342399	1999-11-08	2002-01-29	Granted	America	Testing Integrated Circuits
					United States of	
09528882	6437990	2000-03-20	2002-08-20	Granted	America	Multi-Chip Ball Grid Array IC Packages
89103182	NI-137162	2000-04-08	2001-11-14	Granted	Taiwan	Flip Chip Bump Bonding
88114052	NI-142196		2002-02-01	Granted	Taiwan	Flip Chip Metallization
89121960		2000-10-19	2003-02-21	Lapsed	Taiwan	Low Profile Integrated Circuit Packages
90102134	NI-170172		2003-05-19	Granted	Taiwan	High Performance Multi-Chip IC Package
90117908	NI-160876	2001-07-23	2002-08-11	Granted	Taiwan	Integrated Circuit Package
000				-	United States of	Integrated circuit design for both input output limited and core
10614402	6836026	2003-07-03	2004-12-28	Granted	America	limited integrated circuits
90117328	NI-167645	2001-07-16	2002-12-01	Granted	Taiwan	Integrated Circuit Package Having Partially Exposed Conductive Layer
						Semiconductor Device Having Self-Aligned Contact And Landing
89124902	NI-147525	2000-11-23	2002-01-01	Granted	Taiwan	PAD Structure And Method Of Forming Same
						Wire Bonding Method For Copper Interconnects In
89126790	NI-147894	2000-12-14	2002-04-24	Granted	Taiwan	Semiconductor Devices
89126837	NI-150760	2001-01-03	2002-02-21	Lapsed	Taiwan	Dual Damascene Bond Pad Structure for Lowering Stress and Allowing Circuitry Under Pads
						Multifunction Lead Frame And Integrated Circuit Package
89120479	NI-155555	2000-10-02	2002-09-05	Lapsed	Taiwan	Incorporating The Same
88113740	NI-127340	1999-08-11	2001-02-21	Lapsed	Taiwan	Interposer For Recessed Flip-Chip Package
09752626	6591410	2000-12-28	2003-07-08	Granted	United States of America	Six-to-one signal/power ratio bump and trace pattern for flip chip design
	1	) 		5		: D.

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09416069	6245993	1999-10-12	2001-06-12	Granted	United States of America	Electronic Assembly Having Shielding And Strain-Relief Member
90117314	NI-183318	2001-07-16	2003-08-11	Granted	Taiwan	A Method Of Manufacturing An Integrated Circuit Package
10371386	6891392	2003-02-21	2005-05-10	Granted	United States of America	Substrate impedance measurement
94132327	1364082	2005-09-19	2012-05-11	Granted	Taiwan	Method and Structure for Testing a Semiconductor Wafer Prior to Performing a Flip Chip Bumping Process
095142149	1411052	2006-11-14	2013-10-01	Granted	Taiwan	Flexible Circuit Substrate For Flip-Chip-On-Flex Applications
095135361	1310597	2006-09-25	2009-06-01	Granted	Taiwan	Integrated Circuit Device Incorporating Metallurgical Bond To Enhance Thermal Conduction To A Heat Sink
1020010043826	678878	2001-07-20	2007-01-30	Granted	Korea, Republic of (KR)	Integrated Circuit Package Having Partially Exposed Conductive Layer
20000008193	712772	2000-02-21	2007-04-23	Lapsed	Korea, Republic of (KR)	Flip Chip Bump Bonding
19990028642	0310572	1999-07-15	2001-09-18	Granted	Korea, Republic of (KR)	Recessed Flip-Chip Package
1019990038065	637008	1999-09-08	2006-10-16	Granted	Korea, Republic of (KR)	Interposer For Recessed Flip-Chip Package
20000078613	687994	2000-12-19	2007-02-21	Lapsed	Korea, Republic of (KR)	Wire Bonding Method For Copper Interconnects In Semiconductor Devices
102000046915	390229	2000-08-14	2003-06-24	Granted	Korea, Republic of (KR)	Integrated Circuit Die For Wire Bonding And Flip-Chip Mounting
1020010043981	675030	2001-07-21	2007-01-22	Granted	Korea, Republic of (KR)	Korea, Republic of (KR) Integrated Circuit Package
20000076794	691051	2000-12-15	2007-02-27	Lapsed	Korea, Republic of (KR)	Dual Damascene Bond Pad Structure for Lowering Stress and Allowing Circuitry Under Pads
1019990049683	662218	1999-11-10	2006-12-21	Granted	Korea, Republic of (KR)	Heatspreader For A Flip Chip Device, And Method For Connecting The Heatspreader
10396955	7190082	2003-03-24	2007-03-13	Granted	United States of America	Low stress flip-chip package for low-K silicon technology
1019990006458	682284	1999-02-26	2007-02-07	Lapsed	Korea, Republic of (KR)	Manufacture Of Flip-Chip Devices
10347759	6801437	2003-01-21	2004-10-05	Lapsed	United States of America	Electronic organic substrate
09735085	6605951	2000-12-11	2003-08-12	Granted	United States of America	Interconnector and method of connecting probes to a die for functional analysis
1020010005358	742107	2001-02-05	2007-07-18	Granted	Korea, Republic of (KR)	High Performance Multi-Chip IC Package

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10339844	6781228	2003-01-10	2004-08-24	Granted	United States of America	Donut power mesh scheme for flip chip package
1020040078075	1150312	2004-09-30	2012-05-21	Granted	Korea, Republic of (KR)	Reinforced Bond Pad
10290953	6943446	2002-11-08	2005-09-13	Granted	United States of America	Via construction for structural support
1020060094257	10-1245114	2006-09-27	2013-03-13	Lapsed	Korea, Republic of (KR)	Integrated Circuit Device Incorporating Metallurgical Bond To Enhance Thermal Conduction To A Heat Sink
10283965	6744081	2002-10-30	2004-06-01	Granted	United States of America	Interleaved termination ring
2000386402	3796116	2000-12-20	2006-04-21	Lapsed	Japan	Wire Bonding Method For Copper Interconnects In Semiconductor Devices
2000306945	4008195	2000-10-06	2007-09-07	Granted	Japan	Multifunction Lead Frame And Integrated Circuit Package Incorporating The Same
90106482	1222205	2001-03-20	2004-10-11	Granted	Taiwan	Multi-Chip Ball Grid Array IC Packages
20070018179	10-1297915	2007-02-23	2013-08-12	Granted	Korea, Republic of (KR)	Flexible Circuit Substrate For Flip-Chip-On-Flex Applications
20050055694	10-1421714	2005-06-27	2014-07-15	Granted	Korea, Republic of (KR)	Methods For Processing Integrated Circuit Packages Formed Using Electroplating And Apparatus Made Therefrom
20050002443	10-1120288	2005-01-11	2012-02-17	Lapsed	Korea, Republic of (KR)	Methods And Apparatus To Reduce Growth Formations On Plated Conductive Leads
11123342	3821984	1999-04-30	2006-06-30	Granted	Japan	Bond Pad Design For Integrated Circuits
88120078	NI-131285	1999-11-26	2001-04-11	Lapsed	Taiwan	Heatspreader For A Flip Chip Device, And Method For Connecting The Heatspreader
88104689	NI-121715	1999-03-25	2000-10-21	Granted	Taiwan	Bond Pad Design For Integrated Circuits
089111993	NI-156707	2000-06-19	2002-06-11	Granted	Taiwan	Integrated Circuit Die For Wire Bonding And Flip-Chip Mounting
11011396	3578931	1999-01-20	2004-07-23	Granted	Japan	MCM With High Q Overlapping Resonator
11205181	3742252	1999-07-19	2005-11-18	Granted	Japan	Recessed Flip-Chip Package
10402054	6908629	2003-03-28	2004-09-28	Granted	United States of America	Integrated circuit having adaptable core and input/output regions with multi-layer pad trace conductors
93127180	1364833	2004-09-08	2012-05-21	Granted	Taiwan	Reinforced Bond Pad
2000189021	3785026	2000-06-23	2006-03-24	Lapsed	Japan	Plastic Packaged Optoelectronic Device
10267814	6717423	2002-10-09	2004-04-06	Granted	United States of America	Substrate impedance measurement
102000058790	742104	2000-10-06	2007-07-18	Granted	Korea, Republic of (KR)	Multifunction Lead Frame And Integrated Circuit Package Incorporating The Same

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
1019990031985	623895	1999-08-04	2006-09-07	Granted	Korea, Republic of (KR)	Integrated Circuit Carrier And Method Of Manufacturing And Integrated Circuit
1019990002078	617887	1999-01-23	2006-08-23	Granted	Korea, Republic of (KR)	MCM With High Q Overlapping Resonator
9842014	0311356	1998-10-08	2001-09-25	Granted	Korea, Republic of (KR)	Chip-On-Chip IC Packages
10357142	6963138	2003-02-03	2005-11-08	Granted	United States of America	Dielectric stack
20040076318	10-1060430	2004-09-23	2011-08-23	Granted	Korea, Republic of (KR)	Packaged Integrated Circuit Providing Trace Access To High- Speed Leads
1020060021401	10-1184201	2006-03-07	2012-09-13	Granted	Korea, Republic of (KR)	Integrated Circuit Package With Lead Fingers Extending Into A Slot Of A Die Paddle
1020060094340	10-1288790	2006-09-27	2013-07-17	Granted	Korea, Republic of (KR)	Solder Bump Structure For Flip Chip Semiconductor Devices And Method Of Manufacture Therefore
1020070079027	10-1398404	2007-08-07	2014-05-16	Granted	Korea, Republic of (KR)	Plastic Overmolded Packages with Mechanically Decoupled Lid Attach Attachment
2005188120	5676833	2005-06-28	2015-01-09	Granted	Japan	Methods For Processing Integrated Circuit Packages Formed Using Electroplating And Apparatus Made Therefrom
10298338	6648064	2002-11-14	2003-11-18	Granted	United States of America	Active heat sink
2000044330	3588027	2000-02-22	2004-08-20	Granted	Japan	Flip Chip Bump Bonding
11221875	3929651	1999-08-05	2007-03-16	Lapsed	Japan	Integrated Circuit Carrier And Method Of Manufacturing And Integrated Circuit
10354961	3258285	1998-12-14	2001-12-07	Lapsed	Japan	Method For Testing Integrated Circuits
11139175	3476708	1999-05-19	2003-09-26	Granted	Japan	Packaging Silicon On Silicon Multichip Modules
09086440	3168256	1997-04-04	2001-03-09	Expired	Japan	Method For Solder-Bonding Contact Pad Arrays
2007043174	5905181	2007-02-23	2016-03-25	Granted	Japan	Flexible Circuit Substrate For Flip-Chip-On-Flex Applications
2006060406	5550204	5550204 2006-03-07	2014-05-30 Granted	Granted	Japan	Integrated Circuit Package With Lead Fingers Extending Into A Slot Of A Die Paddle
					United States of	
10278373	6603201	2002-10-23	2003-08-05	Granted	America	Electronic substrate Micromagnetic Components
2001120412	4130295	2000-08-10	2008-05-30	Granted	Japan	Integrated Circuit Die For Wire Bonding And Flip-Chip Mounting
081063567	08106256 V	1008-04-08	2004-01-07	to to	China	Circuit And Method For Providing Interconnections Among Individual Integrated Circuit Chins In A Multi-Chin Module
09636498	6403399	2000-08-11	2002-06-11	Granted	United States of America	Method of rapid wafer bumping

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					United States of	
10349770	6951000	2003-01-22	2005-09-27	Granted	America	Simulated voltage contrasted image generator and comparator
						Integrated Circuit Device Incorporating Metallurgical Bond To
2006101395386	200610139538.6	2006-09-25	2010-05-12		China	Enhance Thermal Conduction To A Heat Sink
2006101630672	ZL 200610163067.2	2006-11-30	2009-10-07	Granted	China	Flexible Circuit Substrate For Flip-Chip-On-Flex Applications
2006101519001	ZL 200610151900.1	2006-09-13	2009-07-22	Granted	China	Solder Bump Structure For Flip Chip Semiconductor Devices And Method Of Manufacture Therefore
2004281010	4959929	2004-09-28	2012-03-30	Lapsed	Japan	Reinforced Bond Pad
						Plastic Overmolded Packages with Mechanically Decoupled Lid
2007212015	5121353	2007-08-16	2012-11-02	Granted	Japan	Attach Attachment
					United States of	Method of forming electrolytic contact pads including layers of
10211914	6777314	2002-08-02	2004-08-17	Granted	America	copper, nickel, and gold
					United States of	
10229659	6777803	2002-08-28	2004-08-17	Granted	America	Solder mask on bonding ring
					Germany (Federal	
993003284	69941168.8	1999-01-19	2009-07-29	Granted	Republic of)	MCM With High Q Overlapping Resonator
					Germany (Federal	Article Comprising Aligned, Truncated Carbon Nanotubes And
969800800	60014461.5	2000-01-19	2004-10-06	Granted	Republic of)	Process For Fabricating Article
					Germany (Federal	Circuit And Method For Providing Interconnections Among
983025164	69839861.0	1998-03-31	2008-08-13	Granted	Republic of)	Individual Integrated Circuit Chips In A Multi-Chip Module
					United States of	
10141252	6815812	2002-05-08	2004-11-09	Granted	America	Direct alignment of contacts
1			2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	-	Germany (Federal	2012 G :: 2014 G L 2017 G :: 2017 G
003050135	600 45 904.7	2000-06-13	2011-07-04	Granted	Kepublic ot)	Plastic Packaged Uptoelectronic Device
					Germany (Federal	
983079195		1998-09-29		Abandoned	Republic ot)	Chip-On-Chip IC Packages
983079161	0 77836977	1998-09-79	2007-01-24	Granted	Germany (Federal Republic of)	Air Isolated Crossovers
					Germany (Federal	
003078318	60037990.6	2000-09-11	2008-02-13	Granted	Republic of)	Integrated Circuit Packages With Improved EMI Characteristics
					United States of	
10055812	6605954	2002-01-23	2003-08-12	Granted	America	Reducing probe card substrate warpage
					United States of	
10293458	6861183	2002-11-13	2005-03-01	Granted	America	Scatter dots
					United States of	
10212448	6700207	2002-08-05	2004-03-02	Granted	America	Flip-chip ball grid array package for electromigration testing
					United States of	
10082027	6674176	2002-02-20	2004-01-06	Lapsed	America	Wire bond package with core ring formed over I/O cells

	קר <u>י</u>	FiledDate	GrantDate	Status	Country	Title
					-	
003050168	60043373.0	2000-06-13	2009-11-25	Lapsed	Germany (Federal Republic of)	bonded Article Having Improved Crystalline Structure And Work Function Uniformity And Method For Making The Same
					United States of	
09465131	6962437	1999-12-16	2005-11-08	Granted	America	Method and apparatus for thermal profiling of flip-chip packages
					United States of	Fluted signal pin, cap, membrane, and stanchion for a ball grid
10024054	6769923	2001-12-17	2004-08-03	Granted	America	array
					United States of	
09994567	6671865	2001-11-27	2003-12-30	Lapsed	America	High density input output
					United States of	
09478972	6429534	2000-01-06	2002-08-06	Granted	America	Interposer tape for semiconductor package
					United States of	
10021829	6573523	2001-12-12	2003-06-03	Granted	America	Substrate surface scanning
					United States of	System and method for determining a subthreshold leakage test
10094549	6623992	2002-03-08	2003-09-23	Granted	America	limit of an integrated circuit
					United States of	
09949207	6706622	2001-09-07	2004-03-16	Granted	America	Bonding pad interface
					United States of	
10023311	6590409	2001-12-13	2003-07-08	Granted	America	Systems and methods for package defect detection
					United States of	Thin Packaging of multi-chip modules with enhanced thermal
08697121	5646828	1996-08-20	1997-07-08	Expired	America	power management
					United States of	Article Comprising Fine-Grained Solder Compositions With
09187885	5965197	1998-11-06	1999-10-12	Expired	America	Dispersoid Particles
					United States of	
09238706	6074897	1999-01-28	2000-06-13	Expired	America	Integrated Circuit Bonding Method and Apparatus
					United States of	;
11302690	7541220	2005-12-14	2009-06-02	Lapsed	America	Integrated Circuit Device Having Flexible Leadtrame
						Semiconductor Device Having Self-Aligned Contact And Landing
2008290462		2008-11-13		Abandoned	Japan	PAD Structure And Method Of Forming Same
						Wire Bonding Method For Copper Interconnects In
2005367979	4279835	2000-12-20	2009-03-19	Granted	Japan	Semiconductor Devices
1						Heatspreader For A Flip Chip Device, And Method For Connecting
2004175054		2004-06-14		Lapsed	Japan	The Heatspreader
						Integrated Circuit Package Having Partially Exposed Conductive
2008045768	5135493	2008-02-27	2012-11-22	Granted	Japan	Layer
2007138865	4685834	1998-10-06	2011-02-18	Lapsed	Japan	Air Isolated Crossovers
					United States of	
08111765	5834792	1993-08-25	1998-11-10	Expired	America	Articles Comprising Doped Semiconductor Material

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
	,				United States of	(
09864577	6472304	2001-05-24	2002-10-29	Granted	America	Wire Bonding To Copper
						Method And Apparatus For Improving Thermal Energy
11403492	7817434	2006-04-13	2010-10-19	Granted	United States of America	Dissipation In A Direct-Chip-Attach Coupling Configuration Of An Integrated Circuit And A Circuit Board
					United States of	
09968286	6657870	2001-10-01	2003-12-02	Granted	America	Die power distribution system
					United States of	Method of using both a non-filled flux underfill and a filled flux
09437559	6475828	1999-11-10	2002-11-05	Granted	America	underfill to manufacture a flip-chip
					United States of	
09488438	6279889	2000-01-20	2001-08-28	Granted	America	Loose die fixture
					United States of	Method of adding filler into a non-filled underfill system by using
09440492	6373142	1999-11-15	2002-04-16	Granted	America	a highly filled fillet
					United States of	
09651308	6441499	2000-08-30	2002-08-27	Granted	America	Thin form factor flip chip ball grid array
					United States of	
09928071	6534968	2001-08-10	2003-03-18	Lapsed	America	Integrated circuit test vehicle
					United States of	Apparatus and method for improving ball joints in semiconductor
09406308	6306751	1999-09-27	2001-10-23	Granted	America	packages
					United States of	
09417255	6425179	1999-10-12	2002-07-30	Granted	America	Method for assembling tape ball grid arrays
					United States of	Irregular grid bond pad layout arrangement for a flip chip
09753000	6407462	2000-12-30	2002-06-18	Granted	America	package
					United States of	Method of planarizing die solder balls by employing a die's
09612867	6465338	2000-07-10	2002-10-15	Granted	America	weight
					United States of	
08853154	6115910	1997-05-08	2000-09-12	Expired	America	Misregistration fidutial
					United States of	
09370856	6449748	1999-08-09	2002-09-10	Granted	America	Non-destructive method of detecting die crack problems
					United States of	Method and apparatus for cleaning and removing flux from an
09465132	6395097	1999-12-16	2002-05-28	Granted	America	electronic component package
					United States of	
08928826	6603200	1997-09-12	2003-08-05	Expired	America	Integrated circuit package
					United States of	
09443036	6294840	1999-11-18	2001-09-25	Granted	America	Dual-thickness solder mask in integrated circuit package
8854880	6166434	1997-09-23	2000-12-26	Fxpired	United States of America	Die clip assembly for semiconductor package
2000000	0100101	77 00 1001	22 22 2002	ביאף:: כּב		

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					United States of	Apparatus and method of protecting a probe card during a sort
09921028	6617866	2001-08-02	2003-09-09	Granted	America	sequence
					United States of	
09377887	6285077	1999-08-19	2001-09-04	Granted	America	Multiple layer tape ball grid array package
					United States of	Transmission equalization system and an integrated circuit
09967195	6496081	2001-09-28	2002-12-17	Granted	America	package employing the same
					United States of	
09467081	6225690	1999-12-10	2001-05-01	Granted	America	Plastic ball grid array package with strip line configuration
					United States of	
09400767	6328347	1999-09-22	2001-12-11	Granted	America	Uniform axial loading ground glass joint clamp
					United States of	Routing density enhancement for semiconductor BGA packages
09345432	6150729	1999-07-01	2000-11-21	Granted	America	and printed wiring boards
					United States of	
09321298	6127726	1999-05-27	2000-10-03	Granted	America	Cavity down plastic ball grid array multi-chip module
					United States of	
08869796	6225695	1997-06-05	2001-05-01	Expired	America	Grooved semiconductor die for flip-chip heat sink attachment
					United States of	
09212366	6150175	1998-12-15	2000-11-21	Granted	America	Copper contamination control of in-line probe instruments
					United States of	Universal I/O pad structure for in-line or staggered wire bonding
09127486	6242814	1998-07-31	2001-06-05	Granted	America	or arrayed flip-chip assembly
					United States of	
09143083	6261870	1998-08-28	2001-07-17	Granted	America	Backside failure analysis capable integrated circuit packaging
					United States of	Characteristic impedance equalizer and an integrated circuit
09932716	6759921	2001-08-17	2004-07-06	Granted	America	package employing the same
						Method for reliability testing leakage characteristics in an
					United States of	electronic circuit and a testing device for accomplishing the
09957410	6701270	2001-09-20	2004-03-02	Granted	America	source
					United States of	
12206786	8350379	2008-09-09	2013-01-08	Granted	America	Package with Power and Ground Through Via
					Germany (Federal	Semiconductor device having a carrier and a multilayer
962020897	59609905.3	1996-07-24	2002-11-27	Expired	Republic of)	metallization
					United States of	Semiconductor device having a carrier and a multilayer
08692852	5731635	1996-07-24	1998-03-24	Expired	America	metallization
						Semiconductor device having a carrier and a multilayer
962020897	0756325	1996-07-24	2002-11-27	Expired	European Patent	metallization
462020897	0756375	1996-07-24	2002-11-27	70000	France	Semiconductor device having a carrier and a multilayer metallization
20202027	07.000.70	17.70-07.74	77.77.77	rabsen		

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
962020897	0756325	1996-07-24	2002-11-27	Lapsed	United Kingdom	Semiconductor device having a carrier and a multilayer metallization
						Semiconductor device having a carrier and a multilayer
962020897	0756325	1996-07-24	2002-11-27	Lapsed	Netherlands	metallization
101657385		2010-06-11		Application	European Patent	Electronic Device Package And Method Of Manutacture
099118956	1413210	2010-06-10	2013-10-21	Lapsed	Taiwan	Electronic Device Package And Method Of Manufacture
					United States of	
12483139	7993981	2009-06-11	2011-08-09	Lapsed	America	Electronic Device Package And Method Of Manufacture
2010102027867	ZL2010102027867	2010-06-10	2016-01-06	Lapsed	China	Electronic Device Package And Method Of Manufacture
2010132552	5784280	2010-06-10	2015-07-31	Lapsed	Japan	Electronic Device Package And Method Of Manufacture
1020100054807		2010-06-10		Abandoned	Korea, Republic of (KR)	Electronic Device Package And Method Of Manufacture
2010040590	167757	2010-06-10	2013-07-31	Lapsed	Singapore	An Electronic Device Package And Method Of Manufacture
13174970	8384205	2011-07-01	2013-02-26	Lapsed	United States of America	An Electronic Device Package and Method of Manufacture
					United States of	Wire Bonding Method And Related Device For High-Frequency
11717227	7667321	2007-03-12	2010-02-23	Granted	America	Applications
					United States of	
10853395	6894400	2004-05-25	2005-05-17	Granted	America	Robust Electronic Device Packages
					United States of	Heat Sink Formed Of Multiple Metal Layers On Backside Of
10879909	7745927	2004-06-29	2010-06-29	Granted	America	Integrated Circuit Die
					United States of	
10814062	7041561	2004-03-31	2006-05-09	Granted	America	Enhanced Substrate Contact For A Semiconductor Device
			1	-	United States of	Semiconductor Packaging Techniques For Use With Non-Ceramic
10/88162	7075174	2004-02-26	2006-07-11	Granted	America	Packages
, , , , ,		,	2000		United States of	Method For Making Enhanced Substrate Contact For A
T069//5/	750/860	2003-10-30	/T-TO-9007	Granted	Anienca	Settingularing Device
09876522	6740222	2001-06-07	2004-05-25	Granted	Omreu States or America	Meniou Ori Manuactuinig A Frinceu Willing Board Having A Discontinuous Plating Layer
					United States of	
09329420	6313999	1999-06-10	2001-11-06	Granted	America	Self-Alignment Device For Ball Grid Array Devices
					United States of	Device And Method Of Controlling The Bowing Of A Soldered Or
09388242	6239382	1999-09-01	2001-05-29	Granted	America	Adhesively Bonded Assembly
					United States of	Integrated Circuit Having Reduced Probability Of Wire-Bond
09263075	6153506	1999-03-08	2000-11-28	Granted		Failure
7000	( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( )	0000	000	-	United States of	Total Civing Designary For An International Control of Designation
09123370	5936849	77-/0-8661	1999-08-10	Granted	Amenca	Test fixture Retainer for An integrated Circuit Fachage

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
					United States of	
09073279	6057700	1998-05-06	2000-02-02	Granted	America	Pressure Controlled Alignment Fixture
					United States of	
08956527	5975408	1997-10-23	1999-11-02	Granted	America	Solder Bonding Of Electrical Components
					United States of	Apparatus For Visually Reading Semiconductor Wafer
08824574	5975836	1997-03-26	1999-11-02	Expired	America	Identification Indicia
					United States of	
08724129	5719449	1996-09-30	1998-02-17	Expired	America	Flip-Chip Integrated Circuit With Improved Testability
					United States of	Semiconductor Device Having A Layer Of Gallium Amalgam On
08663336	5672913	1996-06-13	1997-09-30	Expired	America	Bump Leads
					United States of	
08366539	5501777	1994-12-30	1996-03-26	Expired	America	Method For Testing Solder Mask Material
					United States of	
12119575	7554133	2008-05-13	2009-06-30	Granted	America	PAD CURRENT SPLITTING
					United States of	
13032429	8547681	2011-02-22	2013-10-01	Granted	America	Decoupling Capacitor
					United States of	
12061728	8134232	2008-04-03	2012-03-13	Granted	America	HEAT DISSIPATION FOR INTEGRATED CIRCUIT
098124922	1401440	2009-07-23	2013-07-11	Granted	Taiwan	Circuit Apparatus Including Removable Bond Pad Extension
					United States of	
12463718	7724023	2009-05-11	2010-05-25	Granted	America	Circuit Apparatus Including Removable Bond Pad Extension
2009234710	5676868	2009-10-09	2015-01-09	Granted	Japan	Circuit Apparatus Including Removable Bond Pad Extension
2009056979	166712	2009-08-26	2012-07-13	Lapsed	Singapore	Circuit Apparatus Including Removable Bond Pad Extension
101564813	2251703	2010-03-15	2012-01-25	Completed	European Patent	Circuit Apparatus Including Removable Bond Pad Extension
101564813	0 002000010003	2010.02.15	2012 01 25	7000	Germany (Federal	Circuit Annaratus Including Romovahle Rond Bad Extension
10104013	002070007500	CT-CO-OTOZ	C7-T0-7T07	rabsen	fig allowed	כו כמו לאלאמו מומז ווינוממוון אינוני אמטר סטומן ממ באנכונזיטן
1020090085791	10-1420174	2009-09-11	2014-07-10	Granted	Korea, Republic of (KR)	Circuit Apparatus Including Removable Bond Pad Extension
101564813	2251703	2010-03-15	2012-01-25	Lapsed	United Kingdom	Circuit Apparatus Including Removable Bond Pad Extension
					United States of	
12501686	8378485	2009-07-13	2013-02-19	Granted	America	Improvement Of Solder Interconnect By Addition Of Copper
1020100066127	10-1704030	2010-07-09	2017-02-01	Granted	Korea, Republic of (KR)	Improvement Of Solder Interconnect By Addition Of Copper
099122029	1394632	2010-07-05	2013-05-01	Lapsed	Taiwan	Improvement Of Solder Interconnect By Addition Of Copper
101690105		2010-07-09		Abandoned	European Patent	Improvement Of Solder Interconnect By Addition Of Copper
2010158372	5604665	2010-07-13	2014-09-05	Granted	Japan	Improvement Of Solder Interconnect By Addition Of Copper
2010102269692	ZL201010226969.2	2010-07-12	2014-09-03	Granted	China	Improvement Of Solder Interconnect By Addition Of Copper

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
13752524	8580621	2013-01-29	2013-11-12	Granted	United States of America	Solder Interconnect By Addition Of Copper
					United States of	
12327987	7787252	2008-12-04	2010-08-31	Granted	America	Preferentially Cooled Electronic Device
2010102027994	10 1930935	2010-06-10	2014-07-23	Granted	China	Lead Frame Design To Improve Reliability
099118954	1411082	2010-06-10	2013-10-01	Granted	Taiwan	Lead Frame Design To Improve Reliability
					United States of	
12486592	8334467	2009-06-17	2012-12-18	Granted	America	Lead Frame Design To Improve Reliability
101659696		2010-06-15		Application	European Patent	Lead Frame Design To Improve Reliability
1020100055837	10-1676038	2010-06-14	2016-11-08	Granted	Korea, Republic of (KR)	Lead Frame Design To Improve Reliability
					United States of	
13677547	8869389	2012-11-15	2014-10-28	Granted	America	Method of Manufacturing an Electronic Device Package
12485238	8370777	2009-06-16	2013-02-05	Lapsed	United States of America	A Method Of Generating A Leadframe IC Package Model, A Leadframe Modeler And An IC Design System
					United States of	
12331561	8125091	2008-12-10	2012-02-28	Granted	America	Wire bonding over active circuits
200880130797X	ZL200880130797.X	2008-08-21	2014-01-29	Lapsed	China	Mitigation of Whiskers in SN-Films
2011523783		2008-08-21		Abandoned	Japan	Mitigation of Whiskers in SN-Films
088199641		2008-08-21		Abandoned	European Patent	Mitigation of Whiskers in SN-Films
					United States of	
13059502	8653375	2011-02-17	2014-02-18	Granted	America	Mitigation of Whiskers in SN-Films
098127625	1399461	2009-08-17	2013-06-21	Granted	Taiwan	Mitigation of Whiskers in SN-Films
12060387	7671450	2008-04-01	2010-03-02	Granted	United States of America	Integrated Circuit Package For High-Speed Signals
					United States of	
12220182	7727781	2008-07-22	2010-06-01	Granted	America	Manufacture Of Devices Including Solder Bumps
					United States of	
12154794	7724359	2008-05-27	2010-05-25	Granted	America	A Method Of Making Electronic Entities
					United States of	Integration of Shallow Trench Isolation and Through-Substrate
12969852	8742535	2010-12-16	2014-06-03	Granted	America	Vias into Integrated Circuit Designs
2011273948	5670306	2011-12-15	2014-12-26	Granted	Japan	Integration of Shallow Trench Isolation and Through-Substrate Vias into Integrated Circuit Designs
						Integration of Shallow Trench Isolation and Through-Substrate
2011104217470	ZL2011104217470	2011-12-16	2015-01-21	Granted	China	Vias into Integrated Circuit Designs
111930921		2011-12-12		Application	European Patent	Integration of Shallow Trench Isolation and Through-Substrate Vias into Integrated Circuit Designs
				-		,

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
1020110134104	10-1475108	2011-12-14	2014-12-15	Granted	Korea, Republic of (KR)	Integration of Shallow Trench Isolation and Through-Substrate Vias into Integrated Circuit Designs
						Integration of Shallow Trench Isolation and Through-Substrate
100142971	1463584	2011-11-23	2014-12-01	Granted	laıwan	Vias into integrated Circuit Designs
14251258	9613847	2014-04-11	2017-04-04	Granted	United States of America	Integration of Shallow Trench Isolation and Through-Substrate Vias into Integrated Circuit Designs
					United States of	
12151108	7671436	2008-05-02	2010-03-02	Granted	America	Electronic Packages
12969836	8987137	2010-12-16	2015-03-24	Granted	United States of America	Method of Fabrication of Through-Substrate Vias
					United States of	
11973859	7888257	2007-10-10	2011-02-15	Granted	America	Integrated Circuit Package Including Wire Bonds
					United States of	
13921707	9054064	2013-06-19	2015-06-09	Granted	America	Stacked Interconnect Heat Sink
111747341		2011-07-20		Application	European Patent	Stacked Interconnect Heat Sink
2011158573	5885952	2011-07-20	2016-02-19	Granted	Japan	Stacked Interconnect Heat Sink
100121685	1413222	2011-06-21	2013-10-21	Granted	Taiwan	Stacked Interconnect Heat Sink
					United States of	
14678223		2015-04-03		Abandoned	America	Stacked Interconnect Heat Sink
					United States of	
12840016	8492911	2010-07-20	2013-07-23	Granted	America	Stacked Interconnect Heat Sink
1020110071262		2011-07-19		Application	, Republic of (KR)	Stacked Interconnect Heat Sink
2011101997470		2011-07-18		Abandoned	China	Stacked Interconnect Heat Sink
					United States of	Integrated Circuit Chip Assembly Having Array Of Thermally
11562537	7982307	2006-11-22	2011-07-19	Granted	America	Conductive Features Arranged In Aperture Of Circuit Substrate
11/60/50	0280082	26-20-9006	16-00-0106	70,100	United States of	On-Chip Sensor Array For Temperature Management In Integrated Circuits
00000		/2 /0 0002	17 00 0107		United States of	
12194706	7973544	2008-08-20	2011-07-05	Granted	America	Thermal Monitoring And Management Of Integrated Circuits
2022211	7479695	2006-03-14	02-01-5002	Japsed	United States of America	Low Thermal Resistance Assembly for Flip Chip Applications
					United States of	Integrated Circuit With Heat Conducting Structures For Localized
11158370	8664759	2005-06-22	2014-03-04	Granted	America	Thermal Control
96279011	7005880	2005-04-02	2008-02-28	Granted	United States of America	Method Of Testing Electronic Wafers Having Lead-Free Solder Contacts
00110077	one con t	20 50 6002	2000 05 20	23.00		

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10997630	7221042	2004-11-24	2007-05-22	Granted	United States of America	Leadframe Designs For Integrated Circuit Plastic Packages
					United States of	Packages For Encapsulated Semiconductor Devices And Method
11015535	7956451	2004-12-18	2011-06-07	Granted	America	Of Making Same
, , , , , , , , , , , , , , , , , , ,	, , , , , , , , , , , , , , , , , , ,		10000	-	United States of	
11095929	/408246	2005-03-31	50-80-8007	Granted	America	Controlling warping in integrated circuit Devices
417,440,00	07700	70,00	, , ,	7	United States of	Controlling Warning In Integrated Circuit Davides
130416/4	8133/99	70-57-07	2012-03-13	Granted	America	COLLIONING WAIPING III III TEBIATEU CII CUIL DEVICES
12163453	7598602	2008-06-27	2009-10-06	Granted	United States of America	Controlling Warping In Integrated Circuit Devices
200696225	5657188	2006-03-31	2014-12-05	Granted	Japan	Controlling Warping In Integrated Circuit Devices
					United States of	
12546083	7923347	2009-08-24	2011-04-12	Granted	America	Controlling Warping In Integrated Circuit Devices
			000	-	United States of	
TT04340/	7.24.2030	70-70-5007	0T-/0-/007	Granted	Ailleilta	חפעורפ דמנאמצפ
					United States of	
11049246	7235422	2005-02-02	2007-06-26	Granted	America	Device Packages
					United States of	
10788678	7164200	2004-02-27	2007-01-16	Granted	America	Techniques For Reducing Bowing In Power Transistor Devices
					United States of	Methods And Apparatus For Integrated Circuit Device Power
10722652	7429703	2003-11-26	2008-09-30	Granted	America	Distribution Via Internal Wire Bonds
					United States of	
10955912	7367486	2004-09-30	2008-05-06	Granted	America	System And Method For Forming Solder Joints
					United States of	
10702875	7314781	2003-11-05	2008-01-01	Granted	America	Device Packages Having Stable Wirebonds
					United States of	Multi-Chip Integrated Circuit Module For High-Frequency
10960680	7122892	2004-10-07	2006-10-17	Granted	America	Operation
					United States of	Methods And Apparatus For Integrated Circuit Ball Bonding Using
10881191	7009305	2004-06-30	2006-03-07	Granted	America	Stacked Ball Bumps
					United States of	Integrated Circuit Die Having Alignment Marks In The Bond Pad
10150790	6628001	2002-05-17	2003-09-30	Granted	America	Region And Method Of Manufacturing Same
					United States of	Integrated Circuit Package With Improved ESD Protection For No-
09641899	6476472	2000-08-18	2002-11-05	Granted	America	Connect Pins
					United States of	
09614854	6358779	2000-07-12	2002-03-19	Granted	America	A Technique For Reducing Dambar Burrs
					United States of	
09669278	6412680	2000-09-76	2002-07-02	Granted	America	Dual In-Line BGA Ball Mounter

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09781423	6559535	2001-02-13	2003-05-06	Granted	United States of America	Lead Structure For Sealing Package
					United States of	Process For Forming A Dual Damascene Bond Pad Structure Over
09465075	6417087	1999-12-16	2002-07-09	Granted	America	Active Circuitry
					United States of	
09492600	6309097	2000-01-27	2001-10-30	Granted	America	Die Coating Material Stirring Machine
					United States of	Apparatus And Method For Solder Attachment Of High Powered
09351220	6276593	1999-07-12	2001-08-21	Granted	America	Transistors To Base Heatsink
						Electrical Contact And Housing For Use As An Interface Between
					United States of	A Lexuing
09480014	6252289	2000-01-10	2001-06-26	Granted	America	Fixture And A Device Under Test
					United States of	METHOD AND APPARATUS FOR DETECTING A SOLDER BRIDGE IN
09168638	6043876	1998-10-08	2000-03-28	Granted	America	A BALL GRID ARRAY
					United States of	Power And Ground And Signal Layout For Higher Density
09305732	6140710	1999-05-05	2000-10-31	Granted	America	Integrated Circuit Connections With Flip-Chip Bonding
					United States of	Arrangement For Reducing Bending Stress In An Electronics
09135969	6180241	1998-08-18	2001-01-30	Granted	America	Package
					United States of	
09221726	6145385	1998-12-29	2000-11-14	Granted	America	Measurement Of Mechanical Fastener Clamping Force
					United States of	
09133606	6028772	1998-08-13	2000-02-22	Granted	America	Electronic Assembly Having Improved Resistance to Delamination
00172503	2110576	1000 10 16	טר סט טטטר	+ C - C - C - C - C - C - C - C - C - C	United States of	Article Comprising Moldad Circuit
7007 / 1007	0/50110	01-01-0661	2,90,007	di allica	History Change	Marked and American for Description and an inches of the property of the prope
09169117	5955683	1998-10-08	1999-09-21	Granted	United States of America	Method and Appartus for Detecting a Solder Bridge in a Ball Grid Array
					United States of	l ow Thermal Expansion Composite Comprising Rodies Of
09072248	6326685	1998-05-04	2001-12-04	Granted	America	Negative CTE Material Disposed Within A Positive CTE Matrix
					United States of	
08825923	5904859	1997-04-02	1999-05-18	Expired	America	Flip Chips Metalization
					United States of	
08979063	6034441	1997-11-26	2000-03-07	Granted	America	Overcast Semiconductor Package
					United States of	Method For Forming Integrated Composite Semiconductor
08818813	5897333	1997-03-14	1999-04-27	Expired	America	Devices
30330000	E 70 2 4 G E	20 70 7001	1000 07 71	+ C	United States of	Compliant Burna Technology
00020000	3/03403	CU-+U-/CCT	17-10-0661	פומוובת	Allierica	

AnnNo	Patentin	FiledDate	GrantDate	Status	Country	<del>1</del> 111
					United States of	
08803474	5778913	1997-02-20	1998-07-14	Expired	America	Cleaning Solder-Bonded Flip-Chip Assemblies
					United States of	
08761047	5747982	1996-12-05	1998-05-05	Expired	America	Multi-Chip Modules With Isolated Coupling Between Modules
					United States of	Ball Grid Array Semiconductor Package Having Improved EMI
09058505	6125042	1998-04-10	2000-09-26	Granted	America	Characteristics
					United States of	
08498738	5735698	1995-07-06	1998-04-07	Expired	America	Connector for Mounting An Electrical Component
					United States of	
08438296	5622305	1995-05-10	1997-04-22	Expired	America	Bonding Scheme Using Group VB Metallic Layer
					United States of	
08884095	5773322	1997-06-27	1998-06-30	Expired	America	Molded Encapsulated Electronic Component
					United States of	
08486844	5646451	1995-06-07	1997-07-08	Expired	America	Multifunctional Chip Wire Bonds
					United States of	
12689806	8222745	2010-01-19	2012-07-17	Granted	America	INTEGRATED HEAT SINK
					United States of	
08430665	5619068	1995-04-28	1997-04-08	Expired	America	Externally Bondable Overmolded Package Arrangements

#### Schedule B(1)(d) - Semic Design

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09802198	6651202	2001-03-08	2003-11-18	Granted	United States of America	Built-in self repair circuitry utilizing permanent record of defects
09237769		1999-01-26		Abandoned	United States of America	Built-In Self Repair Circuitry Utilizing Permanent Record Of Defects
08735249	5754444	1996-10-29	1998-05-19	Expired	United States of America	Method and system for improving a placement of cells using energetic placement units alternating contraction and expansion operations
08306385	5568636	1994-09-13	1996-10-22	Expired	United States of America	Method and system for improving a placement of cells using energetic placement with alternating contraction and expansion operations
09081387	6088519	1998-05-18	2000-07-11	Expired	United States of America	Method and system for improving a placement of cells using energetic placement with alternating contraction and expansion operations
09265510	6282696	1999-03-09	2001-08-28	Expired	United States of America	Performing optical proximity correction with the aid of design rule checkers
09035110	5972541	1998-03-04	1999-10-26	Expired	United States of America	Reticle and method of design to correct pattern for depth of focus problems
08912887	5900338	1997-08-15	1999-05-04	Expired	United States of America	Performing optical proximity correction with the aid of design rule checkers
08607398	5705301	1996-02-27	1998-01-06	Expired	United States of America	Performing optical proximity correction with the aid of design rule checkers
08229822		1994-04-19		Abandoned	United States of America	Optimization Processing For Integrated Circuit Physical Design Automation System Using Parallel Moving Windows
08987865	5870313	1997-12-09	1999-02-09	Expired	United States of America	Optimization processing for integrated circuit physical design automation system using parallel moving windows
60236902		2000-09-28		Expired	United States of America	Estimation of Clock Buffer Output resistance
60236752		2000-09-28		Expired	United States of America	Wire Delay Distributed Model
09827434	6880141	2001-04-06	2005-04-12	Lapsed	United States of America	Wire delay distributed model
09771272	6543038	2001-01-26	2003-04-01	Granted	United States of America	Elmore model enhancement
08295094	5638288	1994-08-24	1997-06-10	Expired	United States of America	Separable cells having wiring channels for routing signals between surrounding cells
08871212	5905655	1997-06-09	1999-05-18	Expired	United States of America	Separable cells having wiring channels for routing signals between surrounding cells
09299967	6081659	1999-04-26	2000-06-27	Expired	United States of America	Comparing aerial image to actual photoresist pattern for masking process characterization
08853155	6078738	1997-05-08	2000-06-20	Expired	United States of America	Comparing aerial image to SEM of photoresist or substrate pattern for masking process characterization
08672535	5872718	1996-06-28	1999-02-16	Expired	United States of America	Advanced modular cell placement system
08798598	6067409	1997-02-11	2000-02-23	Expired	United States of America	Advanced modular cell placement system
09444975	6292929	1999-11-22	2001-09-18	Expired	United States of America	Advanced modular cell placement system

#### Schedule B(1)(d) - Semic Design

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08672937	6026223	1996-06-28	2000-02-15	Expired	United States of America	Advanced modular cell placement system with overlap remover with minimal noise
09503691	6223332	2000-02-14	2001-04-24	Expired	United States of America	Advanced modular cell placement system with overlap remover with minimal noise
08229821	5557533	1994-04-19	1996-09-17	Expired	United States of America	Cell placement alteration apparatus for integrated circuit chip physical design automation system
08724025	5793644	1996-09-17	1998-08-11	Expired	United States of America	Cell placement alteration apparatus for integrated circuit chip physical design automation system
08305217		1994-09-13		Abandoned	Abandoned United States of America	Method And Apparatus For Computing Minimum Wirelength Position (MWP) For Cell In Cell Placement For Integrated Circuit Chip
08690942	5859781	1996-08-01	1999-01-12	Expired	United States of America	Method and apparatus for computing minimum wirelength position (MWP) for cell in cell placement for integrated circuit chip
11092406	7523426	2005-03-29	2009-04-21	Lapsed	United States of America	Intelligent Timing Analysis and Constraint Generation GUI
14010842	8863053	2013-08-27	2014-10-14	Abandoned	United States of America	Intelligent Timing Analysis and Constraint Generation GUI
12388741	8539407	2009-02-19	2013-09-17	Lapsed	United States of America	Intelligent Timing Analysis and Constraint Generation GUI
08294973	5615126	1994-08-24	1997-03-25	Expired	United States of America	High-speed internal interconnection technique for integrated circuits that reduces the number of signal lines through multiplexing
08782585	5898677	1997-01-13	1999-04-27	Expired	United States of America	Integrated circuit device having a switched routing network
10995777	7434180	2004-11-23	2008-10-07	Lapsed	United States of America	Virtual data representation through selective bidirectional translation
12201575	8156454	2008-08-29	2012-04-10	Lapsed	United States of America	Virtual data representation through selective bidirectional translation
08473543	5659189	1995-06-07	1997-08-19	Expired	United States of America	Layout configuration for an integrated circuit gate array
08665016	5650348	1996-06-11	1997-07-22	Expired	United States of America	Method of making an integrated circuit chip having an array of logic gates
08892827	5773854	1997-07-15	1998-06-30	Expired	United States of America	Method of fabricating a linearly continuous integrated circuit gate array
11832516	7480650	2007-08-01	2009-01-20	Lapsed	United States of America	NQL - Netlist Query Language
10956860	7283995	2004-09-30	2007-10-16	Lapsed	United States of America	NQLnetlist query language
11757229	7568175	2007-06-01	2009-07-28	Lapsed	United States of America	Ramptime Propagation on Designs with Cycles
11004309	7246336	2004-12-03	2007-07-17	Granted	United States of America	Ramptime propagation on designs with cycles
11757200	7818703	2007-06-01	2010-10-19	Lapsed	United States of America	Density Driven Layout for RRAM Configuration Module
11007039	7246337	2004-12-08	2007-07-17	Granted	United States of America	Density driven layout for RRAM configuration module
10306064	6597189	2002-11-27	2003-07-22	Granted	United States of America	Socketless/boardless test interposer card
11324119	RE41516	2005-12-30	2010-08-17	Lapsed	United States of America	Socketless/Boardless Test Interposer Card
10428200	6771085	2003-04-30	2004-08-03	Lapsed	United States of America	Socketless/boardless test interposer card

#### Schedule B(1)(d) - Semic Design

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
11706943	7548844	2007-02-13	2009-06-16	Lapsed	United States of America	Sequential Tester for Longest Prefix Search Engines
10387988	7200785	2003-03-13	2007-04-03	Granted	United States of America	Sequential tester for longest prefix search engines
08991785	6269472	1997-12-12	2001-07-31	Expired	United States of America	Optical proximity correction method and apparatus
08607365	5723233	1996-02-27	1998-03-03	Expired	United States of America	Optical proximity correction method and apparatus
10992941	7146591	2004-11-19	2006-12-05	Lapsed	United States of America	Method of selecting cells in logic restructuring
11551573	7496870	2006-10-20	2009-02-24	Lapsed	United States of America	Method of Selecting Cells in Logic Restructuring
11260517	7472358	2005-10-27	2008-12-30	Granted	United States of America	Method and system for outputting a sequence of commands and data described by a flowchart
				-		Method And System For Outputting A Sequence Of Commands And Data
12315998	8006209	2008-12-09	2011-08-23	Granted	United States of America	Described by A Flowchart
12015925	7996804	2008-01-17	2011-08-09	Granted	United States of America	A Skew Management Methodology for Highly Skew Sensitive Applications
						Method and computer program for generating grounded shielding wires
13544632	8516425	2012-07-09	2013-08-20	Lapsed	United States of America	for signal wiring
13173855	8239813	2011-06-30	2012-08-07	Lapsed	United States of America	Method and Apparatus For Balancing Signal Delay Skew
11351091	7689965	2006-02-09	2010-03-30	Lapsed	United States of America	Generation of an Extracted Timing Model File
12695396	8181138	2010-01-28	2012-05-15	Granted	United States of America	Generation of an Extracted Timing Model File
						Automation of Tie Cell Insertion, Optimization and Replacement by Scan
12463509	8161447	2009-05-11	2012-04-17	Lapsed	United States of America	Flip-Flops to Increase Fault Coverage
	1				•	Automation of Tie Cell Insertion, Optimization and Replacement by Scan
11311515	7546568	2005-12-19	2009-06-09	Lapsed	United States of America	Flip-Flops to Increase Fault Coverage
000000	0577543	00 00	00 01 6100	7 0 0 1	Laitod Ctatos of Amorica	Automation of Tie Cell Insertion, Optimization and Replacement by Scan
T2447033	03/2343	50-40-7T07	67-0T-CT07	гарзеп	Officed States of Afficialica	inp-110ps to increase I autr Coverlage
10977386	7302654	2004-10-29	2007-11-27	Granted	United States of America	Method of automating place and route corrections for an integrated circuit design from physical design validation
10975570		2004-10-27		Abandoned	Abandoned United States of America	Method of Automating Place and Route Corrections for an Integrated Circuit Design from Physical Design Validation
11017015	739847	2004-12-20	2008-02-08	pasar	United States of America	Rules and directives for validating correct data used in the design of semiconductor products
				5 1 1 1		Guided capture, creation, and seamless integration with scalable
						complexity of a clock specification into a design flow of an integrated
11027266	7290224	2004-12-31	2007-10-30	Lapsed	United States of America	circuit
12120965	7945878	2008-05-15	2011-05-17	Granted	United States of America	Rules and directives for validating correct data used in the design of semiconductor products
						Language and templates for use in the design of semiconductor
11017017	7404156	2004-12-20	2008-07-22	Lapsed	United States of America	products
12122307	8037448	2008-05-16	2011-10-11	Granted	United States of America	Language and templates for use in the design of semiconductor products

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10620057	6946866	2003-07-15	2005-09-20	Lapsed	United States of America	Measurement of package interconnect impedance using tester and supporting tester
10692110		2003-10-23		Abandoned	United States of America	Novel Solution for Low Cost, Speedy Probe Cards
10448987		1900-01-01		Abandoned	United States of America	Measurement Of Package Interconnect Impedance Using Tester And Supporting Tester Hardware
11758975	7822099	2007-06-06	2010-10-26	Lapsed	United States of America	Digital Gaussian Noise Simulator
10429312	7263470	2003-05-05	2007-08-28	Granted	United States of America	Digital gaussian noise simulator
09879380	6615397	2001-06-12	2003-09-02	Granted	United States of America	Optimal clock timing schedule for an integrated circuit
09756561		2001-01-08		Abandoned	United States of America	Optimal Timing Schedule
11107585	7139991	2005-04-14	2006-11-21	Granted	United States of America	Automatic method and system for instantiating built-in-test (BIST) modules in ASIC memory designs
09978141	6931606	2001-10-15	2005-08-16	Lapsed	United States of America	Automatic method and system for instantiating built-in-test (BIST) modules in ASIC memory designs
60236903		2000-09-28		Expired	United States of America	Checking Validity of Memory Addressing in IDDQ Tools
09879506	6694495	2001-06-12	2004-02-17	Lapsed	United States of America	Method of analyzing static current test vectors for semiconductor integrated circuits
08986753	5838585	1997-12-08	1998-11-17	Expired	United States of America	Physical design automation system and method using monotonically improving linear clusterization
08410049		1995-03-24		Abandoned	United States of America	Physical Design Automation System And Method Using Monotonically Improving Linear Clusterization
09089703	6225143	1998-06-03	2001-05-01	Granted	United States of America	Flip-chip integrated circuit routing to I/O devices
09765827	6674166	2001-01-19	2004-01-06	Granted	United States of America	Flip-chip integrated circuit routing to I/O devices
08994430	6134687	1997-12-19	2000-10-17	Granted	United States of America	Peripheral partitioning and tree decomposition for partial scan
09497521	6505316	2000-02-04	2003-01-07	Granted	United States of America	Peripheral partitioning and tree decomposition for partial scan
09568049	6732310	2000-05-10	2004-05-04	Granted	United States of America	Peripheral partitioning and tree decomposition for partial scan
08655438	5867036	1996-05-29	1999-02-02	Expired	United States of America	Domino scan architecture and domino scan flip-flop for the testing of domino and hybrid CMOS circuits
08947271	6108805	1997-10-08	2000-08-22	Expired	United States of America	Domino scan architecture and domino scan flip-flop for the testing of domino and hybrid CMOS circuits
08438605		1995-05-10		Abandoned	United States of America	Microelectronic Integrated Circuit Including Triangular Semiconductor "Or" Gate Circuit
08567894	5654563	1995-12-06	1997-08-05	Expired	United States of America	Microelectronic integrated circuit including triangular semiconductor "OR" gate devices
09875314	6502222	2001-06-04	2002-12-31	Granted	United States of America	Method of clock buffer partitioning to minimize clock skew for an integrated circuit design
60236900		1900-01-01		Abandoned	United States of America	A Top Level Clock Cell Partitioning
11682914	7395478	2007-03-07	2008-07-01	Lapsed	United States of America	Method of generating test patterns to efficiently screen inline resistance delay defects in complex asics

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10900224	7216280	2004-07-27	2007-05-08	Granted	United States of America	Method of generating test patterns to efficiently screen inline resistance delay defects in complex ASICs
07980492	5666289	1992-11-23	1997-09-09	Expired	United States of America	Flexible design system
07957672		1992-10-07		Abandoned	Abandoned United States of America	Flexible Integrated Circuit Design
08301687	5587923	1994-09-07	1996-12-24	Expired	United States of America	Method for estimating routability and congestion in a cell placement for integrated circuit chip
						Method for estimating routability and congestion in a cell placement fo
08774281	5784289	1996-12-20	1998-07-21	Expired	United States of America	integrated circuit chip
10844664	7086015	2004-05-12	2006-08-01	Lapsed	United States of America	Method of optimizing RTL code for multiplex structures
11460680	7594201	2006-07-28	2009-09-22	Lapsed	United States of America	Enhanced Method Of Optimizing Multiplex Structures And Multiplex Control Structures In RTL Code
				-		IDDQ test methodology based on the sensitivity of fault current to
10684119	6842032	2003-10-10	2005-01-11	Lapsed	United States of America	power supply variations
1,000	7007	70 200		1	7 ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) ( ) (	IDDQ test methodology based on the sensitivity of fault current to
09862045	66648UI	77-02-70	7003-12-16	Granted	United states of America	powei suppiy variations
11421722	7539960	2006-06-01	2009-05-26	Lapsed	United States of America	Reducing A Parasitic Graph In Moment Computation Algorithms In VLSI Systems
12340234	8156466	2008-12-19	2012-04-10	Lapsed	United States of America	Moment Computation Algorithms in VLSI System
10301069	7087583	2002-11-20	2006-07-25	bosaci	Inited States of America	Method for reducing a parasitic graph in moment computation in VLSI systems
TOSOTOGE	/062303	77-11-7007	C7-/N-0007	nasden	United States of Affletica	3)3151113
08229826	5495419	1994-04-19	1996-02-27	Expired	United States of America	Integrated circuit physical design automation system utilizing optimization process decomposition and parallel processing
08559206	5636125	1995-11-13	1997-06-03	Expired	United States of America	Computer implemented method for producing optimized cell placement for integrated circiut chip
						Method of cell placement for an integrated circuit chip comprising
08862791	5903461	1997-05-23	1999-05-11	Expired	United States of America	chaotic placement and moving windows
08604181	5742510	1996-02-21	1998-04-21	Expired	United States of America	Simultaneous placement and routing (SPAR) method for integrated circuit physical design automation system
						Method for producing integrated circuit chip having optimized cell
08558165	5781439	1995-11-13	1998-07-14	Expired	United States of America	placement
08600588	5745363	1996-02-13	1998-04-28	Expired	United States of America	Optimization processing for integrated circuit physical design automation system using optimally switched cost function computations
08242246	5459085	1994-05-13	1995-10-17	Expired	United States of America	Gate array layout to accommodate multi angle ion implantation
08424905		1995-04-19		Abandoned	United States of America	Gate Array Layout To Accommodate Multi Angles Ion Implantation
08578050		1995-12-26		Abandoned	United States of America	Gate Array Layout To Accommodate Multi Angles Ion Implantation
08839103	5936285	1997-04-23	1999-08-10	Expired	United States of America	Gate array layout to accommodate multi-angle ion implantation
08925360		1997-09-08		Abandoned	United States of America	Gate Array Layout To Accommodate Multi Angles Ion Implantation

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10937049	7376541	2004-09-09	2008-05-20	Lapsed	United States of America	Accurate pin-based memory power model using arc-based characterization
12150846	7640152	2008-05-01	2009-12-29	Lapsed	United States of America	Accurate Pin-Based Memory Power Model Using Arc-Based Characterization
11266687	7467359	2005-11-03	2008-12-16	Lapsed	United States of America	Decoder using a memory for storing state metrics implementing a decoder trellis
10304289	7017126	2002-11-26	2006-03-21		United States of America	Metacores: design and optimization techniques
06888809		1900-01-01		Abandoned	United States of America	Metacors: Design and Optimization Techniques
						Decoder Using a Memory for Storing State Metrics Implementing a
12336104	7900184	2008-12-16		Granted	United States of America	Decoder Trellis
09183292	6174742	1998-10-30		Granted	United States of America	Off-grid metal layer utilization
09693014	6338972	2000-10-20	2002-01-15	Granted	United States of America	Off-grid metal layer utilization
60973550		2007-09-19		Expired	United States of America	Automated Specification Based Functional Test Generation Infrastructure
						Automated Specification Based Functional Test Generation
12212736	8230263	2008-09-18	2012-07-24	Lapsed	United States of America	Infrastructure
09895668	6611951	2001-06-29	2003-08-26	Granted	United States of America	Method for estimating cell porosity of hardmacs
60250482		2000-11-30		Expired	United States of America	Seglen Method of Estimating Porosity of Tera Gates
07935449	5300815	1992-08-25	1994-04-05	Expired	United States of America	Technique of increasing bond pad density on a semiconductor die
						High-density bond pad layout arrangements for semiconductor dies, and
08430399	5635424	1995-04-28	1997-06-03	Expired	United States of America	connecting to the bond pads
08688148		1996-07-29		Abandoned	United States of America	Overmolded Semiconductor Package
07975185	2399898	1992-11-12	1995-03-21	Expired	United States of America	Multi-chip semiconductor arrangements using flip chip dies
						Semiconductor Packaging Technique Yielding Increased Inner Lead
08270123		1994-07-01		Abandoned	Abandoned United States of America	Count For A Given Die-Receiving Area
, , , , , , , , , , , , , , , , , , ,		000			4	Floorplanning Techniques Using Multi-Partitioning Based On A Partitions
07938690		1993-02-10		Abandoned	United States of America	Cost Factor For Noti-Square Strapped Fatitions Ball Riimp Array Semiconductor Packages
0000000		10.00 2001		_	סוווכת סומוכז כו טוורים	Method And Apparatus For Isolation Of Flux Materials In Flip-Chip
07400572		1989-08-28		Abandoned	United States of America	Manufacturing
						Process for solder ball interconnecting a semiconductor device to a
08105547	5504035	1993-08-12	1996-04-02	Expired	United States of America	substrate using a noble metal foil embedded interposer substrate
08105269		1993-08-12		Abandoned	United States of America	Optically Transmissive Preformed Planar Structures
08679949	5834799	1996-07-15	1998-11-10	Expired	United States of America	Optically transmissive preformed planar structures
07917894		1992-07-21		Abandoned	United States of America	Ball Bump Array Semiconductor Packages
08382147		1995-02-01		Abandoned	United States of America	Ball Bump Array Semiconductor Packages
07947854	5248903	1992-09-18	1993-09-28	Expired	United States of America	Composite bond pads for semiconductor devices
07984206	5284797	1992-11-30	1994-02-08	Expired	United States of America	Semiconductor bond pads

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08387154	5265385	1995-02-10	1996-10-15	Expired	tates of America	Semiconductor bond pad structure and increased bond pad count per die
						Semiconductor device assembly techniques using preformed planar
08470945	5821624	1995-06-05	1998-10-13	Expired	United States of America	structures
07993188		1992-12-18		Abandoned	United States of America	Mounting And Connecting Non-Square Semiconductor Dies
08476431	5744856	1900-01-01	1998-04-28	Expired	United States of America	Non-Square Die For Integrated Circuit And Systems Containing The Same
08194241	5410805	1994-02-10	1995-05-02	Expired	United States of America	Method And Apparatus For Isolation Of Flux Materials In Flip-Chip Manufacturing
080707080	5/3/750	1003.06.18	1005-07-18	Evnired	Inited States of America	Partially-Molded, Pcb Chip Carrier Package For Certain Non-Square Die Shanes
				5		Semiconductor packaging technique yielding increased inner lead count
08720219	5744858	1996-09-26	1998-04-28	Expired	United States of America	for a given die-receiving area
07969862		1992-10-28		Abandoned	United States of America	Overmolded Semiconductor Package
08331263		1994-10-28		Abandoned	United States of America	Overmolded Semiconductor Package
08429605	5557150	1995-04-27	1996-09-17	Expired	United States of America	Overmolded semiconductor package
07981096	5299730	1992-11-24	1994-04-05	Expired	United States of America	Method and apparatus for isolation of flux materials in flip-chip manufacturing
						Method and apparatus for isolation of flux materials in flip-chip
07775009	5168346	1991-10-11	1992-12-01	Expired	United States of America	manufacturing
08428323	5569963	1995-04-25	1996-10-29	Expired	United States of America	Preformed planar structures for semiconductor device assemblies
08105838	5347162	1993-08-12	1994-09-13	Expired	United States of America	Preformed planar structures employing embedded conductors
08432535	5594626	1995-05-02	1997-01-14	Expired	United States of America	Partially-molded, PCB chip carrier package for certain non-square die shapes
						Method of increasing the layout efficiency of dies on a wafer and
07916328	5340772	1992-07-17	1994-08-23	Expired	United States of America	increasing the ratio of I/O area to active area per die
07978483	5341024	1992-11-18	1994-08-23	Expired	United States of America	Method of increasing the layout efficiency of dies on a wafer, and increasing the ratio of I/O area to active area per die
08664146	5729894	1996-06-14	1998-03-24	Expired	United States of America	Method of assembling ball bump grid array semiconductor packages
07933430	5329157	1992-08-21	1994-07-12	Expired	United States of America	Semiconductor packaging technique yielding increased inner lead count for a given die-receiving area
08251058	5441917	1994-05-31	1995-08-15	Expired	United States of America	Method of laying out bond pads on a semiconductor die
08416457	5532934	1995-04-03	1996-07-02	Expired	United States of America	Floorplanning technique using multi-partitioning based on a partition cost factor for non-square shaped partitions
07576182	5111279	1990-08-30	1992-05-05	Expired	United States of America	Apparatus for isolation of flux materials in flip-chip manufacturing
08106157	5489804	1993-08-12	1996-02-06	Expired	United States of America	Flexible preformed planar structures for interposing between a chip and a substrate

	PatentNo	FiledDate	GrantDate	Status	Country	Title
07995644	5404047	1992-12-18	1995-04-04	Expired	United States of America	Semiconductor die having a high density array of composite bond pads
07834182	5262927	1992-02-07	1993-11-16	Expired	United States of America	Partially-molded, PCB chip carrier package
08260078	5468681	1994-06-15	1995-11-21	Expired	United States of America	Process for interconnecting conductive substrates using an interposer having conductive plastic filled vias
08333367	5578840	1994-11-02	1996-11-26	Expired	United States of America	Microelectronic integrated circuit structure and method using three directional interconnect routing based on hexagonal geometry
08756032		1996-11-26		Abandoned	United States of America	Microeletronic Integrated Circuit Structure And Method Using Three Directional Interconnect Routing Based On Hexagonal Geometry
08517054		1995-08-21		Abandoned	United States of America	Method And Apparatus for Reducing Intermetal Capacitance in a Microelectronic Device
08517266	5801422	1995-08-21	1998-09-01	Expired	United States of America	Hexagonal SRAM architecture
08517892	6097073	1995-08-21	2000-08-01	Expired	United States of America	Triangular semiconductor or gate
08517236	5789770	1995-08-21	1998-08-04	Expired	United States of America	Hexagonal architecture with triangular shaped cells
08685476		1996-07-24		Abandoned	United States of America	Microelectronic Integrated Circuit Structure And Method Using Three Directional Interconnect Routing Based On Hexagonal Geometry
08517142	6407434	1995-08-21	2002-06-18	Expired	United States of America	Hexagonal architecture
08517153	5742086	1995-08-21	1998-04-21	Expired	United States of America	Hexagonal DRAM array
08517406	5973376	1995-08-21	1999-10-26	Expired	United States of America	Architecture having diamond shaped or parallelogram shaped cells
08517171	5822214	1995-08-21	1998-10-13	Expired	United States of America	CAD for hexagonal architecture
08517582		1995-08-21		Abandoned	United States of America	Method For Minimizing Total Wire Length Of Interconnect In A Microelectronic Device
08517339	5889329	1995-08-21	1999-03-30		United States of America	Tri-directional interconnect architecture for SRAM
08517189	5872380	1995-08-21	1999-02-16	Expired	United States of America	Hexagonal sense cell architecture
08517508	5777360	1995-08-21	1998-07-07	Expired	United States of America	Hexagonal field programmable gate array architecture
08230023		1994-04-19		Abandoned	United States of America	Simultaneous Placement And Routing
07.77.700	7,77,77	CC 50 7001	77 60 0007	7	20 10 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Simultaneous placement and routing (SPAR) method for integrated
08668084	777,777	1996-06-19	CZ-20-CCCT	Abandoned	United States of America	Low Profile Variable Width Input/Output Cells
08307942	5552333	1994-09-16	1996-09-03	Expired	United States of America	Method for designing low profile variable width input/output cells
08837570	5777354	1997-04-21	1998-07-07	Expired	United States of America	Low profile variable width input/output cells
07937643	5629876	1992-08-31	1997-05-13	Expired	United States of America	Method and apparatus for interim in-situ testing of an electronic system with an inchoate ASIC
08335092		1994-11-07		Abandoned	Abandoned United States of America	Method And Apparatus For Interim, In-Situ Testing Of An Electronic System With An Inchoate Asic

2	PatentNo	FiledDate	GrantDate	Status	Country	Title
08696141	5640337	1996-08-13	1997-06-17	Expired	tates of America	Method and apparatus for interim in-situ testing of an electronic system with an inchoate ASIC
08599107		1996-02-09		Abandoned	United States of America	Method And Apparatus For Interim, In-Situ Testing Of An Electronic System With An Inchoate Asic
07911846	5339262	1992-07-10	1994-08-16	Expired	United States of America	Method and apparatus for interim, in-situ testing of an electronic system with an inchoate ASIC
11184401	7401318	2005-07-19	2008-07-15	Lapsed	United States of America	Method and apparatus for optimizing fragmentation of boundaries for optical proximity correction (OPC) purposes
10739460	6988760	2003-12-18	2006-01-17	Posed	United States of America	Method and apparatus for optimizing fragmentation of boundaries for optical proximity correction (OPC) purposes
0825231	5493508	1994-06-01	1996-02-20	Expired	Т	Specification and design of complex digital systems
08890174	5910897	1997-07-09	1999-06-08	Expired		Specification and design of complex digital systems
08603037		1996-02-16		Abandoned	United States of America	Specification And Design Of Complex Digital Systems
12186159	8037432	2008-08-05	2011-10-11	Granted	United States of America	Method And Apparatus For Mapping Design Memories To Integrated Circuit Layout
11280110	7424687	2005-11-16	2008-09-09	Lapsed	United States of America	Method and apparatus for mapping design memories to integrated circuit layout
		1000	1			CDM ESD event simulation and remediation thereof in application
11349358	7458044	2006-02-07	2008-11-25	Lapsed	П	circuits
11349356	7493576	2006-02-07	2009-02-17	Lapsed	United States of America	CDM ESD Event Protection in Application Circuits
12791260	8321826	2010-06-01	2012-11-27	Lapsed	United States of America	METHOD AND APPARATUS OF CORE TIMING PREDICTION OF CORE LOGIC IN THE CHIP-LEVEL IMPLEMENTATION PROCESS THROUGH AN OVER-CORE WINDOW ON A CHIP-LEVEL ROUTING LAYER
						METHOD AND APPARATUS OF CORE TIMING PREDICTION OF CORE LOGIC IN THE CHIP-LEVEL IMPLEMENTATION PROCESS THROUGH AN
13657000	8775995	2012-10-22	2014-07-08	Abandoned	Abandoned United States of America	OVER-CORE WINDOW ON A CHIP-LEVEL ROUTING LAYER
13547884	8566769	2012-07-12	2013-10-22	Lapsed	United States of America	Method and Apparatus For Generating Memory Models And Timing Database
12508320	8245168	2009-07-23	2012-08-14	Lapsed	United States of America	Method and Apparatus For Generating Memeory Model And Timing Database
11298894	7584442	2005-12-09	2009-09-01	Lapsed	United States of America	Method and Apparatus For Generating Memeory Model And Timing Database
13407830	8499264	2012-02-29	2013-07-30	Lapsed	United States of America	LOW DEPTH CIRCUIT DESIGN
12248187	8166441	2008-10-09	2012-04-24	Lapsed	United States of America	LOW DEPTH CIRCUIT DESIGN
11079017	7376918	2005-03-11	2008-05-20	Lapsed	United States of America	Probabilistic noise analysis
12046169	7661083	2008-03-11	2010-02-09	Lapsed	United States of America	Probabilistic Noise Analysis
10988087		2004-11-12		Abandoned	Abandoned United States of America	Process And Apparatus For Applying Apodization To Maskless Optical Direct Write Lithography Processes

86         2004-01-08         Expired         United States of America           93         7189498         2004-11-19         2007-03-13         Granted         United States of America           98         6868355         2002-11-26         2004-07-27         Japsed         United States of America           90         6174630         1998-03-03         2001-01-16         Granted         United States of America           80         6174630         1998-03-03         2001-01-16         Granted         United States of America           80         6174630         1998-03-03         2001-01-16         Granted         United States of America           80         6532585         2000-11-14         2003-03-11         Granted         United States of America           81         7225012         2005-07-15         2010-11-02         Granted         United States of America           82         7620502         2005-07-15         2001-01-02         Granted         United States of America           83         762052         2005-07-15         2000-01-17         2000-01-17         2000-01-17           84         6901573         2005-07-13         2000-01-29         Lapsed         United States of America           85         6901573	AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
7189498         2004-11-19         2007-03-13         Granted         United States of America 6768958           6768958         2002-11-26         2004-07-27         Lapsed         United States of America 6868355           6868355         2002-11-26         2004-07-27         Lapsed         United States of America 1998-03-03           6174630         1998-03-03         2001-01-16         Granted         United States of America 1998-03-03           6532585         2000-01-14         2003-01-16         Granted         United States of America 1782769           7827509         2005-07-15         2010-01-02         2013-09-03         Lapsed         United States of America 1782769           7620924         2005-07-15         2008-01-17         Lapsed         United States of America 178276           7620928         2005-08-3         2006-09-1         Lapsed         United States of America 178275           7043708         2005-08-3         2006-05-3         Lapsed         United States of America 178275           7043708         2005-08-3         2006-06-3         Lapsed         United States of America 178276           7043708         2006-08-3         2006-06-3         Lapsed         United States of America 178276           7043708         2006-08-3         2006-06-3         Lapsed	0535586		2004-01-08		Expired	United States of America	Strong Phase Shift for Maskless Lithography
6768958         2002-11-26         2004-07-27         Lapsed         United States of America GRAmerica GIA4630           6768958         2004-04-20         2005-03-15         Lapsed         United States of America GIA4630           6174630         1998-03-03         2001-01-16         Granted         United States of America GIA9620           6532585         2000-11-14         2003-03-11         Granted         United States of America GIA9620           7827509         2005-07-15         2015-10-03         2015-07-31         Lapsed         United States of America GIA9620           7827509         2005-07-15         2005-05-31         Lapsed         United States of America GIA9620           7827509         2005-08-10         2008-00-5         Lapsed         United States of America GIA970           7827509         2005-09-10         2008-00-11         Lapsed         United States of America GIA970           7620924         2006-09-12         Lapsed         United States of America GIA970           7043708         2006-08-13         2008-01-29         Lapsed         United States of America GIA907-12           7043708         2006-08-13         2010-06-29         Lapsed         United States of America GIA907-12           7043707         2006-08-12         2008-09-30         Lapsed		7189498	2004-11-19	2007-03-13	Granted	United States of America	Process and apparatus for generating a strong phase shift optical pattern for use in an optical direct write lithography process
6868355         2004-04-20         2005-03-15         Lapsed         United States of America           6174630         1998-03-03         2001-01-16         Granted         United States of America           8232185         2000-11-14         2003-03-11         Granted         United States of America           8227912         2000-07-15         2010-09-24         2013-09-03         Japsed         United States of America           7827509         2005-07-15         2010-11-02         Granted         United States of America           7620924         2005-03-14         2008-02-05         Lapsed         United States of America           7620924         2005-03-14         2008-01-17         Lapsed         United States of America           7620924         2005-03-14         2008-01-17         Lapsed         United States of America           7620924         2005-03-14         2006-09-12         Lapsed         United States of America           7620924         2005-09-11-17         Lapsed         United States of America           7620924         2005-09-12         2006-09-12         Lapsed         United States of America           7627515         2007-08-31         2006-09-12         2006-09-12         America           7047376         2007-09-13 <td></td> <td>6768958</td> <td>2002-11-26</td> <td>2004-07-27</td> <td>Lapsed</td> <td>United States of America</td> <td>Automatic calibration of a masking process simulator</td>		6768958	2002-11-26	2004-07-27	Lapsed	United States of America	Automatic calibration of a masking process simulator
6174630         1998-03-03         2001-01-16         Granted         United States of America           632285         2000-11-14         2003-03-11         Granted         United States of America           8527912         2010-09-24         2013-09-03         Lapsed         United States of America           7827509         2005-07-15         2010-11-02         Granted         United States of America           7827509         2005-07-15         2010-11-02         Granted         United States of America           7328423         2005-03-14         2005-03-1         2005-03-1         Lapsed         United States of America           7020924         2005-03-14         2009-11-17         Lapsed         United States of America           7107558         2004-08-23         2006-09-12         Lapsed         United States of America           7043708         2005-08-31         2006-09-12         Lapsed         United States of America           7043708         2007-11-28         2010-06-39         Lapsed         United States of America           8884068         2007-11-29         2012-04-03         Lapsed         United States of America           7325215         2007-05-13         2012-01-12         2008-09-09         Lapsed         United States of America     <		6868355	2004-04-20	2005-03-15	Lapsed	United States of America	Automatic calibration of a masking process simulator
6522585         2000-11-14         2003-03-11         Granted         United States of America           7827912         2010-09-24         2013-09-03         Lapsed         United States of America           7827509         2005-07-15         2010-11-02         Granted         United States of America           6901573         2005-02-10         2008-02-05         Lapsed         United States of America           7620924         2005-03-14         2008-01-09         Lapsed         United States of America           7107558         2005-08-31         2008-01-17         Lapsed         United States of America           7107558         2005-08-31         2008-01-29         Lapsed         United States of America           7043708         2005-08-31         2008-01-29         Lapsed         United States of America           7043708         2005-08-31         2008-01-29         Lapsed         United States of America           8584068         2001-05-13         2008-01-29         Lapsed         United States of America           8584068         2001-05-13         2008-01-29         Lapsed         United States of America           70430730         2006-08-13         2008-01-29         Lapsed         United States of America           7023530         200		6174630	1998-03-03	2001-01-16	Granted	United States of America	Method of proximity correction with relative segmentation
6532585         2000-11-14         2003-03-11         Granted         United States of America           8277912         2010-09-24         2013-09-03         Lapsed         United States of America           7827509         2005-07-15         2010-11-02         Granted         United States of America           7328423         2003-03-05         2005-05-31         Lapsed         United States of America           7620924         2005-01-10         2008-01-05         Lapsed         United States of America           7007-01-10         2005-01-10         2003-01-17         Lapsed         United States of America           7007-01         2008-01-17         Lapsed         United States of America           7007-01         2008-09-12         Lapsed         United States of America           7007-01         2008-09-12         Lapsed         United States of America           7007-01         2006-09-12         Lapsed         United States of America           8884068         2010-05-13         2010-06-29         Lapsed         United States of America           884068         2010-05-13         2010-06-29         Lapsed         United States of America           884068         2010-05-13         2010-06-29         Lapsed         United States of America     <							Method and apparatus for application of proximity correction with
8527912         2010-09-24         2013-09-03         Lapsed         United States of America           7827509         2005-07-15         2010-11-02         Granted         United States of America           6901573         2003-03-05         2005-05-31         Lapsed         United States of America           7228423         2005-02-10         2008-02-05         Lapsed         United States of America           7620924         2005-10-09         2013-07-09         Lapsed         United States of America           7043708         2005-08-31         2006-09-12         Lapsed         United States of America           7043708         2003-06-09         2006-09-12         Lapsed         United States of America           7043708         2004-08-23         2006-09-12         Lapsed         United States of America           7043708         2007-08-31         2008-01-29         Lapsed         United States of America           8584068         2010-05-13         2011-06-29         Lapsed         United States of America           8584068         2010-05-13         2011-04-03         Lapsed         United States of America           8584068         2010-05-13         2011-04-03         Lapsed         United States of America           8584068         2010-		6532585	2000-11-14	2003-03-11	Granted	United States of America	relative segmentation
7827509         2005-07-15         2010-11-02         Granted         United States of America           6901573         2003-03-05         2005-05-31         Lapsed         United States of America           7620924         2005-02-10         2008-02-05         Lapsed         United States of America           7620924         2005-03-14         2009-11-17         Lapsed         United States of America           7107588         2009-10-09         2013-07-09         Lapsed         United States of America           7107588         2004-08-23         2006-09-12         Lapsed         United States of America           7043708         2004-08-31         2006-05-09         Lapsed         United States of America           7043708         2007-11-28         2010-06-29         Lapsed         United States of America           8584068         2010-06-13         2013-11-12         Lapsed         United States of America           8584068         2010-06-13         2013-11-12         Lapsed         United States of America           8584069         2002-09-17         2008-09-30         Lapsed         United States of America           7023530         2002-09-17         2008-09-30         Lapsed         United States of America           7053478         2004-		8527912	2010-09-24	2013-09-03	Lapsed	United States of America	Digitally Obtaining Contours of Fabricated Polygons
6901573         2003-03-05         2005-05-31         Lapsed         United States of America           7328423         2005-02-10         2008-02-05         Lapsed         United States of America           7620924         2005-03-14         2009-11-17         Lapsed         United States of America           7107558         2004-08-23         2006-09-12         Lapsed         United States of America           7107558         2004-08-23         2006-09-12         Lapsed         United States of America           7107558         2004-08-23         2006-05-09         Lapsed         United States of America           7107558         2004-08-23         2006-05-09         Lapsed         United States of America           7043708         2007-11-28         2010-06-29         Lapsed         United States of America           8151237         2008-08-22         2013-11-12         Lapsed         United States of America           7023530         2004-08-22         2018-09-30         Lapsed         United States of America           7023530         2004-08-22         2012-04-03         Lapsed         United States of America           7023530         2004-09-12         2006-04-04         Lapsed         United States of America           70537261         2009-		7827509	2005-07-15	2010-11-02	Granted	United States of America	Digitally Obtaining Contours of Fabricated Polygons
7328423         2005-02-10         2008-02-05         Lapsed         United States of America           7620924         2005-03-14         2009-11-17         Lapsed         United States of America           7107558         2009-10-09         2013-07-09         Lapsed         United States of America           7107558         2009-10-09         2013-07-09         Lapsed         United States of America           7043708         2003-06-09         2006-05-09         Lapsed         United States of America           7043708         2005-08-31         2006-05-09         Lapsed         United States of America           7043708         2005-08-31         2006-05-09         Lapsed         United States of America           8784068         2007-11-28         2010-06-29         Lapsed         United States of America           8784068         2004-08-02         2002-09-30         Lapsed         United States of America           7023530         2004-08-02         2008-03-30         Lapsed         United States of America           7023530         2002-09-17         2008-09-10         2009-12-15         Lapsed         United States of America           7023530         2004-07-22         2009-12-15         Lapsed         United States of America           705		6901573	2003-03-05	2005-05-31	Lapsed	United States of America	Method for evaluating logic functions by logic circuits having optimized number of and/or switches
7620924         2005-03-14         2009-11-17         Lapsed         United States of America           7620924         2005-03-14         2009-11-17         Lapsed         United States of America           8484608         2009-10-09         2013-07-09         Lapsed         United States of America           7043708         2004-08-23         2006-05-09         Lapsed         United States of America           7043708         2006-08-31         2006-05-09         Lapsed         United States of America           7747975         2007-11-28         2010-06-29         Lapsed         United States of America           8584068         2010-08-31         2008-09-30         Lapsed         United States of America           8584068         2010-08-12         2008-09-30         Lapsed         United States of America           86894762         2007-09-17         2008-09-30         Lapsed         United States of America           8332801         2004-09-17         2006-04-04         Lapsed         United States of America           8332801         2004-07-22         2006-04-04         Lapsed         United States of America           80900075         2008-01-2-15         Lapsed         United States of America           8099708         2009-04-30         20				1000	-		Method for evaluating logic functions by logic circuits having optimized
7620924         2005-03-14         2009-11-17         Lapsed         United States of America           8484608         2003-10-09         2013-07-09         Lapsed         United States of America           7043708         2003-06-09         2006-09-12         Lapsed         United States of America           7325215         2003-06-09         2006-05-09         Lapsed         United States of America           7325215         2005-08-1         2006-05-09         Lapsed         United States of America           8584068         2007-11-28         2010-06-29         Lapsed         United States of America           8151237         2008-08-22         2013-11-12         Lapsed         United States of America           86894762         2004-08-02         2008-09-30         Lapsed         United States of America           7023530         2004-09-17         2008-09-30         Lapsed         United States of America           8332801         2009-10-29         2006-04-04         Lapsed         United States of America           7023530         2005-03-07         2006-04-04         Lapsed         United States of America           8337801         2009-10-29         2012-12-15         Lapsed         United States of America           7057261         2003-1		7328423	2005-02-10	2008-02-05	Lapsed	United States of America	number of and/or switches
8484608         2009-10-09         2013-07-09         Lapsed         United States of America           7107558         2004-08-23         2006-09-12         Lapsed         United States of America           7043708         2005-08-31         2006-09-12         Lapsed         United States of America           732515         2007-11-28         2006-05-09         Lapsed         United States of America           8584068         2010-05-13         2013-11-12         Lapsed         United States of America           8151237         2008-08-22         2013-11-12         Lapsed         United States of America           8151237         2008-08-22         2012-04-03         Lapsed         United States of America           8284068         2006-08-17         2008-09-30         Lapsed         United States of America           7023530         2004-08-22         2008-09-04         2006-09-04         Lapsed         United States of America           7023530         2005-03-07         2006-04-04         Lapsed         United States of America           7034748         2009-10-29         2009-12-15         Lapsed         United States of America           7057261         2005-02-08         2006-06-06         Lapsed         United States of America           7543		7620924	2005-03-14	2009-11-17	Lapsed	United States of America	BASE PLATFORMS WITH COMBINED ASIC AND FPGA FEATURES AND PROCESS OF USING THE SAME
7043708         2003-06-09         2010-09-12         Lapsed         United States of America           7043708         2004-08-23         2006-09-12         Lapsed         United States of America           732515         2003-06-09         2006-09-12         Lapsed         United States of America           747975         2007-11-28         2010-06-29         Lapsed         United States of America           8584068         2010-05-13         2013-11-12         Lapsed         United States of America           84151237         2008-08-22         2012-04-03         Lapsed         United States of America           7430730         2004-08-02         2008-09-30         Lapsed         United States of America           893762         2002-09-17         2008-09-30         Lapsed         United States of America           7023530         2004-07-22         2012-12-11         Lapsed         United States of America           8332801         2004-07-22         2009-12-15         Lapsed         United States of America           7634748         2004-07-22         2009-12-15         Lapsed         United States of America           8099708         2009-04-30         2012-01-17         Granted         United States of America           7543261         2005-04		8/8/16/08	2009-10-09	2013-07-09	bosce	Education of America	BASE PLATFORMS WITH COMBINED ASIC AND FPGA FEATURES AND PROCESS OF LISING THE SAME
7043708         2003-06-09         2006-05-09         Lapsed         United States of America           7325215         2005-08-31         2008-01-29         Lapsed         United States of America           7747975         2007-11-28         2010-06-29         Lapsed         United States of America           8584068         2010-05-13         2013-11-12         Lapsed         United States of America           8151237         2008-08-22         2012-04-03         Lapsed         United States of America           7430730         2004-08-02         2008-09-30         Lapsed         United States of America           6894762         2002-09-17         2006-04-04         Lapsed         United States of America           7023530         2005-03-07         2006-04-04         Lapsed         United States of America           8332801         2009-10-29         2012-12-11         Lapsed         United States of America           6900075         2003-10-31         2005-05-31         Lapsed         United States of America           7057261         2005-02-08         2006-06-06         Lapsed         United States of America           7543261         2005-04-30         2009-06-02         Lapsed         United States of America           7557261         2005-0		7107558	2004-08-23	2006-09-12	Lapsed	United States of America	Method of finding critical nets in an integrated circuit design
7325215         2003-00-05         2003-00-05         Lapsed         United States of America           7325215         2005-08-31         2008-01-29         Lapsed         United States of America           7747975         2007-11-28         2010-06-29         Lapsed         United States of America           8584068         2010-05-13         2013-11-12         Lapsed         United States of America           8151237         2008-08-22         2012-04-03         Lapsed         United States of America           6894762         2002-09-17         2008-09-30         Lapsed         United States of America           7023530         2005-03-07         2006-04-04         Lapsed         United States of America           8332801         2009-10-29         2012-12-11         Lapsed         United States of America           7634748         2004-07-22         2009-12-15         Lapsed         United States of America           8090708         2003-10-31         2005-05-31         Lapsed         United States of America           7057261         2005-04-30         2012-01-17         Granted         United States of America           7543261         2005-04-30         2009-06-05         Lapsed         United States of America           7543261         2005-		8026702	90-30-2006	00-3006	7 0 1 1	coirod States of Amorica	Intelligent crosstalk delav estimator for integrated circuit design flow
7747975         2007-11-28         2010-06-29         Lapsed         United States of America           8584068         2010-05-13         2013-11-12         Lapsed         United States of America           8151237         2008-08-22         2012-04-03         Lapsed         United States of America           7430730         2004-08-02         2008-09-30         Lapsed         United States of America           6894762         2002-09-17         2005-05-17         Lapsed         United States of America           7023530         2005-03-07         2006-04-04         Lapsed         United States of America           8332801         2005-03-07         2006-04-04         Lapsed         United States of America           7634748         2004-07-22         2009-12-15         Lapsed         United States of America           6900075         2003-10-31         2005-05-31         Lapsed         United States of America           7057261         2005-04-30         2012-01-17         Granted         United States of America           7543261         2005-04-30         2012-01-17         Granted         United States of America           7543261         2005-04-27         2009-06-06         Lapsed         United States of America           7005-02-07         2		7325215	2005-08-31	2008-01-29	Lapsed	United States of America	Timing violation debugging inside place and route tool
8584068         2010-05-13         2013-11-12         Lapsed         United States of America           8151237         2008-08-22         2012-04-03         Lapsed         United States of America           7430730         2004-08-02         2008-09-30         Lapsed         United States of America           6894762         2002-09-17         2005-05-17         Lapsed         United States of America           7023530         2005-03-07         2006-04-04         Lapsed         United States of America           8332801         2009-10-29         2012-12-11         Lapsed         United States of America           7634748         2004-07-22         2009-12-15         Lapsed         United States of America           6900075         2003-10-31         2005-05-31         Lapsed         United States of America           7057261         2005-02-08         2006-06-06         Lapsed         United States of America           8099708         2009-04-30         2012-01-17         Granted         United States of America           7543261         2005-04-27         2009-06-02         Lapsed         United States of America           2005-02-10         2005-05-03         Lapsed         United States of America           2005-02-10         2005-05-03 <td< td=""><td></td><td>7747975</td><td>2007-11-28</td><td>2010-06-29</td><td>Lapsed</td><td>United States of America</td><td>Timing Violation debugging inside Place and Route Tool</td></td<>		7747975	2007-11-28	2010-06-29	Lapsed	United States of America	Timing Violation debugging inside Place and Route Tool
8151237         2008-08-22         2012-04-03         Lapsed         United States of America           7430730         2004-08-02         2008-09-30         Lapsed         United States of America           6894762         2002-09-17         2005-05-17         Lapsed         United States of America           7023530         2005-03-07         2006-04-04         Lapsed         United States of America           8332801         2009-10-29         2012-12-11         Lapsed         United States of America           7634748         2004-07-22         2009-12-15         Lapsed         United States of America           6900075         2003-10-31         2005-05-31         Lapsed         United States of America           7057261         2005-06-06         Lapsed         United States of America           8099708         2009-04-30         2012-01-17         Granted         United States of America           7543261         2005-02-10         Abandoned         United States of America           2005-02-10         2005-06-02         Lapsed         United States of America           2005-02-10         2005-06-03         Lapsed         United States of America		8584068	2010-05-13	2013-11-12	Lapsed	United States of America	Timing Violation Debugging Inside Place and Route Tool
7430730         2004-08-02         2008-09-30         Lapsed         United States of America           6894762         2002-09-17         2005-05-17         Lapsed         United States of America           7023530         2005-03-07         2006-04-04         Lapsed         United States of America           8332801         2009-10-29         2012-12-11         Lapsed         United States of America           7634748         2004-07-22         2009-12-15         Lapsed         United States of America           6900075         2003-10-31         2005-05-31         Lapsed         United States of America           7057261         2005-02-08         2006-06-06         Lapsed         United States of America           8099708         2009-04-30         2012-01-17         Granted         United States of America           7543261         2005-04-27         2009-06-02         Lapsed         United States of America           8089366         2001-12-27         2005-05-03         Lapsed         United States of America		8151237	2008-08-22	2012-04-03	Lapsed	United States of America	Disabling unused IO resources in platform-based integrated circuits
6894762         2002-09-17         2005-05-17         Lapsed         United States of America           7023530         2005-03-07         2006-04-04         Lapsed         United States of America           8332801         2009-10-29         2012-12-11         Lapsed         United States of America           7634748         2004-07-22         2009-12-15         Lapsed         United States of America           6900075         2003-10-31         2005-05-31         Lapsed         United States of America           7057261         2005-02-08         2006-06-06         Lapsed         United States of America           8099708         2009-04-30         2012-01-17         Granted         United States of America           7543261         2005-04-27         2009-06-02         Lapsed         United States of America           2005-02-10         Abandoned         United States of America           2005-02-10         Abandoned         United States of America		7430730	2004-08-02	2008-09-30	Lapsed	United States of America	Disabling unused IO resources in platform-based integrated circuits
7023530         2005-03-07         2006-04-04         Lapsed         United States of America           8332801         2009-10-29         2012-12-11         Lapsed         United States of America           7634748         2004-07-22         2009-12-15         Lapsed         United States of America           6900075         2003-10-31         2005-05-31         Lapsed         United States of America           7057261         2005-02-08         2006-06-06         Lapsed         United States of America           8099708         2009-04-30         2012-01-17         Granted         United States of America           7543261         2005-04-27         2009-06-02         Lapsed         United States of America           2005-02-10         Abandoned         United States of America           2005-02-10         2005-05-03         Lapsed         United States of America		6894762	2002-09-17	2005-05-17	Lapsed	United States of America	Dual source lithography for direct write application
8332801         2009-10-29         2012-12-11         Lapsed         United States of America           7634748         2004-07-22         2009-12-15         Lapsed         United States of America           6900075         2003-10-31         2005-05-31         Lapsed         United States of America           7057261         2005-02-08         2006-06-06         Lapsed         United States of America           8099708         2009-04-30         2012-01-17         Granted         United States of America           7543261         2005-04-27         2009-06-02         Lapsed         United States of America           2005-02-10         2005-02-10         Abandoned         United States of America           6889366         2001-12-27         2005-05-03         Lapsed         United States of America		7023530	2005-03-07	2006-04-04	Lapsed	United States of America	Dual source lithography for direct write application
7634748         2004-07-22         2009-12-15         Lapsed         United States of America           6900075         2003-10-31         2005-05-31         Lapsed         United States of America           7057261         2005-02-08         2006-06-06         Lapsed         United States of America           8099708         2009-04-30         2012-01-17         Granted         United States of America           7543261         2005-04-27         2009-06-02         Lapsed         United States of America           2005-02-10         Abandoned         United States of America           6889366         2001-12-27         2005-05-03         Lapsed         United States of America		8332801	2009-10-29	2012-12-11	Lapsed	United States of America	Special Engineering Change Order Cells
6900075         2003-10-31         2005-05-31         Lapsed         United States of America           7057261         2005-02-08         2006-06-06         Lapsed         United States of America           8099708         2009-04-30         2012-01-17         Granted         United States of America           7543261         2005-04-27         2009-06-02         Lapsed         United States of America           2005-02-10         Abandoned         United States of America           2005-02-10         Abandoned         United States of America           6889366         2001-12-27         2005-05-03         Lapsed         United States of America		7634748	2004-07-22	2009-12-15	Lapsed	United States of America	Special Engineering Change Order Cells
7057261         2005-02-08         2006-06-06         Lapsed         United States of America           8099708         2009-04-30         2012-01-17         Granted         United States of America           7543261         2005-04-27         2009-06-02         Lapsed         United States of America           2005-02-10         Abandoned         United States of America           6889366         2001-12-27         2005-05-03         Lapsed         United States of America		6900075	2003-10-31	2005-05-31	Lapsed	United States of America	Mixed LVR and HVR reticle set design for the processing of gate arrays, embedded arrays and rapid chip products
705/261         2005-02-08         2006-06-06         Lapsed         United States of America           8099708         2009-04-30         2012-01-17         Granted         United States of America           7543261         2005-04-27         2009-06-02         Lapsed         United States of America           2005-02-10         Abandoned         United States of America           6889366         2001-12-27         2005-05-03         Lapsed         United States of America							Mixed LVR and HVR reticle set design for the processing of gate arrays,
8099708         2009-04-30         2012-01-17         Granted         United States of America           7543261         2005-04-27         2009-06-02         Lapsed         United States of America           2005-02-10         Abandoned         United States of America           6889366         2001-12-27         2005-05-03         Lapsed         United States of America		7057261	2002-02-08	2006-06-06	Lapsed	United States of America	embedded arrays and rapid chip products
7543261         2005-04-27         2009-06-02         Lapsed         United States of America           2005-02-10         Abandoned         United States of America           6889366         2001-12-27         2005-05-03         Lapsed         United States of America		8026608	2009-04-30	2012-01-17	Granted	United States of America	I/O planning with lock and insertion features
2005-02-10         Abandoned         United States of America           6889366         2001-12-27         2005-05-03         Lapsed         United States of America		7543261	2005-04-27	2009-06-02	Lapsed	United States of America	I/O planning with lock and insertion features
6889366   2001-12-27   2005-05-03   Lapsed   United States of America			2005-02-10		Abandoned	United States of America	System and Method for Coevolutionary Circuit Design
		9986889	2001-12-27	2005-05-03	Lapsed	United States of America	System and method for coevolutionary circuit design

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10155620	7035446	2002-05-22	2006-04-25	Lapsed	United States of America	Quality measurement of an aerial image
11011384	7376260	2004-12-14	2008-05-20	Lapsed	United States of America	Method for post-OPC multi layer overlay quality inspection
						Customizable Development and Demonstration Platform for Structured
11724663	7665058	2007-03-15	2010-02-16	Lapsed	United States of America	ASICs
10725638	7213224	2003-12-02	2007-05-01	Granted	United States of America	Customizable development and demonstration platform for structured ASICs
10135189		1900-01-01		Abandoned	United States of America	Extended Instruction Sets In A Platform Architecture
10800030	711/133	2007-03-25	2008-00-26	hosac	I Inited States of America	Broken symmetry for optimization of resource fabric in a sea-of-platform
10626825	9068502	2003-07-23	2009-02	Granted	United States of America	Architecture for a sea of platforms
10044781	6640333	2002-01-10	2003-10-28	Granted	United States of America	Architecture for a sea of platforms
10616623	7096442	2003-07-10	2006-08-22	Lapsed	United States of America	Optimizing IC clock structures by minimizing clock uncertainty
11402146	7356785	2006-04-11	2008-04-08	Lapsed	United States of America	Optimizing IC clock structures by minimizing clock uncertainty
09187505	6314545	1998-11-06	2001-11-06	Expired	United States of America	Quadrature Solutions For 3D Capacitance Extraction
09116158	6051027	1998-07-16	2000-04-18	Expired	United States of America	Efficient Three Dimensional Extraction
						Method And Apparatus For Designing Interconnections And Passive
08904488	6064808	1997-08-01	2000-05-16	Expired	United States of America	Components In Integrated Circuits And Equivalent Structures By Efficient Parameter Extraction
						Method and apparatus for mapping platform-based design to multiple
10634634	7051297	2003-08-04	2006-05-23	Lapsed	United States of America	foundry processes
						Method and Apparatus for Mapping Platform-based Design to Multiple
10768588		2004-01-29		Abandoned	United States of America	Foundry Processes
1						Method and apparatus for mapping platform-based design to multiple
10768558	7076746	2004-01-29	2006-07-11	Lapsed	United States of America	toundry processes
						Apparatus And Method For Analyzing Circuits Using Reduced-Order
08489270	5689685	1995-06-09	1997-11-18	Expired	United States of America	Modeling Of Large Linear Subcircuits
08269230	5537329	1994-06-30	1996-07-16	Expired	United States of America	Apparatus and Method for Analyzing Circuits
10441000	7047470	2003-05-19	2006-05-16	Lapsed	United States of America	Flexible and extensible implementation of sharing test pins in ASIC
10417007	7284211	2003-04-16	2007-10-16	Lapsed	United States of America	Extensible IO testing implementation
10335360	7055113	2002-12-31	2006-05-30	Lapsed	United States of America	Simplified process to design integrated circuits
11156319	7430725	2005-06-18	2008-09-30	Lapsed	United States of America	Suite of tools to design integrated circuits
10232423	6851098	2002-08-28	2005-02-01	Lapsed	United States of America	Static timing analysis and performance diagnostic display tool
11028403	7181713	2005-01-03	2007-02-20	Granted	United States of America	Static timing and risk analysis tool
						System and method for performing optical proximity correction on
08401099	5682323	1995-03-06	1997-10-28	Expired	United States of America	macrocell libraries
08937296	6425117	1997-09-29	2002-07-23	Expired	United States of America	System and method for performing optical proximity correction on the interface between optical proximity corrected cells

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09964011	6643832	2001-09-26	2003-11-04	Granted	United States of America	Virtual tree-based netlist model and method of delay estimation for an integrated circuit design
60236953		1900-01-01		Abandoned	United States of America	Delay Estimation for Virtual Tree Based Netlist Model
60236589		1900-01-01		Abandoned	Abandoned United States of America	An Integrated Adaptive Timing Optimization Technique
						Method and apparatus for adaptive timing optimization of an integrated
09964030	7020589	2001-09-26	2006-03-28	Lapsed	United States of America	circuit design
10769510	7398501	2004-01-30	2008-07-08	Lapsed	United States of America	System and method for optimizing an integrated circuit design
10021696	6751783	2001-10-30	2004-06-15	Granted	United States of America	System and method for optimizing an integrated circuit design
8929260		2001-01-08		Abandoned	United States of America	Process For Fast Cell Placement In Integrated Circuit Design
09879643	6704915	2001-06-12	2004-03-09	Lapsed	United States of America	Process for fast cell placement in integrated circuit design
60227132		2000-08-22		Expired	United States of America	Method for Reducing VCD File Size For IDDQ Testing
						Method of analyzing static current test vectors with reduced file sizes for
09879417	6449751	2001-06-12	2002-09-10	Granted	United States of America	semiconductor integrated circuits
10974450		2004-10-27		Abandoned	United States of America	Generalized BIST For Multiport Memories
11775956	8201032	2007-07-11	2012-06-12	Granted	United States of America	Generalized BIST For Multiport Memories
						Methods For Measurement And Prediction Of Hold-Time And Exceeding
12187464	8468478	2008-08-07	2013-06-18	Granted	United States of America	Hold Time Limits Due To Cells With Tied Input Pins
						Methods For Measurement And Prediction Of Hold-Time And Exceeding
11377778	7424693	2006-03-16	2008-09-09	Lapsed	United States of America	Hold Time Limits Due To Cells With Tied Input Pins
						Method For Repairing An Asic Memory With Redundancy Row And
08598155		1996-02-07		Abandoned	United States of America	Input/Output Lines
						Method for repairing an ASIC memory with redundancy row and
09052043	6065134	1998-03-30	2000-05-16	Expired	United States of America	input/output lines
						Generating standard delay format files with conditional path delay for
09880607	6453451	2001-06-12	2002-09-17	Granted	United States of America	designing integrated circuits
60237737		2000-09-29		Abandoned	Abandoned United States of America	Conditional Path Delay SDF Generation
						Method of automatically generating schematic and waveform diagrams
					,	for relevant logic cells of a circuit using input signal predictors and
09597433	6625770	2000-06-20	2003-09-23	Granted	United States of America	transition times
						Method of automatically generating schematic and waveform diagrams
						for isolating faults from multiple failing paths in a circuit using input
09684770	6671846	2000-10-06	2003-12-30	Lapsed	United States of America	signal predictors and transition times
						A Systematic, Normalized Metric For Analyzing And Comparing
						Optimization Techniques For Intergrated Circuits Employing Voltage
13599549		2012-08-30		Abandoned	United States of America	Scaling And Integrated Circuits Designed Thereby
						Systematic, Normalized Metric For Analyzing And Comparing
12365010	8281266	2009-02-03	2012-10-02	Abandoned	Abandoned United States of America	Optimization Techniques For Intergrated Circuits Employing Voltage Scaling And Integrated Circuits Designed Thereby

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
13627054	8295668	2012-09-26	2013-11-26	Lapsed	United States of America	Circuit and Methods for Efficient Clock and Data Delay Configuration for Faster Timing Closure
						Circuit and Methods for Efficient Clock and Data Delay Configuration for
14057441		2013-10-18		Abandoned	United States of America	Faster Timing Closure
14053194		2013-10-14		Abandoned	United States of America	Total Power Optimization for a Logic Integrated Circuit
13103461	8589853	2011-05-09	2013-11-19	Lapsed	United States of America	Total Power Optimization for a Logic Integrated Circuit
						Circuit Timing Analysis Incorporating The Effects Of Temperature
14093189		2013-11-29		Abandoned	United States of America	Inversion
						Circuit Timing Analysis Incorporating The Effects Of Temperature
13453289	8645888	2012-04-23	2014-02-04	Lapsed	United States of America	Inversion
12251088	8181144	2008-10-14	2012-05-15	Granted	United States of America	Circuit Timing Analysis Incorporating The Effects Of Temperature Inversion
						Method And Computer Program For Configuring An Integrated Circuit
1211//60	/9584/3	5008-05-09	2011-06-07	Granted	United States of America	Design For Static Ilming Analysis
, , , , , , , , , , , , , , , , , , ,		בר נס מסר				DEVICE FOR ANALYZING LOG FILES GENERATED BY PROCESS
110404142	0767606	2000-02-27	1011 07 05	בַּר	Т	Strand Courtin Concention
1194918/	/9/5248	2007-12-03	50-70-1102	Granted	Т	
13658336		2012-10-23		Abandoned	$\neg$	Staged Scenario Generation
13150607	8423933	2011-06-01	2013-04-16	Granted	United States of America	Staged Scenario Generation
08773469	5995740	1996-12-23	1999-11-30	Fxnired	United States of America	Method for capturing ASIC I/O bin data for tester compatibility analysis
08650748	6530500	1006-05-22	2003-03-25	Evnired	Т	Clock skew insensitive scan chain reordering
0470000	600600	77-00-0661	2003-03-23	LApli eu	Officed States of Afficials	כוסכה שהכי וושכוושוניעל שכמון כוומוון וכסומלו ווק
09072566	6083271	1998-05-05	2000-07-04	Granted	United States of America	Method and apparatus for specifying multiple power domains in electronic circuit designs
60089660	6907586	2001-10-02	2005-06-14	Lapsed	United States of America	Integrated design system and method for reducing and avoiding crosstalk
08745526	5983017	1996-11-12	1999-11-09	Expired	United States of America	Virtual monitor debugging method and apparatus
08671659	6085032	1996-06-28	2000-07-04	Expired	United States of America	Advanced modular cell placement system with sinusoidal optimization
09449324	6542834	1999-11-24	2003-04-01	Granted	United States of America	Capacitance estimation
09400686	6417562	1999-09-22	2002-07-09	Granted	United States of America	Silicon verification with embedded testbenches
						BZFLASH subcircuit to dynamically supply BZ codes for controlled impedance buffer development, verification and system level
09934051	6973421	2001-08-21	2005-12-06	Lapsed	United States of America	simulations
09928471	6701511	2001-08-13	2004-03-02	Lapsed	United States of America	Optical and etch proximity correction
09735255	6634014	2000-12-12	2003-10-14	Granted	United States of America	Delay/load estimation for use in integrated circuit design
08609397	6038385	1996-03-01	2000-03-14	Expired	United States of America	Physical design automation system and process for designing integrated circuit chip using chessboard and jiggle optimization

09916958         6951017         2001-07-27           09515376         6820048         2000-02-29           09118661         6182272         1998-07-16           0947460         650230         2001-05-02           0986661         6438730         2001-05-30           09115464         6240542         1998-07-14           2001554268         4580134         2000-01-20           09120617         6412102         1998-04-17           090233885         6171731         1998-04-17           090233885         6171731         1998-04-13           09072570         6327696         1998-05-05           0904230         6243849         1998-05-05           09183637         6275973         1998-10-01           090927512         6263483         1998-10-30           090985143         6687661         1998-05-26           0909877         62836877         1998-05-26           09027399         6205572         1998-02-20           09027309         638677         1998-02-20           09027399         638577         1998-02-20		7005-09-27	Popula	Г	Docing Contact of migration
6820048 618272 6502230 6438730 6240542 6240542 4580134 6412102 6057169 6171731 3001855 6171731 3001855 6243849 6243849 6243849 6275973 6205501 6128757 6205572 638561 6205572				United States of America	Design system upgrade migration
6182272 6502230 6438730 6240542 4580134 6412102 6057169 6171731 3001855 6134702 6327696 6243849 6327696 6243849 6275973 6305001 6275973		2004-11-16	Lapsed	United States of America	4 point derating scheme for propagation delay and setup/hold time computation
6438730 6438730 6240542 4580134 6412102 6057169 6171731 3001855 6134702 6327696 6243849 6385761 6275973 6205501 6263483 6205572 6205572 6205572 6205572		l	_		Metal layer assignment
6438730 6240542 4580134 6412102 6057169 6171731 3001855 6134702 6327696 6243849 6385761 6275973 6305001 6275973 6205502 6205572 6205572 6205572			Granted	United States of America	Circuit modeling
6240542 4580134 6412102 6057169 6171731 3001855 6134702 6327696 6243849 6385761 6275973 6305001 6263483 6205572 6205572 6205572			Granted	United States of America	RTL code optimization for resource sharing structures
6240542 4580134 6412102 6057169 6171731 3001855 6134702 6327696 6243849 6385761 6275973 620501 6263483 6263483 6263483 6263483 6263483 6263483 6263483 6263483					Poly routing for chip interconnects with minimal impact on chip
6412102 6057169 6057169 6171731 3001855 6134702 6327696 6243849 6385761 6275973 6305001 6263483 6263483 6263483 6263483 6263483 6263483 6263572			Granted	United States of America	performance
6412102 6057169 6171731 3001855 6134702 6327696 6243849 6385761 6275973 6263483 6263483 6263483 6263483 6263483 6263483 6263483 6263483		2010-09-03	[   Fapsed	Japan	Geometric Aerial Image Simulator.
6057169 6171731 3001855 6134702 6327696 6243849 6385761 6275973 6305001 6263483 620572 6205572 6205572		2002-06-25	Granted	United States of America	Wire routing optimization
6171731 3001855 6134702 6327696 6243849 6385761 6275973 6305001 6263483 620572 6205572 6205572			Granted	United States of America	Method for I/O device layout during integrated circuit design
6134702 6327696 6243849 6385761 6275973 6305001 6263483 6263483 6263483 626372 6205572		6	Granted	United States of America	Hybrid aerial image simulation
6134702 6327696 6243849 6385761 6275973 6305001 6263483 6263483 6287661 6128757 6205572		1999-11-12	Granted	Japan	Optical Proximity Correction Method And Apparatus
6134702 6327696 6243849 6385761 6275973 6305001 6263483 6128757 6128757 6205572 6205572					Physical design automation system and process for designing integrated
6327696 6243849 6385761 6275973 6305001 6263483 6263483 6128757 6205572 6205572		2000-10-17	Granted	United States of America	circuit chips using multiway partitioning with constraints
6243849 6385761 6275973 6305001 6263483 62687661 6128757 6205572			Granted 1	United States of America	Method and apparatus for zero skew routing from a fixed H trunk
6385761 6275973 6305001 6263483 6687661 6128757 6205572 6205572			Granted 1	United States of America	Method and apparatus for netlist filtering and cell placement
6275973 6305001 6263483 6687661 6128757 6205572 6205572			Granted 1	United States of America	Flexible width cell layout architecture
6263483 6263483 6687661 6128757 6205572 6205572		2001-08-14	Granted 1	United States of America	Integrated circuit design with delayed cell selection
6263483 6687661 6128757 6205572 6205572			Granted 1	United States of America	Clock distribution network planning and method therefor
6263483 6687661 6128757 6205572 6205572					Method of accessing the generic netlist created by synopsys design
6687661 6128757 6836877 6205572 67389401	ı	2001-07-17	Granted	United States of America	compilier
6128757 6836877 6205572 6789401		2004-02-03	Lapsed	United States of America	Utilizing a technology-independent system description incorporating a metal layer dependent attribute
6128757 6836877 6205572 6789401					Low voltage screen for improving the fault coverage of integrated circuit
6836877 6205572 6284491		2000-10-03	Granted	United States of America	production test programs
6205572		2004-12-28	Lapsed	United States of America	Automatic synthesis script generation for synopsys design compiler
6289491		2001-03-20	Granted	United States of America	Buffering tree analysis in mapped design
101010			Granted	United States of America	Netlist analysis tool by degree of conformity
09050824 6178541 1998-03-30		2001-01-23	Granted	United States of America	PLD/ASIC hybrid integrated circuit
08961163 6101458 1997-10-30		2000-08-08	Expired	/ United States of America	Automatic ranging apparatus and method for precise integrated circuit current measurements
					Standard cell integrated circuit layout definition having functionally
6093214			Granted	$\neg$	uncommitted base cells
6173435			Granted		Internal clock handling in synthesis script
09027422 6289498 1998-02-20		2001-09-11	Granted	United States of America	VDHL/Verilog expertise and gate synthesis automation system

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09564062	6473891	2000-02-03	2002-10-29	Granted	United States of America	Wire routing to control skew
09007407	6070259	1998-01-15	2000-05-30	Granted	United States of America	Dynamic logic element having non-invasive scan chain insertion
09050823	6334207	1998-03-30	2001-12-25	Granted	United States of America	Method for designing application specific integrated circuits
13163097	4405599	1997-05-07	2009-11-13	Expired	Japan	Method For Creating And Using Design Shells For Integrated Circuit Designs
09010396	6901571	1998-01-21	2005-05-31	Lapsed	United States of America	Timing-driven placement method utilizing novel interconnect delay model
09062217	6175950	1998-04-17	2001-01-16	Granted	United States of America	Method and apparatus for hierarchical global routing descend
09062218	6253363	1998-04-17	2001-06-26	Granted	United States of America	Net routing using basis element decomposition
09062219	6154874	1998-04-17	2000-11-28	Granted	United States of America	Memory-saving method and apparatus for partitioning high fanout nets
09136971	3937032	1997-05-27	2007-04-06	Lapsed	Japan	Domino Scan Architecture And Domino Scan Flip-Flop For The Testing Of Domino And Hybrid Cmos Circuits
09879297	6442738	2001-06-12	2002-08-27	Granted	United States of America	RTL back annotator
08964784	8600009	1997-11-05	1999-12-07	Granted	United States of America	Parallel processing of Integrated circuit pin arrival times
10014746	6675363	2001-10-24	2004-01-06	Lapsed	United States of America	Graphical user interface to integrate third party tools in power integrity analysis
08906946	6075933	1997-08-06	2000-06-13	Expired	United States of America	Method and apparatus for continuous column density optimization
08906920	6070108	1997-08-06	2000-05-30	Expired	United States of America	Method and apparatus for congestion driven placement
09010395	6109201	1998-01-21	2000-08-29	Granted	United States of America	Resynthesis method for significant delay reduction
08956874	6135647	1997-10-23	2000-10-24	Expired	United States of America	System and method for representing a system level RTL design using HDL independent objects and translation to synthesizable RTL code
09363311	6968286	1999-07-28	2005-11-22	Lapsed	United States of America	Functional-pattern management system for device verification
08906949	6123736	1997-08-06	2000-09-26	Expired	United States of America	Method and apparatus for horizontal congestion removal
08798652	5898597	1997-02-11	1999-04-27	Expired	United States of America	Integrated circuit floor plan optimization system
08914493	6083269	1997-08-19	2000-07-04	Expired	United States of America	Digital integrated circuit design system and methodology with hardware
08779628	5886901	1997-01-07	1999-03-23	Expired	United States of America	Flip-flop for scan test chain
08766650	5987239	1996-12-13	1999-11-16	Expired	United States of America	Computer system and method for building a hardware description language representation of control logic for a complex digital system
08818640	5953518	1997-03-14	1999-09-14	Expired	United States of America	Yield improvement techniques through layout optimization
08719508	2886900	1996-09-25	1999-03-23	Expired	United States of America	Protection of proprietary circuit designs during gate level static timing analysis
08958775	5956350	1997-10-27	1999-09-21	Expired	United States of America	Built in self repair for DRAMs using on-chip temperature sensing and heating

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
	5831993	1997-03-17	1998-11-03	Expired	United States of America	Method and apparatus for scan chain with reduced delay penalty
09858166	6207939	2001-05-15	2003-01-14	Granted	United States of America	Net delay optimization with ramptime violation removal
08772309	5804340	1996-12-23	1998-09-08	Expired	United States of America	Photomask inspection method and inspection tape therefor
08798653	5875118	1997-02-11	1999-02-23	Expired	United States of America	Integrated circuit cell placement parallelization with minimal number of conflicts
08760641	5980093	1996-12-04	1999-11-09	Expired	United States of America	Integrated circuit layout routing using multiprocessing
09880675	6928598	2001-06-13	2005-08-09	Lapsed	United States of America	Scan method for built-in-self-repair (BISR)
08661889	5768145	1996-06-11	1998-06-16	Expired	United States of America	Parametrized waveform processor for gate-level power analysis tool
08661888	5835380	1996-06-11	1998-11-10	Expired	United States of America	Simulation based extractor of expected waveforms for gate-level power analysis tool
08626773	5822226	1996-04-02	1998-10-13	Expired	United States of America	Hardware system verification environment tool
08674605	5812740	1996-06-28	1998-09-22	Expired	United States of America	Advanced modular cell placement system with neighborhood system driven optimization
08671656	5844811	1996-06-28	1998-12-01	Expired	United States of America	Advanced modular cell placement system with universal affinity driven discrete placement optimization
08671651	6030110	1996-06-28	2000-02-29	Expired	United States of America	Advanced modular cell placement system with median control and increase in resolution
08600350	5796675	1996-03-01	1008-08-18	, co.	Inited States of America	Physical design automation system and process for designing integrated circuit chip using simulated annealing with chessboard and jiggle optimization
0000000	0007000	20 20 20 20 20 20 20 20 20 20 20 20 20 2		20 mg/m	United Ctates of America	Process, apparatus and program for transforming program language
09879845	6467067	2001-05-12	2002-10-15	Granted	United States of America	epsilon-discrepant self-test technique
09844361	6513148	2001-04-27	2003-01-28	Lapsed	United States of America	Density driven assignment of coordinates
09085717	6397117	1998-05-28	2002-05-28	Granted	United States of America	Distributed computer aided design system and method
08627823	5844818	1996-05-10	1998-12-01	Expired	United States of America	Method for creating and using design shells for integrated circuit designs
08517054		1995-08-21		Abandoned	United States of America	Method And Apparatus For Reducing Intermetal Capacitance In A Microelectronic Device
08536004	5784287	1995-09-29	1998-07-21	Expired	United States of America	Physical design automation system and process for designing integrated circuit chips using generalized assignment
09814417	6845348	2001-03-21	2005-01-18	Lapsed	United States of America	Driver waveform modeling with multiple effective capacitances
08754142	5907494	1996-11-22	1999-05-25	Expired	United States of America	Computer system and method for performing design automation in a distributed computing environment
08318275	5682321	1994-10-05	1997-10-28	Expired	United States of America	Cell placement method for microelectronic integrated circuit combining clustering, cluster placement and de-clustering

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08517441	5808330	1995-08-21	1998-09-15	Expired	United States of America	Polydirectional non-orthoginal three layer interconnect architecture
08409757	5661663	1995-03-24	1997-08-26	Expired	United States of America	Physical design automation system and method using hierarchical clusterization and placement improvement based on complete replacement of cell clusters
09062418	6269469	1998-04-17	2001-07-31	Granted	United States of America	Method and apparatus for parallel routing locking mechanism
			;	-		Method and apparatus for parallel simultaneous global and detail
	6324674	1998-04-17		Granted	十	routing
09234422	6263299	1999-01-19	2001-07-17	Granted	United States of America	Geometric aeria i mage simulation Multiplexer implementation
	6212655	1997-11-20	2001-04-03	Granted	1	IDDQ test solution for large asics
00037577	6/100/03	1008-03-03	7002-12-24	40 ta	Inited States of America	Method and apparatus for application of proximity correction with
					T .	Modular cell placement system with fast procedure for finding a
9/837589/	69/3///1./	199/-06-26	700/-02-30	Expired	Germany (Federal Republid levelizing cut point	levelizing cut point
11728366	7669155	2007-03-26	2010-02-23	Lapsed	United States of America	Generic Methodology To Support Chip Level Integration Of IP Core Instance Constraints In Integrated Circuits
11724143	2676773	2007-03-14	2010-03-09	Lapsed	United States of America	Trace optimization in flattened netlist by storing and retrieving intermediate results
11538187	7392496	2006-10-03	2008-06-24	lansed	United States of America	Device for avoiding timing violations resulting from process defects in a backfilled metal laver of an integrated circuit
077000		7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7				Mathematica alidiu and adoption and another minima minima and but had been been alidian
030623 <u>1</u> 0	9730306	1998-04-1/	2001-05-08	Granted	United States of America	Method and apparatus for minimization of process defects while routing
11509370	7590957	2006-08-24	2009-09-15	Lapsed	United States of America	Method and Apparatus for Fixing Best Case Hold Time Violations in an Integrated Circuit Design
979322989	69739620.7	1997-06-26	2009-10-14	Expired	Advanced Modular Cell I Germany (Federal Republiq Placement Optimization	Advanced Modular Cell Placement System With Affinity Driven Discrete Placement Optimization
11280879	7389484	2005-11-16	2008-06-17	Lapsed	United States of America	Method and apparatus for tiling memories in integrated circuit layout
11295351	7406669	2005-12-06	2008-07-29	Lapsed	United States of America	Timing constraints methodology for enabling clock reconvergence pessimism removal in extracted timing models
11256830	7739471	2005-10-24	2010-06-15	Lapsed	United States of America	High Performance Tiling For RRAM Memory
09892241	6588003	2001-06-26	2003-07-01	Granted	United States of America	Method of control cell placement for datapath macros in integrated circuit designs
11323401	7434198	2005-12-29	2008-10-07	Lapsed	United States of America	Method and computer program product for detecting potential failures in an integrated circuit design after optical proximity correction

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
11315959	7720556	2005-12-21	2010-05-18	Lapsed	United States of America	Web-Enabled solutions for Memory compilation to support pre-sales estimation of Memory Size, Performance and Power data for memory components
087978847		2008-08-14		Lapsed	European Patent	System and Method for Designing Integrated Circuits that Employ Adaptive Voltage and Scaling Optimization
11324105	7409660	2005-12-29	2008-08-05	Lapsed	United States of America	Method and end cell library for avoiding substrate noise in an integrated circuit
11116616	7240264	2005-04-28	2007-07-03	Granted	United States of America	Scan test expansion module
11136180	7360178	2005-05-24	2008-04-15	Lapsed	United States of America	Mixed-signal functions using R-cells
11125307	7305646	2005-05-09	2007-12-04	Granted	United States of America	Relocatable mixed-signal functions
11192526	7260801	2005-07-29	2007-08-21	Granted	United States of America	Delay computation speed up and incrementality
10990589	7155688	2004-11-17	2006-12-26	Granted	United States of America	Memory generation and placement
11013641	7210083	2004-12-16	2007-04-24	Granted	United States of America	System and method for implementing postponed quasi-masking test output compression in integrated circuit
11131990	7378386	2005-05-18	2008-02-05	pavde	United States of America	Methods for using checksums in X-tolerant test response compaction in scan-based testing of integrated circuits
11007036	2305077	7005 02 21	71 70 2002	- :	I Initad Ctatos of Amorica	Segmented addressable scan architecture and method for implementing
						Floorplan visualization method using gate count and gate density
11012741	7197735	2004-12-15	2007-03-27	Granted	United States of America	estimations
10894781	7415691	2004-07-20	2008-08-19	Lapsed	United States of America	Method and system for outputting a sequence of commands and data described by a flowchart
11008854	8098982	2004-12-09	2008-04-22	besde	Inited States of America	Accelerating PCB development and debug in advance of platform ASIC prototype samples
11246880	7467363	2005-10-07	2008-12-16	Lapsed	United States of America	Method for SRAM bitmap verification
10947618	7174524	2004-09-22	2007-02-06	Granted	United States of America	Method of floorplanning and cell placement for integrated circuit chip architecture with internal I/O ring
10830739	7219321	2004-04-23	2007-05-15	Granted	United States of America	Process and apparatus for memory mapping
10830542	7210113	2004-04-23	2007-04-24	Granted	United States of America	Process and apparatus for placing cells in an IC floorplan
10852902	7042242	2004-05-25	2006-05-09	Lapsed	United States of America	Built-in self test technique for programmable impedance drivers for RapidChip and ASIC drivers
10936016	7038257	2004-09-07	2006-05-02	Lapsed	United States of America	System and method for providing scalability in an integrated circuit
						Method for abstraction of manufacturing test access and control ports to support automated RTL manufacturing test insertion flow for reusable
11140392	7340700	2005-05-27	2008-03-04	Lapsed	United States of America	modules
10956862	7231623	2004-09-30	2007-06-12	Lapsed	United States of America	Netlist database
10794225	6931297	2004-03-05	2005-08-16	Lapsed	United States of America	Feature targeted inspection

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10848994	7117475	2004-05-18	2006-10-03	Lapsed	United States of America	Method and system for utilizing an isofocal contour to perform optical and process corrections
11006349	7373626	2004-12-06	2008-05-13	Lapsed	United States of America	Method and timing harness for system level static timing analysis
10740359	7039896	2003-12-18	2006-05-02	Lapsed	United States of America	Gradient method of mask edge correction
10859857	7065734	2004-06-02	2006-06-20	Lapsed	United States of America	Method of generating multiple hardware description language configurations for a phase locked loop from a single generic model for integrated circuit design
						Method for creating a JTAG tap controller in a slice for use during custom instance creation to avoid the need of a boundary scan synthesis
10847691	7360133	2004-05-18	2008-04-15	Lapsed	United States of America	tool
108/7692	7188330	2004-05-18	20-20-206	r co to	Inited States of America	Handling of unused coreware with embedded boundary scan chains to avoid the need of a boundary scan synthesis tool during custom instance
10767314	6888367	2004-01-28	2005-05-03	Lapsed	United States of America	Method and apparatus for testing integrated circuit core modules
10740284	7269803	2003-12-18	2007-09-11	Granted	United States of America	System and method for mapping logical components to physical locations in an integrated circuit design environment
10706127	7409602	2003-11-12	2008-08-05	Lapsed	United States of America	Methodology for debugging RTL simulations of processor based system on chip
09994299	6966020	2001-11-26	2005-11-15	Granted	United States of America	Identifying Faulty Programmable Interconnect Resources Of Field Programmable Gate Arrays
08866755	5983007	1997-05-30	1999-11-09	Expired	United States of America	Low Power Circuits Through Hazard Pulse Suppression
08853578	5966516	1997-05-09	1999-10-12	Expired	United States of America	Apparatus For Defining Properties In Finite-State Machines
08832487	5867416	1997-04-02	1999-02-02	Expired	United States of America	Efficient Frequency Domain Analysis Of Large Nonlinear Analog Circuits Using Compressed Matrix Storage
10697357	7107559	2003-10-29	2006-09-12	Lapsed	United States of America	Method of partitioning an integrated circuit design for physical design verification
10693075	7111269	2003-10-23	2006-09-19	Lapsed	United States of America	Comparison of two hierarchical netlist to generate change orders for updating an integrated circuit layout
10683369	7260803	2003-10-10	2007-08-21	Granted	United States of America	Incremental dummy metal insertions
10673721	7024637	2003-09-29	2006-04-04	Lapsed	United States of America	Functionality based package design for integrated circuit blocks
10633856	6988252	2003-08-04	2006-01-17	Lapsed	United States of America	Universal gates for ICs and transformation of netlists for their implementation
10106960	7017096	2002-03-26	2006-03-21	Lapsed	United States of America	Sequential Test Pattern Generation Using Clock-Control Design For Testability Structures
10952194	7231625	2004-09-28	2007-06-12	Granted	United States of America	Method and apparatus for use of hidden decoupling capacitors in an integrated circuit design
10620581	7743391	2003-07-15	2010-06-22	Lapsed	United States of America	Flexible Architecture Component (FAC) for Efficient Data Integration and Information Interchange using Web Services

			5	,		
10992031	7174532	2004-11-18	2007-02-06	Granted	United States of America	Method Of Making A Semiconductor Device By Balancing Shallow Trench Isolation Stress and Optical Proximity Effects
						Methods and systems for automatic verification of specification
10624347	7096440	2003-07-22	2006-08-22	Lapsed	United States of America	document to hardware design
09291157	6356861	1999-04-12	2002-03-12	Granted	United States of America	Deriving Statistical Device Models From Worst-Case Files
10704922	7082589	2003-11-10	2006-07-25	Lapsed	United States of America	Method of generating a schematic driven layout for a hierarchical integrated circuit design
						Method of parasitic extraction from a previously calculated capacitance
11015114	7185298	2004-12-17	2007-02-27	Granted	United States of America	solution
10649215	7076759	2003-08-26	2006-07-11	Lapsed	United States of America	Methodology for generating a modified view of a circuit layout
10453819	6948142	2003-06-02	2005-09-20	Lapsed	United States of America	Intelligent engine for protection against injected crosstalk delay
10757752	7065721	2004-01-14	2006-06-20	Lapsed	United States of America	Optimized bond out method for flip chip wafers
10425155	6728936	2003-04-29	2004-04-27	Granted	United States of America	Datapath bitslice technology
		7	9	-		Method Of Making A Semiconductor Device By Balancing Shallow Trench
094139974	13/234/	2005-11-14	7017-09-11	Lapsed	T	Isolation stress and Optical Proximity Effects
10452260	7899659	2003-06-02	2011-03-01	Granted	T	Recording and Displaying Logic Circuit Simulation Waveforms
10810294	7200832	2004-03-26	2007-04-03	Granted	United States of America	Macro cell for integrated circuit physical layer interface
09268902	7016794	1999-03-16	2006-03-21	Lapsed	United States of America	Floor plan development electromigration and voltage drop analysis tool
						Split and merge design flow concept for fast turnaround time of circuit
10339821	6898770	2003-01-09	2005-05-24	Granted	United States of America	layout design
10254616	6804811	2002-09-25	2004-10-12	Granted	United States of America	Process for layout of memory matrices in integrated circuits
10417706	7127698	2003-04-17	2006-10-24	Lapsed	United States of America	Method for reducing reticle set cost
09808510	6532572	2001-03-14	2003-03-11	Granted	United States of America	Method for estimating porosity of hardmacs
						Floor plan-based power bus analysis and design tool for integrated
09268867	6675139	1999-03-16	2004-01-06	Granted	United States of America	circuits
10285301	7322021	2002-10-31	2008-01-22	Lapsed	United States of America	Virtual path for interconnect fabric using bandwidth process
09684868	6829751	2000-10-06	2004-12-07	Lapsed	United States of America	Diagnostic architecture using FPGA core in system on a chip design
						Automated selection and placement of memory during design of an
10318623	7069523	2002-12-13	2006-06-27	Granted	United States of America	integrated circuit
10290019	6961915	2002-11-06	2005-11-01	Granted	United States of America	Design methodology for dummy lines
10210651	6857108	2002-07-31	2005-02-15	Lapsed	United States of America	Interactive representation of structural dependencies in semiconductor design flows
						Architecture and/or method for using input/output affinity region for
10241317	7043703	2002-09-11	2006-05-09	Lapsed	ヿ	flexible use of hard macro I/O buffers
10330929	7313508	2002-12-27	2007-12-25	Granted	United States of America	Process window compliant corrections of design layout
10166797	6735747	2002-06-10	2004-05-11	Lapsed	T	Pre-silicon verification path coverage
10108286	6842750	2002-03-27	2005-01-11	Lapsed	United States of America	Symbolic simulation driven netlist simplification

70         7020865         2003-06-24         2006-03-28         Lapsed         United States of America           34         6532431         2002-07-12         2003-09-11         Granted         United States of America           98         6532431         2002-07-10         2003-07-12         2003-07-13         6500-07-10           98         6701503         2002-07-14         2004-10-26         Lapsed         United States of America           19         6813758         2002-07-14         2004-11-02         Lapsed         United States of America           19         6813758         2002-07-12         2004-07-02         Lapsed         United States of America           10         6829754         2002-07-12         2004-11-02         Lapsed         United States of America           11         6757877         2001-07-07         2004-07-12         Granted         United States of America           12         6650045         2001-11-20         2003-01-12         Granted         United States of America           13         6648098         1200-10-16         2002-01-12         Granted         United States of America           14         6609238         2001-11-2         2003-01-12         Granted         United States of America	AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
6532431         2002-07-12         2003-03-11         Granted         United States of America (501565)           6810505         2002-07-10         2004-10-26         Lapsed         United States of America (571563)           68113503         2002-03-07         2004-10-26         Lapsed         United States of America (5715787)           68213754         2002-06-04         2004-10-07         Lapsed         United States of America (57167)           68213754         2002-06-04         2004-10-07         Lapsed         United States of America (57167)           6727877         2002-02-27         2004-06-29         Lapsed         United States of America (57167)           6550045         2001-11-30         2003-07-12         Granted (77164)         United States of America (57167)           65504807         2001-11-30         2003-07-15         Granted (771645)         United States of America (57167)           65504807         2001-10-30         2003-11-13         Granted (771645)         United States of America (57167)           6504346         2001-10-30         2003-11-12         Granted (771645)         United States of America (57167)           6508213         2001-06-15         2003-07-12         Granted (771645)         United States of America (57047)           6609238         2001-06-15         <	10602570	7020865	2003-06-24	2006-03-28	Lapsed	United States of America	Process for designing comparators and adders of small depth
6810505         2002-07-10         2004-10-26         Lapsed         United States of America (6701503)           6701503         2002-03-14         2004-03-02         Lapsed         United States of America (6829754)           6823754         2002-03-14         2004-11-07         Lapsed         United States of America (7702-04-04-04)           6823754         2002-03-14         2004-11-07         Lapsed         United States of America (7702-04-04-05-04-04-05-04-04-05-04-04-05-04-04-04-04-04-04-04-04-04-04-04-04-04-	10194134	6532431	2002-07-12	2003-03-11	Granted	United States of America	Ratio testing
6701503         2002-02-07         2004-03-02         Lapsed         United States of America (823754)           6813758         2002-03-14         2004-11-02         Lapsed         United States of America (823754)           6829754         2002-06-04         2004-12-07         Lapsed         United States of America (1402)           6757877         2002-02-27         2004-06-29         Lapsed         United States of America (1402)           6550045         2001-11-13         2003-01-12         Granted         United States of America (1402)           65504807         2001-11-30         2003-01-13         Granted (1402)         United States of America (1402)           65504907         2001-11-30         2003-11-18         Granted (1402)         United States of America (1402)           65504907         2001-10-30         2002-11-12         Granted (1402)         United States of America (1402)           65504908         2001-10-30         2003-11-12         Granted (1402)         United States of America (1402)           65504946         2001-06-15         2003-01-14         Granted (1402)         United States of America (1402)           6507937         2001-06-15         2003-01-14         Granted (1402)         United States of America (1402)           6507938         2001-06-15         2003-01-1		6810505	2002-07-10	2004-10-26	Lapsed	United States of America	Integrated circuit design flow with capacitive margin
6813758         2002-03-14         2004-11-02         Lapsed         United States of America           6829754         2002-06-04         2004-12-07         Lapsed         United States of America           6757877         2002-02-27         2004-06-29         Lapsed         United States of America           6341092         2001-11-13         2003-01-12         Granted         United States of America           6550045         2001-11-13         2003-01-15         Granted         United States of America           65504807         2001-11-13         2003-01-15         Granted         United States of America           6534406         2001-11-30         2003-01-12         Granted         United States of America           6539813         2001-10-30         2003-01-12         Granted         United States of America           650938         2001-10-15         2003-01-12         Granted         United States of America           650938         2001-02-15         2003-01-12         Granted         United States of America           650938         2001-02-15         2003-01-12         Granted         United States of America           650938         2001-02-15         2003-01-12         Granted         United States of America           650938         2	10072008	6701503	2002-02-07	2004-03-02	Lapsed	United States of America	Overlap remover manager
6529754         2002-06-04         2004-12-07         Lapsed         United States of America           6757877         2002-02-27         2004-06-29         Lapsed         United States of America           6541092         2000-12-11         2002-01-22         Granted         United States of America           6550045         2001-11-20         2003-04-15         Granted         United States of America           6551239         2001-11-13         2003-11-18         Granted         United States of America           659807         2001-03-06         2003-07-15         Granted         United States of America           6580813         2001-10-30         2004-01-1         Granted         United States of America           65808213         2001-03-16         2003-01-12         Granted         United States of America           65808213         2001-04-16         2003-01-12         Granted         United States of America           6507937         2001-06-19         2003-01-14         Granted         United States of America           6609238         2001-06-15         2003-01-14         Granted         United States of America           6539282         2001-02-15         2003-01-14         Granted         United States of America           6507937	10097419	6813758	2002-03-14	2004-11-02	Lapsed	United States of America	Optical proximity correction driven hierarchy
6757877         2002-02-27         2004-06-29         Lapsed         United States of America           6341092         2000-12-11         2002-01-22         Granted         United States of America           6550045         2001-11-20         2003-04-15         Granted         United States of America           6551239         2001-11-13         2003-11-18         Granted         United States of America           6549089         1938-06-29         2002-11-13         Granted         United States of America           654946         2001-10-30         2003-11-25         Granted         United States of America           6507937         2001-04-16         2003-07-22         Granted         United States of America           6507937         2001-06-15         2003-07-22         Granted         United States of America           6609238         2001-06-15         2003-07-12         Granted         United States of America           6609238         2001-06-15         2003-01-14         Granted         United States of America           6507937         2001-06-15         2003-01-14         Granted         United States of America           6507938         2001-06-15         2003-01-14         Granted         United States of America           6507587	10163208	6829754	2002-06-04	2004-12-07	Lapsed	United States of America	Method and system for checking for power errors in ASIC designs
6341092         2000-12-11         2002-01-22         Granted         United States of America           6550045         2001-11-20         2003-04-15         Granted         United States of America           6551239         2001-11-30         2003-11-18         Granted         United States of America           6480989         1998-06-29         2002-11-12         Granted         United States of America           6745358         2001-11-30         2004-06-01         Lapsed         United States of America           6745358         2001-11-30         2004-06-01         Lapsed         United States of America           6654946         2001-10-30         2003-11-25         Granted         United States of America           6558213         2001-02-15         2003-07-22         Granted         United States of America           6507937         2001-06-19         2003-01-14         Granted         United States of America           6507938         2001-06-15         2003-01-14         Granted         United States of America           6507937         2001-06-15         2003-01-14         Granted         United States of America           6507938         2000-10-02         2003-03-11         Granted         United States of America           6507938	10083411	6757877	2002-02-27	2004-06-29	Lapsed	United States of America	System and method for identifying and eliminating bottlenecks in integrated circuit designs
6550045         2001-11-20         2003-04-15         Granted         United States of America           6651239         2001-11-13         2003-11-18         Granted         United States of America           6594807         2001-03-06         2003-07-15         Granted         United States of America           6480989         1998-06-29         2002-11-12         Granted         United States of America           654946         2001-10-30         2003-11-25         Granted         United States of America           6589213         2001-04-16         2003-11-25         Granted         United States of America           6590294         2001-04-16         2003-01-22         Granted         United States of America           6507937         2001-06-19         2003-01-14         Granted         United States of America           6603238         2001-06-15         2003-01-14         Granted         United States of America           6532582         2000-05-18         2002-10-2         Granted         United States of America           6507937         2000-06-18         2003-08-19         Granted         United States of America           6532582         2000-10-01         2003-09-11         Granted         United States of America           6546538	09735233	6341092	2000-12-11	2002-01-22	Granted		Designing memory for testability to support scan capability in an asic design
6651239         2001-11-13         2003-11-18         Granted         United States of America           6594807         2001-03-06         2003-07-15         Granted         United States of America           6480989         1998-06-29         2002-11-12         Granted         United States of America           6745358         2001-10-30         2004-06-01         Lapsed         United States of America           65598213         2001-04-16         2003-11-25         Granted         United States of America           6598213         2001-04-16         2003-07-22         Granted         United States of America           6509238         2001-06-19         2003-01-14         Granted         United States of America           6609238         2001-06-15         2003-01-14         Granted         United States of America           6609238         2000-05-18         2002-10-22         Granted         United States of America           6507937         2000-06-18         2003-03-11         Granted         United States of America           6507938         2000-10-01         2003-04-08         Granted         United States of America           6532582         2000-10-01         2003-07-01         Granted         United States of America           6587990	09991574	6550045	2001-11-20	2003-04-15	Granted	United States of America	Changing clock delays in an integrated circuit for skew optimization
6651239         2001-11-13         2003-11-18         Granted         United States of America           6594807         2001-03-06         2003-07-15         Granted         United States of America           6480989         1998-06-29         2002-11-12         Granted         United States of America           654946         2001-10-30         2003-11-25         Granted         United States of America           6598213         2001-04-16         2003-07-22         Granted         United States of America           6480994         2001-04-16         2003-07-12         Granted         United States of America           6507937         2001-06-19         2002-11-12         Granted         United States of America           6470484         2001-06-15         2003-01-14         Granted         United States of America           6532582         2000-10-02         2003-01-14         Granted         United States of America           6507937         2000-05-18         2002-10-22         Granted         United States of America           6532582         2000-10-02         2003-04-08         Granted         United States of America           6587990         2000-10-01         2003-07-01         Granted         United States of America           654639							Direct transformation of engineering change orders to synthesized IC
6594807         2001-03-06         2003-07-15         Granted         United States of America Granted           6480989         1998-06-29         2002-11-12         Granted         United States of America Grades           6745358         2001-10-30         2004-06-01         Lapsed         United States of America Grades           6554946         2001-04-16         2003-07-22         Granted Granted Grades of America Grades         United States of America Grades           6507937         2001-02-15         2002-01-12         Granted Grades Grades of America Grades           6609238         2001-06-19         2003-01-14         Granted Grades of America Grades           6470484         2000-05-18         2002-10-14         Granted Granted Grades of America Grades           6532582         2000-05-18         2003-01-14         Granted Grades of America Grades           6530793         2000-10-02         2003-03-11         Granted Grades of America Grades           6530794         2000-10-02         2003-04-08         Granted Grades of America Grades           6519746         2000-10-01         2003-07-01         Granted Grades of America Grades           6425114         2000-10-10         2003-07-01         Granted Grades of America Grades           6308292         1998-12-08         Granted Grades Grades of A		6651239	2001-11-13		Granted	United States of America	chip designs
6480989         1998-06-29         2002-11-12         Granted         United States of America           6745358         2001-11-30         2004-06-01         Lapsed         United States of America           6554946         2001-10-30         2003-11-25         Granted         United States of America           6598213         2001-04-16         2003-07-22         Granted         United States of America           6480994         2001-02-15         2003-01-14         Granted         United States of America           6507937         2001-06-19         2003-01-14         Granted         United States of America           6609238         2001-06-15         2003-01-14         Granted         United States of America           6507937         2000-10-02         2003-01-1         Granted         United States of America           6532582         2000-10-02         2003-03-11         Granted         United States of America           6587990         2000-10-01         2003-04-08         Granted         United States of America           6550794         2000-10-01         2003-07-01         Granted         United States of America           6587990         2000-10-01         2003-07-03         Granted         United States of America           6766499		6594807	2001-03-06	2003-07-15	Granted	United States of America	Method for minimizing clock skew for an integrated circuit
6745358         2001-11-30         2004-06-01         Lapsed         United States of America           6654946         2001-10-30         2003-11-25         Granted         United States of America           6598213         2001-04-16         2003-07-22         Granted         United States of America           6480994         2001-02-15         2002-11-12         Granted         United States of America           6507937         2001-06-19         2003-01-14         Granted         United States of America           6470484         2000-05-18         2002-10-22         Granted         United States of America           6532582         2000-10-02         2003-03-11         Granted         United States of America           6546538         2000-00-12         2003-03-11         Granted         United States of America           6587990         2000-10-01         2003-04-08         Granted         United States of America           6425114         2000-10-13         2003-02-11         Granted         United States of America           6766499         2001-04-05         2004-07-20         Granted         United States of America           6028995         1998-12-08         2001-10-23         Granted         United States of America		6480989	1998-06-29	2002-11-12	Granted	United States of America	Integrated circuit design incorporating a power mesh
6654946         2001-10-30         2003-11-25         Granted         United States of America           6598213         2001-04-16         2003-07-22         Granted         United States of America           6480994         2001-02-15         2002-11-12         Granted         United States of America           6507937         2001-06-19         2003-01-14         Granted         United States of America           6470484         2000-05-18         2002-10-22         Granted         United States of America           6532582         2000-10-02         2003-03-11         Granted         United States of America           6546538         2000-03-10         2003-03-11         Granted         United States of America           6546538         2000-03-10         2003-07-01         Granted         United States of America           6546538         2000-10-01         2003-07-01         Granted         United States of America           6546538         2000-10-01         2003-07-01         Granted         United States of America           6546539         2000-10-10         2003-07-01         Granted         United States of America           6546499         2001-04-05         2004-07-20         Lapsed         United States of America           6308202		6745358	2001-11-30	2004-06-01	Lapsed	United States of America	Enhanced fault coverage
6598213         2001-04-16         2003-07-22         Granted         United States of America           6480994         2001-02-15         2002-11-12         Granted         United States of America           6507937         2001-06-19         2003-01-14         Granted         United States of America           6470484         2000-05-18         2002-10-22         Granted         United States of America           6532582         2000-10-02         2003-03-11         Granted         United States of America           6546538         2000-03-10         2003-03-11         Granted         United States of America           6546538         2000-03-10         2003-07-01         Granted         United States of America           6546538         2000-10-01         2003-07-01         Granted         United States of America           6546538         2000-10-01         2003-07-01         Granted         United States of America           6546539         2000-10-10         2003-07-01         Granted         United States of America           6546499         2001-04-05         2004-07-20         Lapsed         United States of America           602895         1998-03-31         2000-10-22         Granted         United States of America		6654946	2001-10-30	2003-11-25	Granted	United States of America	Interscalable interconnect
6480994         2001-02-15         2002-11-12         Granted         United States of America           6507937         2001-06-19         2003-01-14         Granted         United States of America           6609238         2001-06-15         2003-08-19         Granted         United States of America           6470484         2000-05-18         2002-10-22         Granted         United States of America           6532582         2000-10-02         2003-03-11         Granted         United States of America           6587990         2000-10-01         2003-04-08         Granted         United States of America           6587990         2000-10-10         2003-07-01         Granted         United States of America           6546534         2000-10-10         2003-02-11         Granted         United States of America           6546549         2001-04-05         2004-07-20         Lapsed         United States of America           6308292         1998-12-08         2001-10-22         Granted         United States of America           6028995         1998-03-31         2001-10-22         Granted         United States of America	09836129	6598213	2001-04-16	2003-07-22	Granted	United States of America	Static timing analysis validation tool for ASIC cores
6507937         2001-06-19         2003-01-14         Granted         United States of America           6609238         2001-06-15         2003-08-19         Granted         United States of America           6470484         2000-05-18         2002-10-22         Granted         United States of America           6532582         2000-10-02         2003-03-11         Granted         United States of America           6546538         2000-03-10         2003-04-08         Granted         United States of America           6587990         2000-10-01         2003-07-01         Granted         United States of America           6519746         2000-10-10         2003-07-01         Granted         United States of America           6766499         2001-04-05         2004-07-23         Granted         United States of America           6308292         1998-12-08         2001-10-23         Granted         United States of America           602895         1998-03-31         2000-02-22         Granted         United States of America	09788257	6480994	2001-02-15		Granted	United States of America	Balanced clock placement for integrated circuits containing megacells
6609238         2001-06-15         2003-08-19         Granted         United States of America           6470484         2000-05-18         2002-10-22         Granted         United States of America           6532582         2000-10-02         2003-03-11         Granted         United States of America           6546538         2000-03-10         2003-04-08         Granted         United States of America           6587990         2000-10-01         2003-07-01         Granted         United States of America           6519746         2000-10-10         2003-02-11         Granted         United States of America           6766499         2001-04-05         2004-07-20         Lapsed         United States of America           6308292         1998-12-08         2001-10-23         Granted         United States of America           6028995         1998-03-31         2000-02-22         Granted         United States of America	09885596	6507937	2001-06-19		Granted	United States of America	Method of global placement of control cells and hardmac pins in a datapath macro for an integrated circuit design
6609238         2001-06-15         2003-08-19         Granted         United States of America           6470484         2000-05-18         2002-10-22         Granted         United States of America           6532582         2000-10-02         2003-03-11         Granted         United States of America           6546538         2000-03-10         2003-04-08         Granted         United States of America           6587990         2000-10-01         2003-07-01         Granted         United States of America           6519746         2000-10-10         2003-02-11         Granted         United States of America           6766499         2001-04-05         2004-07-20         Lapsed         United States of America           6308292         1998-12-08         2001-10-23         Granted         United States of America           6028995         1998-03-31         2000-02-22         Granted         United States of America							Method of control cell placement to minimize connection length and cell
6470484         2000-05-18         2002-10-22         Granted         United States of America           6532582         2000-10-02         2003-03-11         Granted         United States of America           6546538         2000-03-10         2003-04-08         Granted         United States of America           6587990         2000-10-01         2003-07-01         Granted         United States of America           6425114         2000-10-10         2003-07-23         Granted         United States of America           6766499         2001-04-05         2004-07-20         Lapsed         United States of America           6028995         1998-12-08         2001-10-23         Granted         United States of America           6028995         1998-03-31         2000-02-22         Granted         United States of America	09882114	6609238	2001-06-15	2003-08-19	Granted		delay
6532582         2000-10-02         2003-03-11         Granted         United States of America           6546538         2000-03-10         2003-04-08         Granted         United States of America           6587990         2000-10-01         2003-07-01         Granted         United States of America           6519746         2000-10-10         2003-02-11         Granted         United States of America           6425114         2000-01-31         2002-07-23         Granted         United States of America           6766499         2001-04-05         2004-07-20         Lapsed         United States of America           6308292         1998-12-08         2001-10-23         Granted         United States of America           6028995         1998-03-31         2000-02-22         Granted         United States of America	09573806	6470484	2000-05-18	2002-10-22	Granted	United States of America	System and method for efficient layout of functionally extraneous cells
6546538         2000-03-10         2003-04-08         Granted         United States of America           6587990         2000-10-01         2003-07-01         Granted         United States of America           6519746         2000-10-10         2003-02-11         Granted         United States of America           6425114         2000-01-31         2002-07-23         Granted         United States of America           6766499         2001-04-05         2004-07-20         Lapsed         United States of America           6308292         1998-12-08         2001-10-23         Granted         United States of America           6028995         1998-03-31         2000-02-22         Granted         United States of America	09678481	6532582	2000-10-02	2003-03-11	Granted	United States of America	Method and apparatus for optimal critical netlist area selection
6587990         2000-10-01         2003-07-01         Granted         United States of America           6519746         2000-10-10         2003-02-11         Granted         United States of America           6425114         2000-01-31         2002-07-23         Granted         United States of America           6766499         2001-04-05         2004-07-20         Lapsed         United States of America           6308292         1998-12-08         2001-10-23         Granted         United States of America           6028995         1998-03-31         2000-02-22         Granted         United States of America	09523224	6546538	2000-03-10	2003-04-08	Granted	United States of America	Integrated circuit having on-chip capacitors for supplying power to portions of the circuit requiring high-transient peak power
6519746       2000-10-10       2003-02-11       Granted       United States of America         6425114       2000-01-31       2002-07-23       Granted       United States of America         6766499       2001-04-05       2004-07-20       Lapsed       United States of America         6308292       1998-12-08       2001-10-23       Granted       United States of America         6028995       1998-03-31       2000-02-22       Granted       United States of America	09678201	6587990	2000-10-01	2003-07-01	Granted	United States of America	Method and apparatus for formula area and delay minimization
6425114         2000-01-31         2002-07-23         Granted         United States of America           6766499         2001-04-05         2004-07-20         Lapsed         United States of America           6308292         1998-12-08         2001-10-23         Granted         United States of America           6028995         1998-03-31         2000-02-22         Granted         United States of America	06828960	6519746	2000-10-10	2003-02-11	Granted	United States of America	Method and apparatus for minimization of net delay by optimal buffer insertion
6766499         2001-04-05         2004-07-20         Lapsed         United States of America           6308292         1998-12-08         2001-10-23         Granted         United States of America           6028995         1998-03-31         2000-02-22         Granted         United States of America	09494605	6425114	2000-01-31	2002-07-23	Granted	United States of America	Systematic skew reduction through buffer resizing
6308292 12-08 2001-10-23 Granted United States of America 6028995 1998-03-31 2000-02-22 Granted United States of America	09828553	6766499	2001-04-05	2004-07-20	Lapsed	United States of America	Buffer cell insertion and electronic design automation
6028995 1998-03-31 2000-02-22 Granted United States of America	09207191	6308292	1998-12-08	2001-10-23	Granted	United States of America	File driven mask insertion for automatic test equipment test pattern generation
	09052914	6028995	1998-03-31	2000-02-22	Granted	United States of America	Method of determining delay in logic cell models

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09972100	6792579	2001-10-05	2004-09-14	Lapsed	United States of America	Spice to verilog netlist translator and design methods using spice to verilog and verilog to spice translation
						Method for generating format-independent electronic circuit
08862233	5995730	1997-05-23	1999-11-30	Expired	United States of America	representations
08940912	5903577	1997-09-30	1999-05-11	Expired	United States of America	Method and apparatus for analyzing digital circuits
08829520	5977574	1997-03-28	1999-11-02	Expired	United States of America	High density gate array cell architecture with sharing of well taps between cells
						4K derating scheme for propagation delay and setup/hold time
09515250	6484297	2000-02-29	2002-11-19	Granted	United States of America	computation
00045100	077070	1000 00 30	000.		coincom A go softer 3 postial I	Estimation of voltage drop and current densities in ASIC power supply
09017378	6202196	1998-02-03	2000 02 22	Granted		Method for optimizing routing mesh segment width
						Placement and routing of circuits using a combined processing/buffer
09113995	6714903	1998-07-10	2004-03-30	Granted	United States of America	
08964997	6292924	1997-11-05	2001-09-18	Granted	United States of America	Modifying timing graph to avoid given set of paths
						Method of selecting and synthesizing metal interconnect wires in
0900/242	6189131	1998-01-14	2001-02-13	Granted	Т	Integrated circuits
09344169	7596483	1999-06-24	2009-09-29	Lapsed	United States of America	Determining Timing of Integrated Circuits
	5698873	1996-03-08	1997-12-16	Expired	United States of America	High density gate array base cell architecture
08906945	6068662		2000-05-30	Expired	United States of America	Method and apparatus for congestion removal
	6186676		2001-02-13	Expired	United States of America	Method and apparatus for determining wire routing
	6058254		2000-05-02	Expired	United States of America	Method and apparatus for vertical congestion removal
09062432	6247167	1998-04-17	2001-06-12	Granted	United States of America	Method and apparatus for parallel Steiner tree routing
						Method for using built in self test to characterize input-to-output delay
	5822228	1997-05-27	1998-10-13	Expired	United States of America	time of embedded cores and other integrated circuits
08798880	5930500	1997-02-11	1999-07-27	Expired	United States of America	Parallel processor implementation of net routing
08798648	5859782	1997-02-11	1999-01-12	Expired	United States of America	Efficient multiprocessing for cell placement of integrated circuits
	5898705	1996-12-23	1999-04-27	Expired	United States of America	Method for detecting bus shorts in semiconductor devices
08735450	5880377	1996-10-15	1999-03-09	Expired	United States of America	Method for low velocity measurement of fluid flow
08772400	5974248	1996-12-23	1999-10-26	Expired	United States of America	Intermediate test file conversion and comparison
08641444	2808900	1996-04-30	1998-09-15	Expired	United States of America	Memory having direct strap connection to power supply
08672473	5971588	1996-06-78	1999-10-26	Evoired	Inited States of America	Advanced modular cell placement system with optimization of cell neighborhood system
				5		Advanced modular cell placement system with minimizing maximal cut
08672333	5835381	1996-06-28	1998-11-10	Expired	United States of America	driven affinity system
09871129	6463572	2001-05-31	2002-10-08	Granted	United States of America	IC timing analysis with known false paths
09882899	6581194	2001-06-15	2003-06-17	Granted	United States of America	Method for reducing simulation overhead for external models
08434660	5619420	1995-05-04	1997-04-08	Expired	United States of America	Semiconductor cell having a variable transistor width

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08477490	5703788	1995-06-07	1997-12-30	Expired	United States of America	Configuration management and automated test system ASIC design software
08683287	5812416	1996-07-18	1998-09-22	Expired	United States of America	Integrated circuit design decomposition
		1				Microelectronic integrated circuit including hexagonal CMOS NAND gate
08396541	6005264	1995-03-01	1999-12-21	Expired	United States of America	device
08377844	5644498	1995-01-25	1997-07-01	Expired	United States of America	Timing shell generation through netlist reduction
08367556	5665989	1995-01-03	1997-09-09	Expired	United States of America	Programmable microsystems in silicon
08580908	5990502	1995-12-29	1999-11-23	Expired	United States of America	High density gate array cell architecture with metallization routing tracks having a variable pitch
				5		
					:	Optimization processing for integrated circuit physical design automation system using optimally switched fitness improvement
08229616	6493658	1994-04-19	2002-12-10	Granted	United States of America	algorithms
08229949	5682322	1994-04-19	1997-10-28	Expired	United States of America	Optimization processing for integrated circuit physical design automation system using chaotic fitness improvement method
08306189	5638293	1994-09-13	1997-06-10	Expired	United States of America	Optimal pad location method for microelectronic circuit cell placement
08451177	5898595	1995-05-26	1999-04-77	Fxpired	United States of America	Automated generation of megacells in an integrated circuit design system
7.715.00	c c c c c c c c c c c c c c c c c c c	1777 07 50	12.00 00.00	Police	סווונכת סומנכז מו עוווכו וכמ	
09879841	6868535	2001-06-12	2005-03-15	Lapsed	United States of America	Method and apparatus for optimizing the timing of integrated circuits
09842350	6470487	2001-04-25	2002-10-22	Granted	United States of America	Parallelization of resynthesis
09841825	6553551	2001-04-25	2003-04-22	Granted	United States of America	Timing recomputation
09833142	6453453	2001-04-11	2002-09-17	Granted	United States of America	Process for solving assignment problems in integrated circuit designs with unimodal object penalty functions and linearly ordered set of boxes
						Congestion based cost factor computing apparatus for integrated circuit
08229624	5914887	1994-04-19	1999-06-22	Expired	United States of America	physical design automation system
09804939	6505336	2001-03-13	2003-01-07	Lapsed	United States of America	Channel router with buffer insertion
09849691	7076406	2001-05-04	2006-07-11	Lapsed	United States of America	Minimal bends connection models for wire density calculation
13058176	8539424	2011-02-08	2013-09-17	Lapsed	United States of America	SYSTEM AND METHOD FOR DESIGNING INTERGRATED CIRCUITS THAT EMPLOY ADAPTIVE VOLTAGE SCALING OPTIMIZATION
08672235	2808899	1996-06-28	1998-09-15	Expired	United States of America	Advanced modular cell placement system with cell placement crystallization
						Advanced modular cell placement system with dispersion-driven
08672652	5870312	1996-06-28	1999-02-09	Expired	United States of America	levelizing system
08672334	5914888	1996-06-28	1999-06-22	Expired	United States of America	Advanced modular cell placement system with coarse overflow remover

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08672936	5963455	1996-06-28	1999-10-05	Expired	United States of America	Advanced modular cell placement system with functional sieve optimization technique
08672725	5831863	1996-06-28	1998-11-03	Expired	United States of America	Advanced modular cell placement system with wire length driven affinity system
08672534	5867398	1996-06-28	1999-02-02	Expired	United States of America	Advanced modular cell placement system with density driven capacity penalty system
08677335	5897688	1996-06-28	1999-04-06	Fxnired	United States of America	Advanced modular cell placement system with iterative one dimensional preplacement optimization
60980980	5796265	1996-02-29	1998-08-18	Expired	United States of America	Method for metal delay testing in semiconductor devices
	6934410	2001-06-12	2005-08-23	Lapsed	United States of America	Mask correction for photolithographic processes
08586174	5787114	1996-01-17	1998-07-28	Expired	United States of America	Loop-back test system and method
08545879	5668745	1995-10-20	1997-09-16	Expired	United States of America	Method and apparatus for testing of semiconductor devices
09820059	6487697	2001-03-28	2002-11-26	Granted	United States of America	Distribution dependent clustering in buffer insertion of high fanout nets
08560834	5835378	1995-11-20	1998-11-10	Expired	United States of America	Computer implemented method for leveling interconnect wiring density in a cell placement for an integrated circuit chip
08560588	5712793	1995-11-20	1998-01-27	Expired	United States of America	Physical design automation system and process for designing integrated circuit chips using fuzzy cell clusterization
08477827	5663017	1995-06-07	1997-09-02	Expired	United States of America	Optical corrective techniques with reticle formation and reticle stitching to provide design flexibility
08517451	5864165	1995-08-21	1999-01-26	Expired	United States of America	Triangular semiconductor NAND gate
09802043	6545288	2001-03-08	2003-04-08	Granted	United States of America	Gridless router using maze and line probe techniques
08525839	5699265	1995-09-08	1997-12-16	Expired	United States of America	Physical design automation system and process for designing integrated circuit chips using multiway partitioning with constraints
08229954	5815403	1994-04-19	1998-09-29	Expired	United States of America	Fail-safe distributive processing method for producing a highest fitness cell placement for an integrated circuit chip
08306182	5619419	1994-09-13	1997-04-08	Expired	United States of America	Method of cell placement for an itegrated circuit chip comprising integrated placement and cell overlap removal
09837492	6526553	2001-04-18	2003-02-25	Granted	United States of America	Chip core size estimation
08268920	5568395	1994-06-29	1996-10-22	Expired	United States of America	Modeling and estimating crosstalk noise and detecting false logic
11376781	7577928	2006-03-15	2009-08-18	Lapsed	United States of America	Verification of an Extracted Timing Model File
08668064	5867395	1996-06-19	1999-02-02	Expired	United States of America	Gate netlist to register transfer level conversion tool
08616070	5638380	1996-03-14	1997-06-10	Expired	United States of America	Protecting proprietary asic design information using boundary scan on selective inputs and outputs
08611325	5903578	1996-03-08	1999-05-11	Expired	United States of America	Test shells for protecting proprietary information in asic cores
08661186	5691910	1996-06-10	1997-11-25	Expired	United States of America	Generic gate level model for characterization of glitch power in logic cells

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08671699	5870311	1996-06-28	1999-02-09	Expired	United States of America	Advanced modular cell placement system with fast procedure for finding a levelizing cut point
	6292931	1998-02-20	2001-09-18	Granted	United States of America	RTL analysis tool
08560848	5909376	1995-11-20	1999-06-01	Expired	United States of America	Physical design automation system and process for designing integrated circuit chips using highly parallel sieve optimization with multiple jiggles
08491433	5825659	1995-06-16	1998-10-20	Expired	United States of America	Method for local rip-up and reroute of signal paths in an IC design
08683396	5903475	1996-07-18	1999-05-11	Expired	United States of America	System simulation for testing integrated circuit models
08545462	2968995	1995-10-19	1997-09-02	Expired	United States of America	Defect isolation using scan-path testing and electron beam probing in multi-level high density asics
11765691	7849422	2007-06-20	2010-12-07	Granted	United States of America	Efficient Cell Swapping Algorithm for Leakage Power Reduction in A Multi-Threshold Voltage Process
09879846	6611953	2001-06-12	2003-08-26	Granted	United States of America	Mask correction optimization
09062205	6289495	1998-04-17	2001-09-11	Granted	United States of America	Method and apparatus for local optimization of the global routing
11634683	7546560	2006-12-06	2009-06-09	Lapsed	United States of America	Optimization of Flipflop Initialization Structures with Respect to Design Size and Design Closure Effort from RTL to Netlist
41680	ZL 200610084168.0	2006-04-06	2010-05-12	Lapsed	China	Integrated Circuit With Relocatable Processor Hardmac
09841824	6637016	2001-04-25	2003-10-21	Granted	United States of America	Assignment of cell coordinates
09885589	6550044	2001-06-19	2003-04-15	Granted	United States of America	Method in integrating clock tree synthesis and timing optimization for an integrated circuit design
11321260	8280872	2005-12-29	2009-01-20	head	Inited States of America	Method and Computer Program Product for Trimming the Analysis of Physical Layout Versus Schematic Design Comparison
000		000	27 10 20 20 20 20 20 20 20 20 20 20 20 20 20	200		Method and computer program for spreading trace segments in an
11271991	7325216	2005-11-09	2008-01-29	Lapsed	United States of America	Method and computer program for spreading trace segments in an integrated circuit package design
08230383	6155725	1994-04-19	2000-12-05	Granted	United States of America	Cell placement representation and transposition for integrated circuit physical design automation system
11247630	7441210	2005-10-11	2008-10-21	Lapsed	United States of America	On-the-fly RTL instructor for advanced DFT and design closure
08441539	5768130	1995-05-15	1998-06-16	Expired	United States of America	Method of calculating macrocell power and delay values
12072478	8539411	2008-02-26	2013-09-17	hansed	United States of America	Multiple Derating Factor Sets for Delay Calculation and Library Generation in Multi-Corner STA Sign-Off Flow
	6260183	1998-04-17	2001-07-10	Granted	United States of America	Method and apparatus for coarse global routing
2011522952		2008-08-14		Abandoned	Japan	System and Method for Designing Integrated Circuits that Employ Adaptive Voltage and Scaling Optimization
11244486	7370309	2005-10-05	2008-05-06	Lapsed	United States of America	Method and computer program for detailed routing of an integrated circuit design with multiple routing rules and net constraints
08907183	6182269	1997-08-06	2001-01-30	Expired	United States of America	Method and device for fast and accurate parasitic extraction

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
030262091	60334275.2	2003-11-14	2010-09-22	Granted	Method and System Germany (Federal Republid Proximity Correction	Method and System for Classifying an Integrated Circuit for Optical Proximity Correction
						Method and apparatus for indentifying causes of poor silicon-to-
09848489	6493851	2001-05-03	2002-12-10	Granted	United States of America	simulation correlation
981064298	69830782.8	1998-04-08	2005-07-06	Granted	Germany (Federal Republid	Germany (Federal RepublidOptical Proximity Correction Method And Apparatus
11204670	7469398	2005-08-16	2008-12-23	Lapsed	United States of America	IP placement validation
						Automatic generation of timing constraints for the validation/signoff of
11478044	7490307	2006-06-29	2009-02-10	Lapsed	United States of America	test structures
11732092	7496867	2007-04-02	2009-02-24	Lapsed	United States of America	Cell Library Management for Power Optimization
11258738	7401313	2005-10-26	2008-07-15	Lapsed	United States of America	Method and apparatus for controlling congestion during integrated circuit design resynthesis
						Method and system for converting netlist of integrated circuit between
11257206	7380223	2005-10-24	2008-05-27	Lapsed	United States of America	libraries
09027429	6378123	1998-02-20	2002-04-23	Granted	United States of America	Method of handling macro components in circuit design synthesis
09027283	6295636	1998-02-20	2001-09-25	Granted	United States of America	RTL analysis for improved logic synthesis
						System and Method for Designing Integrated Circuits that Employ
098137820	1406147	2009-11-06	2013-08-21	Lapsed	Taiwan	Adaptive Voltage and Scaling Optimization
11194299	7464345	2005-08-01	2008-12-09	Lapsed	United States of America	Resource estimation for design planning
09027438	6421818	1998-02-20	2002-07-16	Granted	United States of America	Efficient top-down characterization method
						Method of generating an optimal clock buffer set for minimizing clock
09876736	6442737	2001-06-06	2002-08-27	Granted	United States of America	skew in balanced clock trees
11465662	7480881	2006-08-18	2009-01-20	Lapsed	United States of America	Method and Computer Program for Static Timing Analysis with Delay De- Rating and Clock Conservatism Reduction
08409191	6345378	1995-03-23	2002-02-05	Granted	United States of America	Synthesis shell generation and use in ASIC design
11099772	7313775	2005-04-06	2007-12-25	Granted	United States of America	Integrated circuit with relocatable processor hardmac
11176514	7451426	2005-07-07	2008-11-11	Lapsed	United States of America	Application specific configurable logic IP
						Yield-limiting design-rules-compliant pattern library generation and
11323468	7458060	2005-12-30	2008-11-25	Lapsed		layout inspection
11074173	7299431	2005-03-07	2007-11-20	Granted	United States of America	Method for tracing paths within a circuit
, , , , , , , , , , , , , , , , , , ,			9			Use of configurable mixed-signal building block functions to accomplish
11133815	/4/8354	7002-02-70	2009-01-13	Granted	United States of America	custom tunctions
11205365	7512918	2005-08-17	2009-03-31	Lapsed	United States of America	Multimode Delay Analysis for Simplifying Integrated Circuit Design Timing Models
11000104	7200826	2004-11-30	2007-04-03	Granted	United States of America	RRAM memory timing learning tool
11061292	7202656	2005-02-18	2007-04-10	Granted	United States of America	Methods and structure for improved high-speed TDF testing using on- chip PLL
11036822	7207021	2005-01-14	2007-04-17	Granted	United States of America	Method for estimating a frequency-based ramptime limit

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
11244530	7415687	2005-10-05	2008-08-19	Lapsed	United States of America	Method and computer program for incremental placement and routing with nested shells
10936202	7194717	2004-09-08	2007-03-20	Granted	United States of America	Compact custom layout for RRAM column controller
10929218	7191424	2004-08-30	2007-03-13	Granted	United States of America	Special tie-high/low cells for single metal layer route changes
11324084	7617427	2005-12-29	2009-11-10	Lapsed	United States of America	Method and Apparatus for Detecting Defects in Integrated Circuit Die from Simulation of Statistical Outlier Signatures
10914921	7168055	2004-08-10	2007-01-23	Granted	United States of America	Method and apparatus for detecting nets physically changed and electrically affected by design ECO
10186263	7127692	2002-06-27	2006-10-24	Granted	United States of America	Timing abstraction and partitioning strategy
10984115	7380228	2004-11-08	2008-05-27	Lapsed	United States of America	Method of associating timing violations with critical structures in an integrated circuit design
10947498	7149989	2004-09-22	2006-12-12	Granted	United States of America	Method of early physical design validation and identification of texted metal short circuits in an integrated circuit design
11204669	7299446	2005-08-16	2007-11-20	Granted	United States of America	Enabling efficient design reuse in platform ASICs
11243839	7406671	2005-10-05	2008-07-29	Lapsed	United States of America	Method for performing design rule check of integrated circuit
10862049	7223616	2004-06-04	2007-05-29	Granted	United States of America	Test structures in unused areas of semiconductor integrated circuits and methods for designing the same
10975981	7181712	2004-10-27	2007-02-20	Granted	United States of America	Method of optimizing critical path delay in an integrated circuit design
						METHOD AND APPARATUS OF CORE TIMING PREDICTION OF CORE
11413236	7739639	2006-04-28	2010-06-15	Lapsed	United States of America	LOGIC IN THE CHIP-LEVEL IMPLEMENTATION PROCESS THROUGH AN OVER-CORE WINDOW ON A CHIP-LEVEL ROUTING LAYER
						System And Method For Implementing Multiple Instantiated
10817419	7620743	2004-04-01	2009-11-17	Lapsed	United States of America	Configurable Peripherals In A Circuit Design
10794683	7264906	2004-03-05	2007-09-04	Granted	United States of America	OPC based illumination optimization with mask error constraints
11165778	7178121	2005-06-24	2007-02-13	Granted	United States of America	Method and computer program for estimating speed-up and slow-down net delays for an integrated circuit design
09885896	6650139	2001-06-20	2003-11-18	Lapsed	United States of America	Modular collection of spare gates for use in hierarchical integrated circuit design process
10819254	7185301	2004-04-06	2007-02-27	Granted	United States of America	Generic method and apparatus for implementing source synchronous interface in platform ASIC
11257289	7404166	2005-10-24	2008-07-22	Lapsed	United States of America	Method and system for mapping netlist of integrated circuit to design
10694208	7036102	2003-10-27	2006-04-25	Lapsed	United States of America	Process and apparatus for placement of cells in an IC during floorplan creation
11257470	7493519	2005-10-24	2009-02-17	Lapsed	United States of America	RRAM Memory Error Emulation
11311388	7415686	2005-12-19	2008-08-19	Lapsed	United States of America	Memory timing model with back-annotating
11239977	7340706	2005-09-30	2008-03-04	Lapsed	United States of America	Method and system for analyzing the quality of an OPC mask

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10732395	7328417	2003-12-09	2008-02-05	Granted	United States of America	Cell-based method for creating slotted metal in semiconductor designs
11054460	7028274	2005-02-09	2006-04-11	Lapsed	United States of America	RRAM backend flow
11113615	7373629	2005-04-25	2008-05-13	Granted	United States of America	
11324082	7334204	2005-12-29	2008-02-19	Lapsed	United States of America	System for avoiding false path pessimism in estimating net delay for an integrated circuit design
						Method of interconnect for multi-slot metal-mask programmable
	7292063	2005-05-02	2007-11-06	Lapsed	United States of America	relocatable tunction placed in an I/O region
	7243324	2005-01-24	2007-07-10	Granted	United States of America	Method of buffer insertion to achieve pin specific delays
	7207026	2004-11-16	2007-04-17	Granted	United States of America	Memory tiling architecture
11037306	7299435	2005-01-18	2007-11-20	Granted	United States of America	Frequency dependent timing margin
						Method and BIST architecture for fast memory testing in platform-based
10999493	7216278	2004-11-30	2007-05-08	Granted	United States of America	integrated circuit
						Method for Generalizing Design Attributes in a Design Capture
	7496861	2005-11-30	2009-02-24	Lapsed	United States of America	Environment
11005690	7424690	2004-12-07	2008-09-09	Lapsed	United States of America	Interconnect integrity verification
,			,			System for performing automatic test pin assignment for a
11016192	7290194	2004-12-17	2007-10-30	Lapsed	United States of America	programmable device
11002576	7/03577	2004-12-01	2009-02-17	7000	Inited States of America	Automatic Recognition of Geometric Points in a Target IC Design for OPC Mask Quality Calculation
11071673	7331031	2004 12 01		Lapsed	United States of America	Method for describing and deploying design platform sets
770, 1077	TOTTO	2007-007	77-70-007	гарэсп	Office States of Afficiaca	יויכנייסע יסן מכזכויסיים מוא מכאוס יים מכיים אינים אינים מכיים
						Process for designing base platforms for IC design to permit resource
10976518	7216323	2004-10-29	2007-05-08	Granted	United States of America	recovery and flexible macro placement, base platform for I.Cs, and process of creating ICs
						Method and system of generic implementation of sharing test pins with
10988081	7181359	2004-11-12	2007-02-20	Granted	United States of America	I/O cells
10106432	6934597	2002-03-26	2005-08-23	Lapsed	United States of America	Integrated circuit having integrated programmable gate array and method of operating the same
						Automatic generation of correct minimal clocking constraints for a
11151043	7380229	2005-06-13	2008-05-27	Lapsed	United States of America	semiconductor product
11056838	2494753	2005-02-11	V6-60-600c	70000	Inited States of America	Method and systems for utilizing simplified resist process models to nerform outical and process corrections
	7168052	2007-06-23	2002 05 21	Granted	United States of America	Vield driven memory placement system
	7334206	2004-12-13	2008-02-19	Granted	United States of America	Cell builder for different layer stacks
10971911	7979833	2004-10-23	2011-07-12	Granted	United States of America	Debugging Simulation Of A Circuit Core Using Pattern Recorder, Player & Checker
11100986	7398489	2005-04-06	2008-07-08	Lapsed	United States of America	Advanced standard cell power connection

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10902987	7331028	2004-07-30	2008-02-12	Lapsed	United States of America	Engineering change order scenario manager
10952213	7152012	2004-09-28	2006-12-19	Granted	United States of America	Four point measurement technique for programmable impedance drivers RapidChip and ASIC devices
10946274	7272814	2004-09-20	2007-09-18	Granted	United States of America	Reconfiguring a RAM to a ROM using layers of metallization
1020117003375	10-1471237	2008-08-14	2014-12-03	Lapsed	Korea, Republic of (KR)	System and Method for Designing Integrated Circuits that Employ Adaptive Voltage and Scaling Optimization
2008801311778	10 2160054	2008-08-14	2014-05-07	Lapsed	China	System and Method for Designing Integrated Circuits that Employ Adaptive Voltage and Scaling Optimization
11438644	7703059	2006-05-22	2010-04-20	Lapsed	United States of America	METHOD AND APPARATUS FOR AUTOMATIC CREATION AND PLACEMENT OF A FLOOR-PLAN REGION
09022353	6239609	1998-02-11	2001-05-29	Granted	United States of America	Reduced voltage quiescent current test methodology for integrated circuits
10516583	7412343	2005-03-24	2008-08-12	Granted	United States of America	Method For Delay-Fault Testing In Field Programmable Gate Arrays
10879768	7181710	2004-06-28	2007-02-20	Granted	United States of America	Device for estimating cell delay from a table with added voltage swing
10728036	7058909	2003-12-03	2006-06-06	Lapsed	United States of America	Method of generating an efficient stuck-at fault and transition delay fault truncated scan test pattern for an integrated circuit design
10832226	7606692	2004-04-26	2009-10-20	Lapsed	United States of America	Gate-level netlist reduction for simulating target modules of a design
11126880	7272802		2007-09-18	Granted	United States of America	R-cells containing CDM clamps
11061581	7228516		2007-06-05	Granted	United States of America	Negative bias temperature instability modeling
11129547	7373622	2005-05-13	2008-05-13	Granted	United States of America	Relocatable built-in self test (BIST) elements for relocatable mixed-signal elements
11305542	7406675	2005-12-16	2008-07-29	Lapsed	United States of America	Method and system for improving aerial image simulation speeds
040213241		2004-09-08		Application	European Patent	Flexible Design of Memory use in Integrated Circuits
11079998	7263678	2005-03-15	2007-08-28	Granted	United States of America	Method of identifying floorplan problems in an integrated circuit layout
						Method of estimating a total path delay in an integrated circuit design
10994114	7213223	2004-11-19	2007-05-01	Granted	United States of America	with stochastically weighted conservatism
11012618	7260814	2004-12-14	2007-08-21	Granted	United States of America	OPC edge correction based on a smoothed mask design
10928799	7111267	2004-08-27	2006-09-19	Lapsed	United States of America	Process and apparatus to assign coordinates to nodes of logical trees without increase of wire lengths
10992999	7257791	2004-11-19	2007-08-14	Granted	United States of America	Multiple buffer insertion in global routing
11015123	7231626	2004-12-17	2007-06-12	Granted	United States of America	Method of implementing an engineering change order in an integrated circuit design by windows
10903836	7174526	2004-07-30	2007-02-06	Granted	United States of America	Accurate density calculation with density views in layout databases

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10946422	7332917	2004-09-21	2008-02-19	Lapsed	United States of America	Method for calculating frequency-dependent impedance in an integrated circuit
11032720	7234122	2005-01-10	2007-06-19	Granted	United States of America	Three-dimensional interconnect resistance extraction using variational method
10954907	7106074	2004-09-30	2006-09-12	Lapsed	United States of America	Technique for measurement of programmable termination resistor networks on rapidchip and ASIC devices
10859874	7412678	2004-06-02	2008-08-12	Lapsed	United States of America	Method and computer program for management of synchronous and asynchronous clock domain crossing in integrated circuit design
10901841	7062737	2004-07-28	2006-06-13	Lapsed	United States of America	Method of automated repair of crosstalk violations and timing violations in an integrated circuit design
10828408	7219317	2004-04-19	2007-05-15	Granted	United States of America	Method and computer program for verifying an incremental change to an integrated circuit design
10800219	7325222	2004-03-12	2008-01-29	Lapsed	United States of America	Method and apparatus for verifying the post-optical proximity corrected mask wafer image sensitivity to reticle manufacturing errors
10824509	7103858	2004-04-14	2006-09-05	Lapsed	United States of America	Process and apparatus for characterizing intellectual property for integration into an IC platform environment
10803516	7398486	2004-03-17	2008-07-08	Lapsed	United States of America	Method and apparatus for performing logical transformations for global routing
11287927	7254761	2005-11-28	2007-08-07	Granted	United States of America	Platform ASIC reliability
09034658	6175953	1998-03-03	2001-01-16	Granted	United States of America	Method and apparatus for general systematic application of proximity correction
10688460	7111264	2003-10-17	2006-09-19	Lapsed	United States of America	Process and apparatus for fast assignment of objects to a rectangle
10793055	7131103	2004-03-04	2006-10-31	Lapsed	United States of America	Conductor stack shifting
10724851	7584460	2003-12-01	2009-09-01	Lapsed	United States of America	Process and Apparatus for Abstracting IC Design Files
10718291	7003753	2003-11-19	2006-02-21	Lapsed	United States of America	Method of generating a physical netlist for a hierarchical integrated circuit design
10996074	7305634	2004-11-23	2007-12-04	Granted	United States of America	Method to selectively identify at risk die based on location within the reticle
11550448	7610568	2006-10-18	2009-10-27	Lapsed	United States of America	Methods And Apparatus For Making Placement Sensitive Logic Modifications
0629090	6550042	2000-09-11	2003-04-15	Lapsed	United States of America	Hardware/Software Co-Synthesis Of Heterogeneous Low-Power And Fault-Tolerant Systems-On-A-Chip
2003297248	5143994	2003-08-21	2012-11-30	Lapsed	Japan	Automatic Recognition of an Optically Periodic Structure in an Integrated Circuit Design
10228444	6874108	2002-08-27	2005-03-29	Granted	United States of America	Fault Tolerant Operation Of Reconfigurable Devices Utilizing An Adjustable System Clock

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
08975250	6182270	1997-11-20	2001-01-30	Granted	United States of America	Low-Displacement Rank Preconditioners For Simplified Non-Linear Analysis Of Circuits And Other Devices
09633795	6640324	2000-08-07	2003-10-28	Lapsed	United States of America	Boundary Scan Chain Routing
10650296	7039891	2003-08-27	2006-05-02	Granted	United States of America	Method of clock driven cell placement and clock tree synthesis for integrated circuit design
10700790	7003421	2003-11-03	2006-02-21	Lapsed	United States of America	VDD over and undervoltage measurement techniques using monitor cells
09138702	6345240	1998-08-24	2002-02-05	Granted	United States of America	Device And Method For Parallel Simulation Task Generation And Distribution
10719787	7003739	2003-11-21	2006-02-21	Lapsed	United States of America	Method and apparatus for finding optimal unification substitution for formulas in technology library
10621737	7082593	2003-07-17	2006-07-25	Lapsed	United States of America	Method and apparatus of IC implementation based on C++ language description
10664636	9208077	2003-09-19	2010-04-20	Lapsed	United States of America	User Interface Software Development Tool and Method for Enhancing the Sequencing of Instructions within a Superscalar Microprocessor Pipeline by Displaying and Manipulating Instructions in the Pipeline
10632622	7007259	2003-07-31	2006-02-28	Granted	United States of America	Method for providing clock-net aware dummy metal using dummy regions
10748068	7055117	2003-12-29	2006-05-30	Lapsed	United States of America	System and Method for Debugging System-On-Chips Using Single Or N-Cycle Stepping
09433702	6493848	1999-11-03	2002-12-10	Granted	United States of America	Rate Equation Method And Apparatus For Simulation Of Current In A MOS Device
09199018	6301688	1998-11-24	2001-10-09	Granted	United States of America	Insertion Of Test Points In RTL Designs
10659138	7028276	2003-09-10	2006-04-11	Lapsed	United States of America	First time silicon and proto test cell notification
10696105	7062739	2003-10-29	2006-06-13	Lapsed	United States of America	Gate reuse methodology for diffused cell-based IP blocks in platform-based silicon products
10641799	6825688	2003-08-15	2004-11-30	Lapsed	United States of America	System for yield enhancement in programmable logic
10887599	7117472	2004-07-09	2006-10-03	Granted	United States of America	Placement of a clock signal supply network during design of integrated circuits
030133243		2003-06-13		Application	European Patent	Automatic Recognition of an Optically Periodic Structure in an Integrated Circuit Design
10719393	7103865	2003-11-21	2006-09-05	Lapsed	United States of America	Process and apparatus for placement of megacells in ICs design
08306088	5566187	1994-09-14	1996-10-15	Expired	United States of America	Method For Identifying Untestable Faults In Logic Circuits
09144799	6687658	1998-09-01	2004-02-03	Lapsed	United States of America	Apparatus And Method For Reduced-Order Modeling Of Time-Varying Systems And Computer Storage Medium Containing The Same
09347628	6591231	1999-07-02	2003-07-08	Granted	United States of America	A Method For Identifying Cyclicity In Circuit Designs

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09128041	6094735	1998-08-03	2000-07-25	Granted	United States of America	Speed-Signaling Testing For Integrated Circuits
10452689	7020859	2003-06-02	2006-03-28	Lapsed	United States of America	Process skew results for integrated circuits
						Method and Apparatus for Generating Conformance Test Data
08267109	5623499	1994-06-27	1997-04-22	Expired	United States of America	Sequences
09138701	6321181	1998-08-24	2001-11-20	Granted	United States of America	Device And Method For Parallel Simulation
08254218	5513122	1994-06-06	1996-04-30	Expired	United States of America	Method and Apparatus for Determining The Reachable States in A Hybrid Model State Machine
						Method And Apparatus For Efficient Design And Analysis Of Integrated
08789353	5995733	1997-01-27	1999-11-30	Expired	United States of America	Circuits Using Multiple Time Scales
10914657	7107561	90-80-7006	2006-09-12	bosael	epinem& to setetS betial I	Method of sizing via arrays and interconnects to reduce routing
10724996	7032190	2003-12-01		Lapsed	United States of America	Integrated circuits, and design and manufacture thereof
						Assuring Correct Data Entry To Generate Shells For A Semiconductor
10840534	7584437	2004-05-06	2009-09-01	Lapsed	United States of America	Platform
08637026	5625630	1996-04-24	1997-04-29	Expired	United States of America	Increasing Testability By Clock Transformation
10640738	6925626	2003-08-13	2005-08-02	Lapsed	United States of America	Method of routing a redistribution layer trace in an integrated circuit die
10602937	7062736	2003-06-24	2006-06-13	Lapsed	United States of America	Timing constraint generator
08577454	5774477	1995-12-22	1998-06-30	Expired	United States of America	Method And Apparatus For Pseudorandom Boundary-Scan Testing
08378435	5481580	1995-01-26	1996-01-02	Expired	United States of America	Method And Apparatus For Testing Long Counters
10407065	6807656	2003-04-03	2004-10-19	Lapsed	United States of America	Decoupling capacitance estimation and insertion flow for ASIC designs
08327338	5606567	1994-10-21	1997-02-25	Expired	United States of America	Delay Testing of High-Performance Circuits By A Slow-Speed Tester
10603905	7287238	2003-06-25	2007-10-23	Granted	United States of America	Method and apparatus for exposing pre-diffused IP blocks in a semiconductor device for prototyping based on hardware emulation
10439373	7007248	2003-05-15	2006-02-28	Granted	United States of America	Method and apparatus for implementing engineering change orders
10438530	6990651	2003-05-14	2006-01-24	Lapsed	United States of America	Advanced design format library for integrated circuit design synthesis and floorplanning tools
10408205	6922817	2003-04-04	2005-07-26	Lapsed	United States of America	System and method for achieving timing closure in fixed placed designs after implementing logic changes
10369269	6978428	2003-02-14	2005-12-20	Lapsed	United States of America	Mode register in an integrated circuit that stores test scripts and operating parameters
10713492	7257799	2003-11-14	2007-08-14	Granted	United States of America	Flexible design for memory use in integrated circuits
90119140	NI-175325	2001-08-06	2003-04-11	Lapsed	Taiwan	Boundary Scan Chain Routing
09878499	6792578	2001-06-11	2004-09-14	Granted	United States of America	Hard macro having an antenna rule violation free input/output ports

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10453182	7069535	2003-06-03	2006-06-27	Lapsed	United States of America	Optical proximity correction method using weighted priorities
10326717	6948139	2002-12-19	2005-09-20	Lapsed	United States of America	Method for combining states
10426549	7062726	2003-04-30	2006-06-13	Lapsed	United States of America	Method for generating tech-library for logic function
10334731	6848094	2002-12-31	2005-01-25	Lapsed	United States of America	Netlist redundancy detection and global simplification
						Method Of Making A Semiconductor Device By Balancing Shallow Trench
1020050110790	10-1097710	2005-11-18	2011-12-16	Lapsed	Korea, Republic of (KR)	Isolation Stress and Optical Proximity Effects
10299564	6868536	2002-11-19	2005-03-15	Lapsed	United States of America	Method to find boolean function symmetries
10334743	6907588	2002-12-31	2005-06-14	Lapsed	United States of America	Congestion estimation for register transfer level code
						Rate Equation Method And Apparatus For Simulation Of Current In A
2000335373	4988981	2000-11-02	2012-05-11	Lapsed	Japan	MOS Device
2001238546	3876380	2001-08-07	2006-11-10	Granted	Japan	Boundary Scan Chain Routing
						Method and apparatus for automatically configuring and/or inserting
10459158	6871154	2003-06-11	2005-03-22	Lapsed	United States of America	chip resources for manufacturing tests
10349564	6817004	2003-01-22	2004-11-09	Lapsed	United States of America	Net segment analyzer for chip CAD layout
						Method and system for constructing a hierarchy-driven chip covering for
10327314	6898780	2002-12-20	2005-05-24	Lapsed	United States of America	optical proximity correction
10327451	6911285	2002-12-20	2005-06-28	Lapsed	United States of America	Sidelobe correction for attenuated phase shift masks
						Method and system for classifying an integrated circuit for optical
10327304	7093228	2002-12-20	2006-08-15	Lapsed	United States of America	proximity correction
10254607	9680929	2002-09-25	2004-07-06	Lapsed	United States of America	Process layout of buffer modules in integrated circuits
						Process of restructuring logics in ICs for setup and hold time
10254380	6810515	2002-09-25	2004-10-26	Lapsed	United States of America	optimization
						Method for creating derivative integrated circuit layouts for related
10318639	6922823	2002-12-13	2005-07-26	Lapsed	United States of America	products
10271026	6782523	2002-10-15	2004-08-24	Lapsed	United States of America	Parallel configurable IP design methodology
10291982	7103868	2002-11-12	2006-09-05	Lapsed	United States of America	Optimizing depths of circuits for Boolean functions
10334570	6757885	2002-12-31	2004-06-29	Lapsed	United States of America	Length matrix generator for register transfer level code
						Method of noise analysis and correction of noise violations for an
10665927	7062731	2003-09-17	2006-06-13	Lapsed	United States of America	integrated circuit design
10301182	7024636	2002-11-20	2006-04-04	Lapsed	United States of America	Chip management system
7, 70, 70, 70, 70, 70, 70, 70, 70, 70, 7	7.00	0000		-		Method And Apparatus For Efficient Design And Analysis Of Integrated
10014642	3253910	77-10-8661	77-11-1007	Granted	Japan	CITCUILS USING MUILIPIE TIME SCAIES
10465186	6959428	2003-06-19	2005-10-25	Lapsed	United States of America	Designing and testing the interconnection of addressable devices of integrated circuits
						Placement of configurable input/output buffer structures during design
10334568	6823502	2002-12-31	2004-11-23	Lapsed	United States of America	of integrated circuits
10272182	6880142	2002-10-16	2005-04-12	Lapsed	United States of America	Method of delay calculation for variation in interconnect metal process
		-				

	2	וייים				
2005333495	5378636	2005-11-18	2013-10-04	Lapsed	Japan	Method Of Making A Semiconductor Device By Balancing Shallow Trench Isolation Stress and Optical Proximity Effects
	1					
10331521	6854103	2002-12-30	2005-02-08	Lapsed	П	Apparatus and method for visualizing and analyzing resistance networks
10316594	6757883	2002-12-11	2004-06-29	Lapsed	United States of America	Estimating free space in IC chips
10253006	6701495	2002-09-23	2004-03-02	Lapsed	United States of America	Model of the contact region of integrated circuit resistors
10341119	6934929	2003-01-13	2005-08-23	Lapsed	United States of America	Method for improving OPC modeling
						Automation of the development, testing, and release of a flow
10435168	7020852	2003-05-08	2006-03-28	Lapsed	United States of America	framework and methodology to design integrated circuits
10265803	6871333	2002-10-07	2005-03-22	Lapsed	United States of America	Bent gate transistor modeling
10231641	7212961	2002-08-30	2007-05-01	Granted	United States of America	Interface for rapid prototyping system
10231643	7299427	2002-08-30	2007-11-20	Granted	United States of America	Rapid prototyping system
10664137	6910201	2003-09-17	2005-06-21	Lapsed	United States of America	Custom clock interconnects on a standardized silicon platform
		0		-		Device parameter and gate performance simulation based on wafer
10223931	67/5818	2002-08-20	2004-08-10	Lapsed	United States of America	Image prediction
10236207	6782525	2002-09-05	2004-08-24	Lapsed	United States of America	Wafer process critical dimension, alignment, and registration analysis simulation tool
						Scale-invariant topology and traffic allocation in multi-node system-on-
10185740	260692	2002-06-27	2004-07-27	Lapsed	United States of America	chip switching fabrics
10174681	7818157	2002-06-19	2010-10-19	Lapsed	United States of America	Instantaneous Voltage Drop Sensitivity Analysis Tool (IVDSAT)
1		,			•	Method of using filler metal for implementing changes in an integrated
10231904	6748579	2002-08-30	2004-06-08	Granted	United States of America	circuit design
10135860	2016248	06-700-	2006-03-21	70000	Inited States of America	Collaborative integration of hybrid electronic and micro and sub-micro level apprepates
COOCCIAT	/UTU/40	2002-04-30	77-00-007	гарэсп	Officed States of Afficiaca	
10151826	6775811	2002-05-22	2004-08-10	Lapsed	United States of America	Chip design method for designing integrated circuit chips with embedded memories
10224019	6802047	2002-08-19	2004-10-05	Lapsed	United States of America	Calculating resistance of conductor layer for integrated circuit design
10153570	9665850	2002-05-22	2003-12-16	Lapsed	United States of America	Spanning tree method for K-dimensional space
09859149	6587999	2001-05-15	2003-07-01	Granted	United States of America	Modeling delays for small nets in an integrated circuit design
10140967	6683476	2002-05-08	2004-01-27	Lapsed	United States of America	Contact ring architecture
10278150	6795954	2002-10-21	2004-09-21	Lapsed	United States of America	Method of decreasing instantaneous current without affecting timing
10177591	7003510	2002-06-19	2006-02-21	Lapsed	United States of America	Table module compiler equivalent to ROM
						Automatic recognition of an optically periodic structure in an integrated
10225909	6785871	2002-08-21	2004-08-31	Lapsed	United States of America	circuit design
10092195	6615401	2002-03-06	2003-09-02	Granted	United States of America	Blocked net buffer insertion
10308557	6701499	2002-12-03	2004-03-02	Lapsed	United States of America	Effective approximated calculation of smooth functions

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
10277398	6941533	2002-10-21	2005-09-06	Lapsed	United States of America	Clock tree synthesis with skew for memory devices
10178193	6842883	2002-06-24	2005-01-11	Granted	United States of America	Application of co-verification tools to the testing of IC designs
10027642	6845495	2001-12-20	2005-01-18	Lapsed	United States of America	Multidirectional router
10132360	6948114	2002-04-25	2005-09-20	Granted	United States of America	
10146363	6931612	2002-05-15	2005-08-16	Lapsed	United States of America	Design and optimization methods for integrated circuits
10252488	6747473	2002-09-23	2004-06-08	Lapsed	United States of America	Device under interface card with on-board testing
10059480	6757881	2002-01-29	2004-06-29	Lapsed	United States of America	Power routing with obstacles
10109113	6701493	2002-03-27	2004-03-02	Lapsed	United States of America	Floor plan tester for integrated circuit design
10427609	7082584	2003-04-30	2006-07-25	Lapsed	United States of America	Automated analysis of RTL code containing ASIC vendor rules
10025123	6658628	2001-12-19	2003-12-02	Granted	United States of America	Developement of hardmac technology files (CLF, tech and synlib) for RTL and full gate level netlists
10086232	6662349	2002-02-27	2003-12-09	Granted	United States of America	Method of repeater insertion for hierarchical integrated circuit design
70007707	***************************************	, , , ,	7000	- -	, , , , , , , , , , , , , , , , , , ,	Integrated circuit having a programmable gate array and a field programmable gate array and methods of designing and manufacturing
17861101	/024641	2002-04-10	2006-04-04	Lapsed	United States of America	the same using testing to before comigning proa
10105579	6904586	2002-03-25	2005-06-07	Granted	United States of America	Integrated circuit having integrated programmable gate array and field programmable gate array, and method of operating the same
10077066	7043718	2002-02-15	2006-05-09	Lapsed	United States of America	System real-time analysis tool
						Method and system for implementing incremental change to circuit
10005062	6769107	2001-12-03	2004-07-27	Lapsed	United States of America	design
09735837	6536027	2000-12-13	2003-03-18	Lapsed	United States of America	Cell pin extensions for integrated circuits
10143155	7539680	2002-05-10	2009-05-26	Lapsed	United States of America	Revision Control for Database of Evolved Design
10045473	6647538	2001-11-08	2003-11-11	Lapsed	United States of America	Apparatus and method for signal skew characterization utilizing clock division
10021619	6792584	2001-10-30	2004-09-14	Granted	United States of America	System and method for designing an integrated circuit
09053833	6353906	1998-04-01	2002-03-05	Granted	United States of America	Testing synchronization circuitry using digital simulation
88826660	7006962	2001-11-29	2006-02-28	Lapsed	United States of America	Distributed delay prediction of multi-million gate deep sub-micron ASIC designs
						Modified design representation for fast fault simulation of an integrated
09207878	6370492	1998-12-08	2002-04-09	Granted	United States of America	circuit
10034535	6691288	2001-12-27	2004-02-10	Lapsed	United States of America	Method to debug IKOS method
10015194	6999910	2001-11-20	2006-02-14	Lapsed	United States of America	Method and apparatus for implementing a metamethodology
09993015	6788091	2001-11-05	2004-09-07	Lapsed	United States of America	Method and apparatus for automatic marking of integrated circuits in wafer scale testing
2006045368	3847774	2006-02-22	2006-09-01	Lapsed	Japan	A Method For Identifying Cyclicity In Circuit Designs
08939498	5828828	1997-09-29	1998-10-27	Expired	United States of America	Method For Inserting Test Points For Full- And Partial-Scan Built-In Self- Testing

Appino	PatentNo	FiledDate	GrantDate	Status	Country	Title
08599289	5559811	1996-02-09	1996-09-24	Expired	United States of America	Method For Identifying Untestable & Redundant Faults In Sequential Logic Circuits
09973153	7051318	2001-10-09	2006-05-23	Lapsed	United States of America	Web based OLA memory generator
09986912	6594805	2001-11-13	2003-07-15	Granted	United States of America	Integrated design system and method for reducing and avoiding crosstalk
10144101	298367	2002-05-09	2005-05-24	Lapsed	United States of America	Method and apparatus for custom design in a standard cell design environment
10003823	6668359	2001-10-31	2003-12-23	Lapsed	United States of America	Verilog to vital translator
09737239	6557144	2000-12-14	2003-04-29	Lapsed	United States of America	Netlist resynthesis program based on physical delay calculation
09736571	6546539	2000-12-14	2003-04-08	Granted	United States of America	Netlist resynthesis program using structure co-factoring
09883733	7050582	2001-06-18	2006-05-23	Lapsed	United States of America	Pseudo-random one-to-one circuit synthesis
09801392	6532576	2001-03-07	2003-03-11	Granted	United States of America	Cell interconnect delay library for integrated circuit design
09464623	900889	1999-12-16	2003-07-01	Granted	United States of America	Programmable ASIC
						Cycle modeling in cycle accurate software simulators of hardware
09470362	6625572	1999-12-22	2003-09-23	Granted	United States of America	indules for software/software closs-sillulation and hardware/software co-simulation
09727426	6449760	2000-11-30	2002-09-10	Granted	United States of America	Pin placement method for integrated circuits
09805642	6496967	2001-03-13	2002-12-17	Granted	United States of America	Method of datapath cell placement for an integrated circuit
09808549	6463571	2001-03-14	2002-10-08	Granted	United States of America	Full-chip extraction of interconnect parasitic data
09493467	6446248	2000-01-28	2002-09-03	Granted	United States of America	Spare cells placement methodology
09492881	6457157	2000-01-26	2002-09-24	Granted	United States of America	I/O device layout during integrated circuit design
09789108	6546541	2001-02-20	2003-04-08	Granted	United States of America	Placement-based integrated circuit re-synthesis tool using estimated maximum interconnect capacitances
09677475	6564361	2000-10-02	2003-05-13	Granted	United States of America	Method and apparatus for timing driven resynthesis
09678478	6681373	2000-10-02	2004-01-20	Lapsed	United States of America	Method and apparatus for dynamic buffer and inverter tree optimization
09734539	6725389	2000-12-11	2004-04-20	Granted	United States of America	Method for minimizing clock skew by relocating a clock buffer until clock skew is within a tolerable limit
0987318/	6560761	2001-03-29	90-30-2002	potació	Inited States of America	Method of datapath cell placement for bitwise and non-bitwise integrated circuit designs
09677940	6637011	2000-10-02	2003-10-21	Granted	United States of America	Method and apparatus for quick search for identities applicable to specified formula
09677276	6530063	2000-10-02	2003-03-04	Granted	United States of America	Method and apparatus for detecting equivalent and anti-equivalent pins
09626037	6536016	2000-07-27	2003-03-18	Lapsed	United States of America	Method and apparatus for locating constants in combinational circuits
09756506	6526540	2001-01-08	2003-02-25	Granted	United States of America	Flip chip trace library generator

		)				
09678479	6543032	2000-10-02	2003-04-01	Granted	United States of America	Method and apparatus for local resynthesis of logic trees with multiple cost functions
						Method for designing an integrated circuit using predefined and
08813340	6260175	1997-03-07	2001-07-10	Granted	United States of America	preverified core modules having prebalanced clock trees
09715814	6496962	2000-11-17	2002-12-17	Granted	United States of America	Standard library generator for cell timing model
09710359	6658630	2000-11-09	2003-12-02	Granted	United States of America	Method to translate UDPs using gate primitives
09550764	6654919	2000-04-17	2003-11-25	Lapsed	United States of America	Automated system for inserting and reading of probe points in silicon embedded testbenches
00464741	3677673	1000-17-16	2002 00 13	70	Linitad States of America	Method for programming an FPGA and implementing an FPGA
14/404/0	00/100	01-71-0001	700-700-73	Claired	Officed States of Afficiate	
						Method of automatically generating schematic and waveform diagrams for analysis of timing margins and signal skews of relevant logic cells
09680893	6442741	2000-10-06	2002-08-27	Granted	United States of America	using input signal predictors and transition times
10011796	7065683	2001-12-05	2006-06-20	Lapsed	United States of America	Long path at-speed testing
10125675	7028238	2002-04-18	2006-04-11	Lapsed	United States of America	Input/output characterization chain for an integrated circuit
						Automated design method and system for synthesizing digital
08630257	6066178	1996-04-10	2000-05-23	Expired	П	multipliers
09592749	6457160	2000-06-13	2002-09-24	Granted	United States of America	Iterative prediction of circuit delays
09151228	6370493	1998-09-10	2002-04-09	Granted	United States of America	Simulation format creation system and method
09894618	6532577	2001-06-27	2003-03-11	Granted	United States of America	Timing driven interconnect analysis
						Integrated circuit design using a frequency synthesizer that
09212769	6216254	1998-12-16	2001-04-10	Granted	П	automatically ensures testability
09847838	6530073	2001-04-30	2003-03-04	Granted	United States of America	RTL annotation tool for layout induced netlist changes
000	,000	2000	00000			Cell placement in integrated circuit chips to remove cell overlap, row
09955698	6629304	2001-09-19	7003-09-30	Granted	United States of America	overriow and optimal placement of dual neight cells
09151900	6272671	1998-09-11	2001-08-07	Granted	United States of America	Extractor and schematic viewer for a design representation, and associated method
09233529	6408265	1999-01-20	2002-06-18	Granted	П	Metastability risk simulation analysis tool and method
08877117	5974241	1997-06-17	1999-10-26	Expired	United States of America	Test bench interface generator for tester compatible simulations
09941359	6587991	2001-08-28	2003-07-01	Granted	United States of America	Optimized metal stack strategy
09047877	6141631	1998-03-25	2000-10-31	Granted	United States of America	Pulse rejection circuit model program and technique in VHDL
80089660	065/069	2001-10-02	2005-06-14	Lapsed	United States of America	Integrated circuit design system and method for reducing and avoiding crosstalk
					Т	Suctom And Mathad For Baducing The Constration Of Incompanial
12190784	7971169	2008-08-13	2011-06-28	Granted	United States of America	System And Method For Reducing The Generation Of Inconsequential Violations Resulting From Timing Analyses
13761828	8667438	2013-02-07	2014-03-04	Lapsed	United States of America	OPTIMIZATION OF LIBRARY SLEW RATIO BASED CIRCUIT
12111836	8418102	2008-04-29	2013-04-09	Granted	United States of America	OPTIMIZATION OF LIBRARY SLEW RATIO BASED CIRCUIT

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
12901588	8484008	2010-10-11	2013-07-09	Lapsed	United States of America	Methods and Systems for Performing Timing Sign-Off of an Integrated Circuit Design
13681283	8694937	2012-11-19	2014-04-08	Lapsed	United States of America	Implementing And Checking Electronic Circuits With Flexible Ramptime Limits and Tools For Performing The Same
12836274	8332792	2010-07-14	2012-12-11	Lapsed	United States of America	Implementing And Checking Electronic Circuits With Flexible Ramptime Limits and Tools For Performing The Same
12423001	8271922	2009-04-14	2012-09-18	Lapsed	United States of America	System and Method for Clock Optimization to Achieve Timing Signoff in an Electronic Design Automation Tool Incorporating the Same
12510082	8122422	2009-07-27	2012-02-21	Granted	United States of America	Establishing Benchmarks For Analyzing Benefits Associated With Voltage Scaling, Analyzing The Benefits And An Apparatus Therefor
12364918	8806408	2009-02-03	2014-08-12	Lapsed	United States of America	
12247992	8499230	2008-10-08	2013-07-30	Lapsed	United States of America	
14305794		2014-06-16		Abandoned	United States of America	
11187455	7444275	2005-07-22	2008-10-28	Lapsed	United States of America	Multi-Variable Polynomial Modeling Techniques For Use In Integrated Circuit Design
10953480	7197723	2004-09-29	2007-03-27	Granted	United States of America	Semiconductor Device Manufacturing
909267606	6539524	2000-05-10	2003-03-25	Granted	United States of America	Method And Apparatus For Matching Capacitance Of Filters Having Different Circuit Topologies
09290321	8950959	1999-04-12	2003-05-06	Granted	United States of America	Deriving Statistical Device Models From Electrical Test Data
09265932	6427216	1999-03-11	2002-07-30	Granted	United States of America	Integrated Circuit Testing Using A High Speed Data Interface Bus
09287862	6456101	1999-04-07	2002-09-24	Granted	United States of America	Chip-On-Chip Testing Using BIST
09168409	6216241	1998-10-08	2001-04-10	Granted	United States of America	METHOD AND SYSTEM FOR TESTING MULTIPORT MEMORIES
09031012	6253355	1998-02-26	2001-06-26	Granted	United States of America	Method For Fast Estimation Of Step Response Found Due To Capacitance Coupling For RC Circuits
09126013	6154716	1998-07-29	2000-11-28	Granted	United States of America	System And Method For Simulating Electronic Circuits
08933733	6072947	1997-09-23	2000-06-06	Expired	United States of America	Method Of Making An Integrated Circuit Including Noise Modelling And Prediction
08720735	6058256	1996-09-26	2000-02	Fxnired	United States of America	Techniaue For Effectively Routing Conduction Paths In Circuit Lavouts
08664020	5784594	1996-06-12	1998-07-21	Expired	United States of America	Generic Interactive Device Model Wrapper
08552421	5677848	1995-11-03	1997-10-14	Expired	United States of America	Method to Derive The Functionality Of A Digital Circuit From Its Mask Layout
13467696	8607180	2012-05-09	2013-12-10	Lapsed	United States of America	Multi-Pass Routing to Reduce Crosstalk
10999468	7315993	2004-11-30	2008-01-01	Lapsed	United States of America	Verification of RRAM Tiling Netlist
13246102	8516424	2011-09-27	2013-08-20	Lapsed	United States of America	Timing Signoff System and Method that Takes Static and Dynamic Voltage Drop into Account

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
12347916	8239801	2008-12-31	2012-08-07	Lapsed	United States of America	Architecturally Independent Noise Sensitivity analysis of Integrated Circuits having a Memory Storage Device and a Noise Sensitivity Analyzer
12336472	8352818	2008-12-16	2013-01-08	Lapsed	United States of America	METHOD FOR GENERATING TEST PATTERNS FOR SMALL DELAY DEFECTS
12211238	8046726	2008-09-16	2011-10-25	Lapsed	United States of America	Waiver Mechanism For Physical Verification of System Designs
12248016	8010935	2008-10-08	2011-08-30	Granted	United States of America	Electronic Design Automation Tool And Method For Optimizing The Placement Of Process Monitors In An Integrated Circuit
		1	6	-		Electronic Design Automation Tool And Method For Employing Unsensitized Critical Path Information To Reduce Leakage Power In An
12182330	8464198	2008-07-30	2013-06-11 2010-11-30	Lapsed	United States of America	nitegiated Circuit Optimizing Test Code Generation for Verification Environment
	8397196	2011-05-03	2013-03-12	Lapsed	United States of America	Intelligent Dummy Metal Fill Process for Integrated Circuits
777877	839718/	2008-10-09	2013-03-12	- Propher	Inited States of America	Channel Length Scaling for Footprint Compatible Digital Library Cell Design
12109501	7853901	2008-04-25	2010-12-14	Granted		Unified Layer Stack Architecture
12103825	7895550	2008-04-16	2011-02-22	Granted	United States of America	ON CHIP LOCAL MOSFET SIZING
11849391	7895546	2007-09-04	2011-02-22	Granted	United States of America	Statistical Design Closure
13114834	8464202	2011-05-24	2013-06-11	Granted	United States of America	Fully Parameterizable Representation of a Higher Level Design Entity
13367094	8522179	2012-02-06	2013-08-27	Lapsed	United States of America	System and Method for Managing Timing Margin in a Hierarchical Integrated Circuit Design Process
13649909	8543951	2012-10-11	2013-09-24	Lapsed	United States of America	Modeling Approach For Timing Closure In Hierarchical Designs Leveraging The Separation Of Horizontal And Vertical Aspects Of The Design Flow
12905301	8341573	2010-10-15	2012-12-25	Lapsed	United States of America	Novel Modeling Approach For Timing Closure In Hierarchical Designs Leveraging The Separation Of Horizontal And Vertical Aspects Of The Design Flow
12421481	8515695	2009-04-09	2013-08-20	Lapsed	United States of America	Method and Apparatus for Evaluating Small Delay Defect Coverage of a Test Pattern Set on an IC
12510122	8127264	2009-07-27	2012-02-28	Granted	United States of America	Methods for Designing Integrated Circuits Employing Context-Sensitive and Progressive Rules and an Apparatus Employing One of the Methods
13421710	8539419	2012-03-15	2013-09-17	Lapsed	United States of America	Method for Designing Integrated Circuits Employing a Partitioned Hierarchical Design Flow and an Apparatus Employing the Method
12510104	8239805	2009-07-27	2012-08-07	Lapsed	United States of America	A Method for Designing Integrated Circuits Employing A Partitioned Hierarchical Design Flow and an Apparatus Employing the Method

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
13971560	8683407	2013-08-20	2014-03-25	Lapsed	United States of America	Hierarchical Design Flow Generator
12240210	8112734	2008-09-29	2012-02-07	Granted	United States of America	Design Optimization with Adaptive Body Biasing
12251110	8275257	2008-10-17	717-010	posac	United States of America	REDUCING PATH DELAY SENSITIVITY TO TEMPERATURE VARIATION IN TIMING-CRITICAL PATHS
12243768	8001497	2008-10-01		Granted	United States of America	Control Signal Source Replication
13649996	8539423	2012-10-11	2013-09-17	Lapsed	United States of America	Systematic Benchmarking System And Method For Standardized Data Creation, Analysis And Comparison Of Semiconductor Technology Node Characteristics
13212427	8307324	2011-08-18	2012-11-06	Lapsed	United States of America	Systematic benchmarking system and method for standardized data creation, analysis and comparison of semiconductor technology node characteristics
12365084	8074694	2009-02-03	2011-09-20	poved	Ilnited States of America	A Systematic Benchmarking System And Method For Standardized Data Creation, Analysis And Comparison Of Semiconductor Technology Node Characteristics
12206048	7966592	2008-09-08	2011-06-21	Granted	United States of America	Dual Path Static Timing Analysis
12144248	7949986	2008-06-23	2011-05-24	Granted	United States of America	Method for Estimation of Trace Information Bandwidth Requirements
201172482		2011-07-21		Abandoned	Korea, Republic of (KR)	Granular Channel Width for Power Optimization
201110205798X		2011-07-21		Abandoned	China	Granular Channel Width for Power Optimization
100125423		2011-07-19		Abandoned	Taiwan	Granular Channel Width for Power Optimization
12840535	8196086	2010-07-21	2012-06-05	Granted	United States of America	Granular Channel Width for Power Optimization
111747796		2011-07-21		Abandoned	European Patent	Granular Channel Width for Power Optimization
2011158945		2010-07-21	2014-10-03	Lapsed	Japan	Granular Channel Width for Power Optimization
11610825	7617467	2006-12-14	2009-11-10	Lapsed	United States of America	Electrostatic Discharge Device Verification In An Integrated Circuit
12421198	8336012	2009-04-09	2012-12-18	Lapsed	United States of America	Automated Timing Optimization
11567986	7584439	2006-12-07	2009-09-01	Lapsed	United States of America	Cell Modeling For Integrated Circuit Design With Characterization Of Upstream Driver Strength
11749904	7644382	2007-05-17	2010-01-05	Lapsed	United States of America	Command-Language-Based Functional Engineering Change Order (ECO)
12508898	8219959	2009-07-24	2012-07-10	Lapsed	United States of America	Generating Integrated-Circuit Floorplan Layouts
13549599	8670970	2012-07-16	2014-03-11	Granted	United States of America	Characterizing Performance of an Electronic System
12120894	8255199	2008-05-15	2012-08-28	Lapsed	United States of America	Characterizing Performance Of An Electronic System
11693081	7930674	2007-03-29	2011-04-19	Granted	United States of America	Modifying Integrated Circuit Designs To Achieve Multiple Operating Frequency Targets
11019885	7340697	2004-12-22	2008-03-04	Lapsed	United States of America	Integrated Computer-Aided Circuit Design Kit Facilitating Verification Of Designs Across Different Process Technologies
11469028	8180600	2006-08-31	2012-05-15	Granted	United States of America	Input/Output Buffer Information Specification (IBIS) Model Generation For Multi-Chip Modules (MCM) and Similar Devices

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
11376600	7509609	2006-03-15	2009-03-24	Granted	United States of America	Methods And Apparatus For Reducing Timing Skew
11198930	7480874	2005-08-05	2009-01-20	Lapsed	United States of America	Reliability Analysis Of Integrated Circuits
10880216	7346879	2004-06-29	2008-03-18	Lapsed	United States of America	Symmetric Signal Distribution Through Abutment Connection
10335540	7005873	2002-12-31	2006-02-28	Lapsed	United States of America	Built-In Self-Test Hierarchy For An Integrated Circuit
2003426492	4579531	2003-12-24	2010-09-03	Lapsed	Japan	Built-In Self-Test Hierarchy For An Integrated Circuit
092134419	1303717	2003-12-05	2008-12-01	Lapsed	Taiwan	Built-In Self-Test Hierarchy For An Integrated Circuit
						SubstrateTopography Comensation at Mask Design: 3D OPC Topography
03196847	2394832	2003-08-21	2006-01-25	Lapsed	United Kingdom	Anchored.
92125773	-319592	2003-09-18	2010-01-11	Lapsed	Taiwan	Substrate Topography Comensation at Mask Design: 3D OPC Topography Anchored
	000000000000000000000000000000000000000	6	000000000000000000000000000000000000000		- -	SubstrateTopography Comensation at Mask Design: 3D OPC Topography
1020030065848	10-932081	7003-09-73	2009-12-08	Granted	Korea, Republic of (KK)	Anchored
10254083	0883800	2002-09-24	2005-05-17	Granted	United States of America	SubstrateTopography Comensation at Mask Design: 3D OPC Topography Anchored.
2003328548	4559719	2003-09-19	2010-07-30	lansed	anan	SubstrateTopography Comensation at Mask Design: 3D OPC Topography Anchored.
09866137	6680150	2001-05-25	2004-01-20	Lapsed	United States of America	Proximity Correction Using Shape Engineering
09780861	6728917	2001-02-09	2004-04-27	Lapsed	United States of America	Sequential Test Pattern Generation Using Combinational Techniques
						Method And Apparatus For Evaluating And Correcting Errors In
						Integrated Circuit
09434961	6578175	1999-11-05	2003-06-10	Granted	United States of America	Chip Designs
09408371	6463561	1999-09-29	2002-10-08	Granted	United States of America	Almost Full-Scan BIST Method And System Having Higher Fault Coverage And Shorter Test
						System And Method For Determining Capacitance For Large-Scale
09427238	6871167	1999-10-26	2005-03-22	Lapsed	United States of America	Integrated Circuits
09564438	6732311	2000-05-04	2004-05-04	Lapsed	United States of America	On-Chip Debugger
						Method And Apparatus For Modeling Electromagnetic Interactions In Electrical Circuit Metalizations To Simulate Their Electrical
09283392	6324493	1999-04-01	2001-11-27	Granted	United States of America	Characteristics
09283393	6289298	1999-04-01	2001-09-11	Granted	United States of America	Method And Apparatus For Quasi Full-Wave Modeling Of Interactions In Circuits
						Method And Apparatus For Modeling Electromagnetic Interactions In
09283394	6397171	1999-04-01	2002-05-28	Granted	United States of America	Electrical Circuit Metalizations 10 Simulate Their Electrical Characteristics

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09283395	6367053	1999-04-01	2002-04-02	Granted	United States of America	Method And Apparatus For Modeling Electromagnetic Interactions In Electrical Circuit Metalizations To Simulate Their Electrical Chacteristics
09350645	6545454	1999-07-09	2003-04-08	Granted	United States of America	System And Method For Testing An Integrated Circuit Device Using FFT Analysis Based On A Non\(milterative FFT Coherency Analysis Algorithm
09291448	6363506	1999-04-13	2002-03-26	Granted	United States of America	Method For Self-Testing Integrated Circuits
09197977	6167542	1998-11-23	2000-12-26	Granted	United States of America	An Arrangement For Fault Detection In Circuit Interconnections
09140564	6131174	1998-08-27	2000-10-10	Granted	United States of America	System And Method For Testing Of Embedded Processor
09182543	6370664	1998-10-29	2002-04-09	Granted	United States of America	A Method And Apparatus For Partitioning Long Scan Chains In Scan- Based BISTArchitecture
09240432	6023573	1999-01-29	2000-05-08	Granted	United States of America	Apparatus And Method For Analyzing Circuits Using Reduced-Order Modeling Of Large Linear Subcircuits
09170353	6397349	1998-10-13	2002-05-28	Granted	United States of America	Built-In-Self-Test And Self-Repair Methods And Devices For Computer Memories Comprising A Reconfiguration Memory Device
09170351	6317846	1998-10-13	2001-11-13	Granted	United States of America	System And Method For Detecting Faults In Computer Memories Using A Look Up Table
09338338	6463560	1999-06-23	2002-10-08	Granted	United States of America	A Method For Implementing A BIST Scheme Into Integrated Circuits For Testing RTL Controller-Data Paths In The Integrated Circuits
09058839	6065145	1998-04-13	2000-05-16	Granted	United States of America	Method For Testing Path Delay Faults In Sequential Logic Circuits
09097488	6256759	1998-06-15	2001-07-03	Granted	United States of America	A Hybrid Algorithm For Test Point Selection For Scan-Based BIST
09123380	6170071	1998-07-27	2001-01-02	Granted	United States of America	A Method For Optimizing Test Fixtures To Minimize Vector Load Time For Automated Test Equipment
09120396	6163865	1998-07-22	2000-12-19	Granted	United States of America	Built-In Self-Test Circuit For Read Channel Device
09022759	6148425	1998-02-12	2000-11-14	Granted	United States of America	Built-In Self Test Architecture For Detecting Path-Delay Faults in a Sequential Circuit
08985975	6311146	1997-12-05	2001-10-30	Granted	United States of America	Circuit Simulation With Improved Circuit Partitioning
08867351	6205564	1997-06-02	2001-03-20	Expired	United States of America	Optimized Built-In Self-Test Method And Apparatus For Random Access Memories
08947136	5978935	1997-10-08	1999-11-02	Expired	United States of America	Method For Built-In Self-Testing Of Ring-Address FIFOS Having A Data Input Register With Transparent Latches
08841298	5844821	1997-04-29	1998-12-01	Expired	United States of America	Systems And Methods For Determining Characteristics Of A Singular Circuit
08845963	5930153	1997-04-30	1999-07-27	Expired	United States of America	Systems And Methods For Testing And Manufacturing Large-Scale, Transistor-Based Nonlinear Circuits
08843427	5896401	1997-04-15	1999-04-20	Expired	United States of America	Fault Simulator For Digital Circuitry

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
09036846	6135649	1998-03-09	2000-10-24	Granted	United States of America	Method Of Modeling And Analyzing Electronic Noise Using Pade Approximation-Based Model-Reduction Techniques
						Apparatus And Method For Analyzing Circuits Using Reduced-Order
08904233	6041170	1997-07-31	2000-03-21	Expired	United States of America	Modeling OfLarge Passive Linear Subcircuits
08905540	6023576	1997-08-04	2000-02-08	Expired	United States of America	Fast Transient Circuit Simulation Of Electronic Circuits Including A Crystal
08962340	6052808	1997-10-31	2000-04-18	Expired	United States of America	Maintenance Registers With Boundary Scan Interface
						Method And Apparatus For Calibrating Timing Analyzer Path Delay
08902997	5845233	1997-07-30	1998-12-01	Expired	United States of America	Measurements
						Apparatus And Method For Hybrid Pin Control Of Boundary Scan
08901250	6108807	1997-07-28	2000-08-22	Expired	United States of America	Applications
08866937	6053947	1997-05-31	2000-04-25	Expired	United States of America	Simulation Model Using Object-Oriented Programming
08546055	5680543	1995-10-20	1997-10-21	Expired	United States of America	Method And Apparatus For Built-In Self-Test With Multiple Clock Circuits
08694881	5960009	1996-08-09	1999-09-28	Expired	United States of America	Built In Self Test Method and Apparatus for Booth Multipliers
08365264	5473651	1994-12-28	1995-12-05	Expired	United States of America	Method And Apparatus For Testing Large Embedded Counters
08365394	5513318	1994-12-28	1996-04-30	Expired	United States of America	Method For Built-In Self-Testing Of Ring-Address FIFOs
						Apparatus and Method for Logic Optimization by Redundancy Addition
08233791	5587919	1994-04-22	1996-12-24	Expired	United States of America	and Removal

# Schedule B(1)(e) – Semic Litigation

	)	FledDate	GrantDate	Status	Country	Hije
08909312	288885	1997-08-14	1999-03-23	Expired	United States of America	Method for distributing connection pads on a semiconductor die
08747325	5952726	1996-11-12		Expired	United States of America	Flip chip bump distribution on die
2004175054		2004-06-14		Lapsed	Japan	Heatspreader For A Flip Chip Device, And Method For Connecting The Heatspreader
09496989	6681482		2004-01-27		United States of America	Heatspreader For A Flip\(miChip Device And Method For Connecting The Heatspreader
99056657		1999-11-17		Abandoned	Singapore	Heatspreader For A Flip Chip Device, And Method For Connecting The Heatspreader
11326032		1999-11-16		Application		Heatspreader For A Flip Chip Device, And Method For Connecting The Heatspreader
1019990049683	662218	1999-11-10	2006-12-21	Granted	Korea, Republic of (KR)	Heatspreader For A Flip Chip Device, And Method For Connecting The Heatspreader
88120078	NI-131285	1999-11-26	2001-04-11 Lapsed	Lapsed	Taiwan	Heatspreader For A Flip Chip Device, And Method For Connecting The Heatspreader
09193832	6118177	1998-11-17	2000-09-12	Granted	United States of America	Heatspreader For A Flip Chip Device, And Method For Connecting The Heatspreader
84102411	NI-078045	1995-03-14	1996-08-29 Expired		Taiwan	Method for Making A Metal to metal Capacitor
953085156		1995-11-28		Abandoned	Spain	Method for Making A Metal to metal Capacitor
953085156		1995-11-28		Abandoned	Netherlands	Method for Making A Metal to metal Capacitor
9547844	273609	1995-12-08	2000-09-04	Lapsed	Korea, Republic of (KR)	Method for Making A Metal to metal Capacitor
7319840	3623569	1995-12-08	2004-12-03	Lapsed	n	Method for Making A Metal to metal Capacitor
953085156		1995-11-28		Abandoned		Method for Making A Metal to metal Capacitor
953085156		1995-11-28		Abandoned	United Kingdom	Method for Making A Metal to metal Capacitor
953085156		1995-11-28		Abandoned	Germany (Federal Republic of)	Method for Making A Metal to metal Capacitor
953085156		1995-11-28			France	Method for Making A Metal to metal Capacitor
951202111		1995-12-04		Abandoned	China	Method for Making A Metal to metal Capacitor
						A Device and Method of Forming A Metal To Metal Capacitor
08909563	6040616			Expired		Within an Integrated Circuit
08863713	5825073	1997-05-27		Expired		An Electronic Component For An Integrated Circuit
08472033	5654581	1995-06-06	1997-08-05	Expired	United States of America	Integrated Circuit Capacitor
08644086	5851870	1996-05-09		Expired	United States of America	Method For Making A Capacitor
10227743	3321101	1998-08-12	2002-06-21 Granted		Japan	A Device and Method of Forming A Metal To Metal Capacitor Within an Integrated Circuit
9832710	280565	1998-08-12	2000-11-10 Granted			A Device and Method of Forming A Metal To Metal Capacitor Within an Integrated Circuit
08353015	5576240	1994-12-09	1996-11-19	Expired	United States of America	Method for Making A Metal to metal Capacitor

# Schedule B(1)(e) – Semic Litigation

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
60115841		1999-01-13		Expired	United States of America	Use Of Novel Barriers For Ta205 As Gate Capacitor Applications
3001583		2000-01-11		Abandoned	France	Diffusion Barrier For Use With High Dielectric Constant Materials And Electronic Devices Incorporating Same
3001583		2000-01-11		Abandoned	United Kingdom	Diffusion Barrier For Use With High Dielectric Constant Materials And Electronic Devices Incorporating Same
2000004077		2000-01-12		Abandoned	Japan	Diffusion Barrier For Use With High Dielectric Constant Materials And Electronic Devices Incorporating Same
3001583		2000-01-11		Abandoned	Germany (Federal Republic of)	Diffusion Barrier For Use With High Dielectric Constant Materials And Electronic Devices Incorporating Same
20000001552		2000-01-13		Abandoned	Korea, Republic of (KR)	Diffusion Barrier For Use With High Dielectric Constant Materials And Electronic Devices Incorporating Same
89100488		2000-01-13		Abandoned	Taiwan	Diffusion Barrier For Use With High Dielectric Constant Materials And Electronic Devices Incorporating Same
09478647	6340827	2000-01-06	2002-01-22	Granted	United States of America	Diffusion Barrier For Use With High Dielectric Constant Materials And Electronic Devices Incorporating Same
						Diffusion Barrier For Use With High Dielectric Constant Materials And
60115783		1999-01-13		Expired	United States of America	Electronic Devices Incorporating Same
11356873		1999-12-09		Abandoned	Japan	Deep Sub-Micron Metal Etch With In-Situ Hard Mask Etch
1019990058177	716436	1999-12-16	2007-05-03 Granted	Granted	Korea, Republic of (KR)	Deep Sub-Micron Metal Etch With In-Situ Hard Mask Etch
09212228	6194323	1998-12-16	2001-02-27	Granted	United States of America	Deep Sub-Micron Metal Etch With In-Situ Hard Mask Etch
953085370		1995-11-28		Abandoned	France	Method Of Forming Metal Layers Formed As A Composite Of Sub-Layers Using TI Texture Control Layer
953085370		1995-11-28		Abandoned	Germany (Federal Republic of)	Method Of Forming Metal Layers Formed As A Composite Of Sub-Layers Using TI Texture Control Layer
953085370		1995-11-28		Abandoned	United Kingdom	Method Of Forming Metal Layers Formed As A Composite Of Sub-Layers Using TI Texture Control Layer
953085370		1995-11-28		Abandoned	Italy	Method Of Forming Metal Layers Formed As A Composite Of Sub-Layers Using TI Texture Control Layer
7337694	3707627	1995-12-04	2005-08-12 Expired		Japan	Method Of Forming Metal Layers Formed As A Composite Of Sub-Layers Using TI Texture Control Layer
9546636		1995-12-05		Abandoned	Korea, Republic of (KR)	Method Of Forming Metal Layers Formed As A Composite Of Sub-Layers Using TI Texture Control Layer

# Schedule B(1)(e) – Semic Litigation

AppNo	PatentNo	FiledDate	GrantDate	Status	Country	Title
05000170	22616	1005 11 30	100 Ct 700 t	,	Singapore	Method Of Forming Metal Layers Formed As A Composite Of Suh-Layers Heing TI Taxture Control Layer
9202021	отосс	97-11-661	ET-7T-/66T	гархеп	Jiigapore	Method Of Forming Metal Lavers Formed As A Composite Of
08349649	5523259	1994-12-05 1996-06-0	1996-06-04	Expired	United States of America	Sub-Layers Using Ti Texture Control Layer
3420751995		1995-12-28		Abandoned	Japan	Novel barrier layer treatments for Tungsten plug
9565271		1995-12-29		Abandoned	Korea, Republic of (KR)	Novel barrier layer treatments for Tungsten plug
08366867	5599739	1994-12-30	1997-02-04	Expired	United States of America	Novel barrier layer treatments for Tungsten plug
10600255	6798035	2003-06-20		Granted	United States of America	Bonding pad for low k dielectric
09752626	6591410	2000-12-28	2003-07-08	Granted	United States of America	Six-to-one signal/power ratio bump and trace pattern for flip chip design
2008124287		2008-05-12		Abandoned	Japan	Tungsten Formation Process
08329806	6323126	1994-10-26	2001-11-27	Granted	United States of America	Tungsten Formation Process
943074658		1994-10-12		Abandoned	France	Tungsten Formation Process
6255908		1994-10-24		Abandoned	Japan	Tungsten Formation Process
943074658		1994-10-12		Abandoned	Germany (Federal Republic of)	Tungsten Formation Process
943074658		1994-10-12		Abandoned	United Kingdom	Tungsten Formation Process
943074658		1994-10-12		Abandoned	Italy	Tungsten Formation Process
8141780		1993-10-22		Abandoned	United States of America	Tungsten Formation Process
9426313		1994-10-14		Abandoned	Korea, Republic of (KR)	Tungsten Formation Process
09864577	6472304	2001-05-24	2002-10-29	Granted	United States of America	Wire Bonding To Copper
3002086	60039800.5	2000-01-13	2008-08-13 Granted	Granted	Germany (Federal Republic of)	Wire Bonding To Copper
3002086	1022776	2000-01-13	2008-08-13	Lapsed	United Kingdom	Wire Bonding To Copper
3002086	1022776	2000-01-13	2008-08-13	Lapsed	France	Wire Bonding To Copper
9236406		1999-01-23		Abandoned	United States of America	Wire Bonding To Copper
2000007951	3575676	2000-01-17	2004-07-16	Granted	Japan	Wire Bonding To Copper
2000003060	659801	2000-01-22	2006-12-13	Granted	Korea, Republic of (KR)	Wire Bonding To Copper
88120537	NI-129005	1999-11-24	2001-03-21	Granted	Taiwan	Wire Bonding To Copper
08116309	5643838	1993-09-03	1997-07-01	Expired	United States of America	Low Temperature Deposition of Silicon Oxides for Device Fabrication
08645852	5693561	1996-05-14	1997-12-02	Expired	United States of America	Method Of Integrated Circuit Fabrication Including A Step Of Depositing Tungsten
09370422	6153543	1999-08-09	2000-11-28	Granted	United States of America	High Density Plasma Passivation Layer And Method Of Application

TO:

### Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

## REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Compliance filed in the U.S. Distr	<del>-</del>	U.S.C. § 1116 you are hereby advised that a cour Central District of Californiaa	t action has been on the following
	Patents. (  the patent action		
DOCKET NO. 2:21-cv-7323	DATE FILED 9/13/2021	U.S. DISTRICT COURT Central District of Ca	liforniaa
PLAINTIFF		DEFENDANT	
BELL NORTHERN RESI	EARCH, LLC	TCL TECHNOLOGY GROUP (	CORPORATION, et al
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR	TRADEMARK
1 U.S. 8,204,554	6/19/2012	BELL NORTHERN RESEARCH, LLC	
2 U.S. 7,319,889	1/15/2008	BELL NORTHERN RESEARCH, LLC	
3 RE 48,629	7/6/2021	BELL NORTHERN RESEARCH, LLC	
4 U.S. 8,416,862	4/9/2013	BELL NORTHERN RESEARCH, LLC	
5 U.S. 7,957,450	6/7/2011	BELL NORTHERN RESEARCH, LLC	
		following patent(s)/ trademark(s) have been include	ed:
DATE INCLUDED	INCLUDED BY	dment	Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR	TRADEMARK
1			
2			
3			
4			
5			
In the above	e—entitled case, the following de	ecision has been rendered or judgement issued:	
DECISION/JUDGEMENT			

TO:

### Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

## REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

filed in the U.S. Distr	rict Court	5 U.S.C. § 1116 you are hereby advised that a court action has been  Central District of Californiaa on the following
☐ Trademarks or <b>✓</b>	Patents. (  the patent action	on involves 35 U.S.C. § 292.):
DOCKET NO. 2:21-cv-7323	DATE FILED 9/13/2021	U.S. DISTRICT COURT Central District of Californiaa
PLAINTIFF		DEFENDANT
BELL NORTHERN RES	EARCH, LLC	TCL TECHNOLOGY GROUP CORPORATION, et al
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1 U.S. 6,941,156	9/6/2005	BELL NORTHERN RESEARCH, LLC
2 U.S. 6,696,941	2/24/2004	BELL NORTHERN RESEARCH, LLC
3 U.S. 6,963,129	11/8/2005	BELL NORTHERN RESEARCH, LLC
4 U.S. 6,858,930	2/22/2005	BELL NORTHERN RESEARCH, LLC
5		
		following patent(s)/ trademark(s) have been included:
DATE INCLUDED	INCLUDED BY	ndment
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT OR TRADEMARK
1		
2		
3		
4		
5		
	e—entitled case, the following d	decision has been rendered or judgement issued:
DECISION/JUDGEMENT		
CLERK	(BY)	DEPUTY CLERK DATE

TO:

#### Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

#### REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

filed in the U.S. Distr	rict Court	С	U.S.C. § 1116 you are hereby advised that a court accentral District of Californiaa involves 35 U.S.C. § 292.):	tion has been on the following
DOCKET NO.			U.S. DISTRICT COURT	
2:21-cv-7323	DATE FILED 9/13/2021		Central District of Califo	rniaa
PLAINTIFF			DEFENDANT	
BELL NORTHERN RES	EARCH, LLC		TCL TECHNOLOGY GROUP CO	RPORATION, et al
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	3	HOLDER OF PATENT OR TRA	ADEMARK
1 U.S. 8,204,554	6/19/2012		BELL NORTHERN RESEARCH, LLC	
2 U.S. 7,319,889	1/15/2008		BELL NORTHERN RESEARCH, LLC	
3 RE 48,629	7/6/2021		BELL NORTHERN RESEARCH, LLC	
4 U.S. 8,416,862	4/9/2013	***************************************	BELL NORTHERN RESEARCH, LLC	
5 U.S. 7,957,450	6/7/2011		BELL NORTHERN RESEARCH, LLC	
	In the above—entitled case	e, the fo	ollowing patent(s)/ trademark(s) have been included:	
TO A PROPER TO LOOK TO THE PARTY.	TO TAKE A THE WAY OF THE			
DATE INCLUDED	INCLUDED BY	Amend	iment Answer Cross Rill	Other Pleading
PATENT OR	1	Amend		Other Pleading
			lment Answer Cross Bill HOLDER OF PATENT OR TRA	
PATENT OR	DATE OF PATENT			
PATENT OR TRADEMARK NO.	DATE OF PATENT			
PATENT OR TRADEMARK NO.	DATE OF PATENT			
PATENT OR TRADEMARK NO. 1	DATE OF PATENT			
PATENT OR TRADEMARK NO. 1 2	DATE OF PATENT			
PATENT OR TRADEMARK NO.  1 2 3 4	DATE OF PATENT OR TRADEMARK			
PATENT OR TRADEMARK NO.  1 2 3 4	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT OR TRA	
PATENT OR TRADEMARK NO.  1 2 3 4 5 In the above DECISION/JUDGEMENT	DATE OF PATENT OR TRADEMARK  eentitled case, the follow	ving dec	HOLDER OF PATENT OR TRA	
PATENT OR TRADEMARK NO.  1 2 3 4 5 In the above DECISION/JUDGEMENT	DATE OF PATENT OR TRADEMARK  eentitled case, the follow	ving dec	HOLDER OF PATENT OR TRA	
PATENT OR TRADEMARK NO.  1 2 3 4 5 In the above DECISION/JUDGEMENT	DATE OF PATENT OR TRADEMARK  eentitled case, the follow	ving dec	HOLDER OF PATENT OR TRA	

TO:

#### Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

## REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Complianc filed in the U.S. Dist		5 U.S.C. § 1116 you are hereby advised that a co- Central District of Californiaa	ourt action has been on the following
Trademarks or	Patents. (  the patent acti	on involves 35 U.S.C. § 292.):	
DOCKET NO. 2:21-ev-7323	DATE FILED 9/13/2021	U.S. DISTRICT COURT Central District of (	Californiaa
PLAINTIFF		DEFENDANT	
BELL NORTHERN RES	EARCH, LLC	TCL TECHNOLOGY GROUP	P CORPORATION, et al
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT O	R TRADEMARK
1 U.S. 6,941,156	9/6/2005	BELL NORTHERN RESEARCH, LL	-C
2 U.S. 6,696,941	2/24/2004	BELL NORTHERN RESEARCH, LL	_C
3 U.S. 6,963,129	11/8/2005	BELL NORTHERN RESEARCH, LI	-C
4 U.S. 6,858,930	2/22/2005	BELL NORTHERN RESEARCH, LI	LC
5			
	In the above—entitled case, the	following patent(s)/ trademark(s) have been inc	luded:
DATE INCLUDED	INCLUDED BY	ndment Answer Cross Bill	Other Pleading
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK	HOLDER OF PATENT O	R TRADEMARK
1			
2			***************************************
3			
4			
5			
In the abov	reentitled case, the following	decision has been rendered or judgement issued:	
DECISION/JUDGEMENT			
CIEDV	ZT\X.7	DEPUTY CLERK	DATE
CLERK		LICELLY LLCRK	1116119

#### TO:

#### Mail Stop 8 Director of the U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

#### REPORT ON THE FILING OR DETERMINATION OF AN ACTION REGARDING A PATENT OR TRADEMARK

In Compliance filed in the U.S. Distr		S U.S.C. 9 ESTERN	N DISTRICT OF TEXAS	on the following
	Patents. (  the patent action	n involve	s 35 U.S.C. § 292.):	
DOCKET NO. 1:23-cv-00633	DATE FILED 6/2/2023	U.S. DI	STRICT COURT WESTERN DISTRICT OF T	EXAS
PLAINTIFF BELL NORTHERN RES	EARCH, LLC		DEFENDANT  NXP SEMICONDUCTORS, N.V.; NX  USA, INC.	XP, B.V.; and NXP
PATENT OR TRADEMARK NO.	DATE OF PATENT OR TRADEMARK		HOLDER OF PATENT OR TRAD	DEMARK
1 US RE 48,629	7/6/2021	Bell	Northern Research, LLC	
2 US 8,416,862	4/9/2013	Bell	Northern Research, LLC	
3 US 7,564,914	7/21/2009	Bell	Northern Research, LLC	
4				
5				
PATENT OR TRADEMARK NO.  1 2	In the above—entitled case, the INCLUDED BY  Ame DATE OF PATENT OR TRADEMARK		patent(s)/ trademark(s) have been included:  Answer	
4		-		
5				
In the abov	ve-entitled case, the following	decision l	as been rendered or judgement issued:	
DECISION/JUDGEMENT				
CLERK Philip J. Dev	l i	) DEPUT		DATE 06/06/2023