U.S. Patent No. 10,049,080 Declaration of Robert Horst UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

MERCEDES-BENZ USA, LLC, Petitioner

v.

DAEDALUS PRIME LLC
Patent Owner

Case (to be assigned) U.S. Patent No. 10,049,080

DECLARATION OF ROBERT HORST IN SUPPORT OF PETITION FOR *INTER PARTES* REVIEW OF US. PATENT NO. 10,049,080



TABLE OF CONTENTS

			rage	
I.	INTRODUCTION1			
	A.	Qualifications	2	
	B.	Materials Considered	5	
II.	LEGAL STANDARDS			
	A.	Anticipation	8	
	B.	Obviousness	9	
	C.	Level of Ordinary Skill in the Art	12	
	D.	Claim Construction	13	
III.	SUM	IMARY OF GROUNDS	14	
IV.	THE	'080 PATENT	16	
	A.	Overview of the '080 Patent	16	
	B.	Prosecution History of the ''080 Patent	19	
V.	TEC	TECHNOLOGY BACKGROUND2		
	A.	Relationship between power, voltage, and frequency	22	
	B.	Multi-core processing approaches	24	
	C.	Processor Microarchitectures	27	
	D.	Heterogeneous multi-core processors	29	
VI.	THE PRIOR ART IN THE APPLIED INVALIDITY GROUNDS32			
	A.	Mathieson (Ex-1005)	32	
	B.	Carmack (Ex-1006)	34	
	C.	Sutardja - Sutardja '748 (Ex-1007) and Sutardja '785 (Ex-1008	3)37	
	D.	Rychlik (Ex-1009)	39	
VII.	CLA	IM CONSTRUCTION	40	
VIII.	DET	AILED EXPLANATION OF THE UNPATENABILITY GROU		
	A.	Ground 1: Claims 1-4, 7-12, 15-20, 23-24 are rendered obvious Sutardja (Ex-1007, incorporating Ex-1008)	41	
		1. Independent Claim 1	41	



	a.	Element I[pre]: A multi-core processor comprising:41		
	b.	Element 1[a][i]: a first plurality of cores and a second plurality of cores that support a same instruction set,42		
	c.	Element 1[a][ii]: wherein the second plurality of cores consume less power, for a same applied operating frequency and supply voltage, than the first plurality of cores; and		
	d.	Element 1[b][i]: power management hardware to, from a state where the first plurality of cores and the second plurality of cores are enabled, disable all of the first plurality of cores for a drop in demand below a threshold without disabling any of the second plurality of cores,55		
	e.	Element 1[b][ii]: wherein an operating system to execute on the multi-core processor is to monitor a demand for the multi-core processor and control the power management hardware based on the demand		
2.	wher have	endent Claim 2: The multi-core processor of claim 1, rein the second plurality of cores comprise logic gates that narrower logic gate driver transistors than corresponding gates of the first plurality of cores		
3.	wher const	endent Claim 3: The multi-core processor of claim 1, rein the second plurality of cores comprise logic gates that tume less power than corresponding logic gates of the first ality of cores		
4.	wher opera	Dependent Claim 4: The multi-core processor of claim 1, wherein the second plurality of cores each have a maximum perating frequency that is less than a maximum operating requency of the first plurality of cores		
5.	wher	Dependent Claim 7: The multi-core processor of claim 1, wherein the first plurality of cores are at a maximum operating requency in the state.		
6.	Dependent Claim 8: The multi-core processor of claim 1, wherein			
	a.	Element 8[a]: the power management hardware is to enable all of the first plurality of cores for an increase in demand above the threshold without disabling any of the second plurality of cores,		



	b.	Element 8[b]: wherein an operating system is to monitor a demand for the multi-core processor and control the power management hardware based on the demand80		
7.	Independent Claims 9 and 17:80			
	a.	Element 9[preamble]: A method comprising:80		
	b.	Element 17[preamble]: A non-transitory machine readable medium containing program code that when processed by a machine causes a method to be performed, the method comprising:80		
	c.	Elements 9[a][i] and 17[a][i]: operating a multi-core processor such that a first plurality of cores and a second plurality of cores execute a same instruction set,81		
	d.	Elements 9[a][ii] and 17[a][ii]: wherein the second plurality of cores consume less power, for a same applied operating frequency and supply voltage, than the first plurality of cores; and		
	e.	Elements 9[b][i] and 17[b][i]: disabling with power management hardware, from a state where the first plurality of cores and the second plurality of cores are enabled, all of the first plurality of cores for a drop in demand below a threshold without disabling any of the second plurality of cores,		
	f.	Element 9[b][ii] and 17[b][ii]: wherein an operating system executing on the multi-core processor monitors a demand for the multi-core processor and controls the power management hardware based on the demand81		
8.	Dependent Claims 10 and 18: The [method of claim 9/nontransitory machine readable medium of claim 17], wherein the operating of the second plurality of cores comprised driving logic gates that have narrower logic gate driver transistors than corresponding logic gates of the first plurality of cores			
9.	9/non where drivin	pendent Claims 11 and 19: The [method of claim ontransitory machine readable medium of claim 17], erein the operating of the second plurality of cores comprises ving logic gates that consume less power than corresponding is gates of the first plurality of cores		



10.	Dependent Claims 12 and 20: The [method of claim 9/nontransitory machine readable medium of claim 17], wherein the operating comprises operating the second plurality of cores at a maximum operating frequency that is less than a maximum operating frequency of the first plurality of cores82		
11.	Dependent Claims 15 and 23: The [method of claim 9/nontransitory machine readable medium of claim 17], wherein the operating comprises operating the first plurality of cores at a maximum operating frequency in the state82		
12.	Dependent Claims 16 and 24: The [method of claim 9/nontransitory machine readable medium of claim 17], further comprising		
	a.	Elements 16[a] and 24[a]: enabling, with the power management hardware, all of the first plurality of cores for an increase in demand above the threshold without disabling any of the second plurality of cores,83	
	b.	Elements 16[b] and 24[b]: wherein an operating system is to monitor a demand for the multi-core processor and control the power management hardware based on the demand.	
		Claims 5-6, 13-14, and 21-22 are rendered obvious by view of Rychlik83	
1.	Depe	endent Claims 5, 13, and 21:83	
	a.	Elements 5[a], 13[a], 21[a]: The [multi-core processor of claim 1/method of claim 9/non-transitory machine readable medium of claim 17], [wherein the power management hardware is to disable/further comprising disabling, with the power management hardware,] an additional core of the second plurality of cores for each continued drop in demand below a next lower threshold until one core of the second plurality of cores remains enabled, and	
	b.	Elements 5[b], 13[b], 21[b]: [lower/lowering] an operating frequency or a supply voltage of the one core of the second plurality of cores as demand drops below a next lower threshold90	
2.	Depe	endent Claims 6, 14, 22: [The multi-core processor of claim	



B.

DOCKET

Explore Litigation Insights



Docket Alarm provides insights to develop a more informed litigation strategy and the peace of mind of knowing you're on top of things.

Real-Time Litigation Alerts



Keep your litigation team up-to-date with **real-time** alerts and advanced team management tools built for the enterprise, all while greatly reducing PACER spend.

Our comprehensive service means we can handle Federal, State, and Administrative courts across the country.

Advanced Docket Research



With over 230 million records, Docket Alarm's cloud-native docket research platform finds what other services can't. Coverage includes Federal, State, plus PTAB, TTAB, ITC and NLRB decisions, all in one place.

Identify arguments that have been successful in the past with full text, pinpoint searching. Link to case law cited within any court document via Fastcase.

Analytics At Your Fingertips



Learn what happened the last time a particular judge, opposing counsel or company faced cases similar to yours.

Advanced out-of-the-box PTAB and TTAB analytics are always at your fingertips.

API

Docket Alarm offers a powerful API (application programming interface) to developers that want to integrate case filings into their apps.

LAW FIRMS

Build custom dashboards for your attorneys and clients with live data direct from the court.

Automate many repetitive legal tasks like conflict checks, document management, and marketing.

FINANCIAL INSTITUTIONS

Litigation and bankruptcy checks for companies and debtors.

E-DISCOVERY AND LEGAL VENDORS

Sync your system to PACER to automate legal marketing.

