		Page	1
1			
2	UNITED STATES INTERNATIONAL TRADE COMMISSION		
3	WASHINGTON, D.C.		
4	Before the Honorable Thomas B. Pender		
\$	Administrative Law Judge		
6	$\ldots \ldots $		
7	In the Matter of		
8			
9	CERTAIN CONSUMER ELECTRONICS Investigation		
10	AND DISPLAY DEVICES WITH No. 337-TA-932		
11	GRAPHICS PROCESSING AND GRAPHICS		
12	PROCESSING UNITS THEREIN		
13			
14	CONTAINS ADVANCED MICRO DEVICES, INC.		
15	CONFIDENTIAL BUSINESS INFORMATION SUBJECT TO		
16	PROTECTIVE ORDER - VIDEOTAPED DEPOSITION OF		
17	ANDREW E. GRUBER, on behalf of Advanced Micro		
18	Devices, Inc. and Individually		
19	Tuesday, March 17, 2015, 9:14 a.m.		
20	Robins, Kaplan, Miller & Ciresi L.L.P.		
21	800 Boylston Street		
22	Boston, Massachusetts		
23	Reported by:		
24	MICHAEL O'CONNOR, RPR, CRR, CBC, CCP		
25	Job No. 91486		

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 1 of 213 AMDLG0214840 AMD1318_0157955 CX-1950C.0001

	Page 2
1	
2	
Э	
4	Tuesday, March 17, 2015
\$	9:14 a.m.
6	
7	Videotaped Deposition of ANDREW E.
8	Tuesday, March 17, 2015 9:14 a.m. Videotaped Deposition of ANDREW E. GRUBER, individually, and as Corporate Designee on behalf of Advanced Micro Devices, Inc. before Michael D. O'Connor, a Registered Professional Reporter and Certified Realtime Reporter and Notary Public in the Commonwealth of Massachusetts.
9	on behalf of Advanced Micro Devices, Inc.
10	before Michael D. O'Connor, a Registered Professional
11	Reporter and Certified Realtime Reporter and
12	Notary Public in the Commonwealth of Massachusetts.
13	
14	
15	
16	
17	
18	
19	
20	
21	
22	
23	
24	
25	

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 2 of 213 AMDLG0214841 AMD1318_0157956 CX-1950C.0002

Page 3 2 **APPEARANCES:** 2 3 ROBINS KAPLAN MILLER & CIRESI å Attorney for Advanced Micro Devices: \mathbb{S} 800 LaSalle Avenue £ Minneapolis, Minnesota 55402 γ BY: AARON FAHRENKROG, ESQ. 8 - AND -9 10 STERNE KESSLER GOLDSTEIN & FOX 11 Attorney for Advanced Micro Devices: 12 1100 New York Avenue, N.W. 13 Washington, DC, 20005 14 BY: JONATHAN TUMINARO, ESQ. 15 16 17 18 19 ORRICK HERRINGTON & SUTCLIFFE 20 Attorney for NVIDIA Corporation: 211152 15th Street, N.W. 22Washington, DC, 20005 23 BY: CHRISTOPHER HIGGINS, ESQ. 24 I. NEEL CHATTERJEE, ESQ. 25

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 3 of 213 AMDLG0214842 AMD1318_0157957 CX-1950C.0003

		Page 4
1	APPEARANCES (Cont'd):	
2		
3	KEKER & VAN NEST	
4	Attorney for Qualcomm Incorporated:	
\$	633 Battery Street	
6	San Francisco, California 94111	
ÿ	BY: EUGENE PAIGE, ESQ.	
8		
9		
10		
11	Also Present: Leann McKeon, Videographer	
12		
13	Also Present via speakerphone:	
14	Daniel Leventhal, Esq.,	
15	Norton Rose Fulbright (US), LLP	
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 4 of 213 AMDLG0214843 AMD1318_0157958 CX-1950C.0004

		Page	5
1	PROCEEDINGS		
2	(Gruber Exhibit 1, Document entitled		
3	"Complainant NVIDIA Corporation's Notice of		
4	Deposition of Andrew Gruber," marked for		
5	identification)		
6	(Gruber Exhibit 2, Document entitled		
7	"Application For Issuance of Subpoena Duces Tecum		
8	and Subpoena Ad Testificandum to Advanced Micro		
9	Devices, Inc.," marked for identification)		
10		09:13	
11	VIDEOGRAPHER: This is the start of	09:13	
12	tape labeled number one of the videotaped	09:13	
13	deposition of Andrew Gruber in the Matter of	09:13	
14	Certain Consumer Electronics and Display Devices	09 : 13	
15	With Graphics Processing and Graphics Processing	09:13	
16	Units Therein, Investigation No. 337-TA-932 in	09:13	
17	the United States International Trade Commission,	09:13	
18	Washington, D.C., before the honorable Thomas B.	09:13	
19	Pender.	09 : 14	
20	This deposition is being held at 800	09:14	
21	Boylston Street, Boston, Massachusetts, on March	09:14	
22	17, 2015, at approximately 9:14 a.m. My name is	09:14	
23	Leann McKeon. I'm the legal video specialist	09:14	
24	from TSG Reporting, Inc. headquartered at 747	09:14	
25	Third Avenue, New York, New York. The court	09:14	

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 5 of 213 AMDLG0214844 AMD1318_0157959 CX-1950C.0005

		Page	6
1	reporter is Michael O'Connor in association with	09:14	
2	TSG Reporting. Will counsel please introduce	09:14	
3	yourselves.	09:14	
ą	MR. HIGGINS: Chris Higgins from	09:14	
\$	Orrick, Herrington & Sutcliffe, on behalf of	09:14	
6	Complainant, NVIDIA Corporation. And with me is	09:14	
7	Neel Chatterjee, also from Orrick.	09:14	
8	MR. FAHRENKROG: Aaron Fahrenkrog	09:14	
9	from Robins Kaplan, LLP on behalf of non-party	09:14	
10	Advanced Micro Devices, Inc.	09:14	
11	MR. TUMINARO: Jonathan Tuminaro from	09:14	
12	Sterne, Kessler, Goldstein & Fox on behalf of	09:14	
13	non-party AMD.	09:14	
14	MR. PAIGE: Eugene Paige of Keker &	09:14	
15	Van Nest on behalf of Respondent Qualcomm and the	09:14	
16	witness in his personal capacity.	09:14	
1.7	ANDREW E. GRUBER,		
18	called as a witness, having been duly		
19	sworn by a Notary Public, was examined and		
20	testified as follows:		
21	EXAMINATION BY		
22	BY MR. HIGGINS:	09 : 15	
23	Q. Good morning, Mr. Gruber.	09:15	
24	A. Good morning.	09:15	
23	Q. You have been handed what's been	09:15	

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 6 of 213 AMDLG0214845 AMD1318_0157960 CX-1950C.0006

		Page 7
1	marked as Exhibits 1 and 2. Exhibit 1 is	09:15
2	"Complainant NVIDIA Corporation's Notice of	09:15
3	Deposition of Andrew Gruber." Exhibit 2 is	09:15
4	"Application For Issuance of Subpoena Duces Tecum	09:15
3	and Subpoena Ad Testificandum to Advanced Micro	09:15
6	Devices, Inc."	09:15
7	Do you see those?	09:15
8	A. Yes.	09:15
9	Q. Are you here to testify on behalf of	09:15
10	both the deposition notice and the subpoena to	09:15
11	AMD?	09:15
12	A. Yes.	09:15
13	Q. When was the R400 built?	09:15
14	A. The R400 project was remained the	09:15
15	R500 project, and eventually involved into the	09:15
16	R600 project, which was the chip that finally	09:15
17	made it to market. The same database also	09:15
18	evolved into the internal code name Xenos chip,	09:15
19	which was in the Microsoft Xbox 360 project.	09:16
20	That Xbox project shipped in late	09:16
21	2005. The R600 shipped after that. I believe it	09:16
22	was in 2007.	09:16
23	Q. Was a chip ever built that was based	09:16
24	solely on the R400 project?	09:16
25	A. No. By the time that the Xbox	09:16

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 7 of 213 AMDLG0214846 AMD1318_0157961 CX-1950C.0007

		Page 8
1	shipped, there were certain evolution of the	09:16
2	database. So there were changes. But the	09:16
3	internals were largely based on the R400	09:16
ą	unchanged.	09:16
\$	Q. Was a chip ever built that was based	09:16
6	solely on the R500 project?	09:16
7	A. No. The R500 project evolved into	09:16
8	the R600 project. There were substantial changes	09:17
9	from the R500 to the R600. But still a lot of	09:17
10	the engineering in the R400 showed up in the	09:17
11	R600.	09:17
12	Q. What were the substantial changes	09:17
13	from the R500 to the R600?	09:17
14	A. The R600 still had the same unified	09:17
15	shader idea as the R500. In the R600, the	09:17
16	instruction set changed from a pure vector model,	09:17
1.7	what was called a Vec 4 model, into four parallel	09:17
18	scaler instructions.	09:17
19	The data flow in the R500 to R600 was	09:17
20	very similar. The main change was in the, as I	09:18
21	say, the instruction set and the approach to	09:18
22	instruction execution.	09:18
23	Q. Did the R600 use the same sequencer	09:18
24	as the R500?	09:18
23	MR. PAIGE: Vague and ambiguous.	09:18

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 8 of 213 AMDLG0214847 AMD1318_0157962 CX-1950C.0008

		Page 9
1	A. The sequencer between the R500 and	09:18
2	the R600 had substantial changes. The R500 team	09:18
3	was primarily from the Marlboro office, and that	09:18
4	was the same team that had just continued on as	09:18
5	the R400 changed into the R500.	09:18
6	The R600 was more of a combined	09:18
7	effort in between the East Coast office and the	09:18
8	West Coast office. So the sequencer aspects	09:19
9	changed substantially between the R500 and the	09:19
10	R600.	09:19
11	Q. Why did the sequencer change	09:19
1.2	substantially between the R500 and the R600?	09:19
13	A. There were just different people	09:19
14	working on it. I was not involved as much in the	09:19
15	R600 as in the R500. So I can't talk about a lot	09:19
16	of the specific changes in the sequencer, but I	09:19
1.7	do believe there were changes from the R500 to	09:19
18	the R600.	09:19
19	Q. When was the R400 project started?	09:19
20	A. The R400 project started taking shape	09:19
21	in late 2000. That's when the initial concepts	09:19
22	were kind of first come up with and discussions	09:20
23	started about it within ATI.	09:20
24	Q. Why was the R400 project started?	09:20
25	A. Well, we needed a follow-on chip.	09:20

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 9 of 213 AMDLG0214848 AMD1318_0157963 CX-1950C.0009

		Page 10
1	The way that ATI worked at that time, we had a	09:20
2	leapfrogging design system. So it was a group on	09:20
3	the East Coast that was doing the odd sequence	09:20
4	sorry the even sequence of chips. So the East	09:20
3	Coast team did the R200 and then the West Coast	09:20
6	team would do the R300, and the East Coast team	09:20
7	would do the R400.	09:20
8	This is because the market needs were	09:20
9	such that the need for a new chip was shorter	09:21
10	than the design time needed for a new chip. So	09:21
11	we had these leapfrogging teams to be able to	09:21
12	meet the market windows.	09:21
13	So the R400 was intended as our new	09:21
14	chip after the well, after the West Coast	09:21
15	R300. But, from the East Coast point of view,	09:21
16	after the R200. We needed both increased	09:21
17	performance as well as we were looking at	09:21
18	supporting next-generation APIs.	09:21
19	Q. Did the West Coast team work on the	09:21
20	next odd numbered R500?	09:21
21	A. That was originally the goal. As	09:21 09:21 09:22 09:22 09:22 09:22 09:22
22	schedules changed and the R400 took longer than	09:22
23	anticipated to meet the development effort, what	09:22
24	happened was that the we met that marketing	09:22
23	window rather than with the R400 with a revision	09:22

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 10 of 213 AMDLG0214849 AMD1318_0157964 CX-1950C.0010

		Page 11
1	of the R300, which we called the R420.	09:22
2	The R400 was renamed the R500, and	09:22
3	aimed at the next market window. As it turned	09:22
ą	out, the R500 slipped as well. And so the West	09:22
\$	Coast team did wind up producing a chip that went	09:22
6	into the R500 marketing window, and that was	09:22
7	called the R580.	09:22
8	Q. When was the 420 chip released?	09:22
9	A. I am not sure. I'd have to go back	09:22
10	into records and get back to you on that.	09:23
11	Q. Do you have a general idea of the	09:23
12	time frame when it may have been released?	09:23
13	A. The R420. It was probably released	09:23
14	in the 2004 time frame. I couldn't	09 : 23
15	Q. Do you know when the 580 was	09:23
16	released?	09:23
17	A. It probably would have been released	09 : 23
18	about a year later, maybe 18 months later.	09 : 23
19	Q. Why did the R400 take longer than	09 : 23
20	anticipated to meet the development effort?	09:23
21	A. The R400 was a very aggressive chip	09:23
22	in a number of ways. The unified shader idea was	09:23
23	certainly new, and there was a lot of engineering	09:24
24	associated with that. But there were a lot of	09:24
25	other changes involved in the R400 as well.	09:24

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 11 of 213 AMDLG0214850 AMD1318_0157965 CX-1950C.0011

		Page 12
1	There were compression changes in how	09:24
2	we dealt with memory that took a lot longer than	09:24
3	we thought. There was negotiations with	09:24
4	Microsoft over how the API would shape up.	09:24
5	So there were back-and-forth	09:24
6	discussions about that. So sometimes engineering	09:24
7	just takes longer than you anticipate.	09:24
8	Q. Where was the work on the R400 done,	09:24
9	in what location?	09:25
10	A. The primary work on the R400 was done	09:25
11	in the Marlboro office of ATI. There was some	09:25
12	work done as well in the Orlando office of ATI.	09:25
13	The Orlando team came on board with the R400 a	09:25
14	little later than the Marlboro team did, because	09:25
15	the Orlando office was also involved in the R300	09:25
16	series of products.	09:25
17	So while we had a leapfrogging	09:25
18	effort, the Orlando team was actually on both of	09:25
19	those efforts.	09:25
20	Q. Which parts of the R400 did the	09:25
21	Marlboro office work on?	09:25
22	A. As I said, the Marlboro office worked	09:25
23	on virtually all of it. It worked on the	09:25
24	sequencer, on the shader pipe, on what we called	09:26
25	the render back-end, which NVIDIA called the ROP	09:26

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 12 of 213 AMDLG0214851 AMD1318_0157966 CX-1950C.0012

		Page	13
1	unit, the texture system, on the command	09:26	
2	processor, although some of the command processor	09:26	
3	was done in Orlando.	09:26	
ą.	Most of the vertex processing after	09:26	
\$	shading was done in the Orlando office, that it's	09:26	
6	a clipping and viewport transform.	09:26	
7	Q. What aspects of the engineering	09:26	
8	associated with the unified shader contributed to	09:26	
9	the delay in the R400 project?	09:26	
10	MR. FAHRENKROG: Object to the form	09:26	
11	of the question.	09:26	
12	MR. PAIGE: Join in the objection.	09:26	
13	A. A lot of the data flow was	09:27	
14	challenging. How do you get the data from the	09 : 27	
15	vertex shader back into the pixel shader.	09:27	
16	Dealing with some of the shared resources for	09:27	
17	both vertices and pixels in a manner such that	09:27	
18	you didn't get deadlock and that you got adequate	09 : 27	
19	performance, that one didn't overwhelm the other	09 : 27	
20	was also challenging.	09 : 27	
21	Q. In the R400, what were the shared	09:27	
22	resources between vertices and pixels?	09 : 27	
23	A. The shader itself, that is the	09:27	
24	execution unit and the sequencer logic, were	09:27	
23	shared. The general purpose registers were	09:28	

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 13 of 213 AMDLG0214852 AMD1318_0157967 CX-1950C.0013

		Page 14
1	shared also on a slowly moving dynamic basis	09:28
2	where there were two different pools, but the	09:28
3	pool sizes could change.	09:28
ą	Q. What were the issues with the general	09:28
3	purpose register in the unified shader design?	09:28
6	MR. PAIGE: Object to the form of the	09:28
7	question.	09:28
8	MR. FAHRENKROG: Objection.	09:28
9	A. Allowing the shader that had the most	09:28
10	work to do to get more of the resources than the	09:29
11	other shader, while at the same time having a	09:29
12	reasonable allocation mechanism for those. We	09:29
13	like to allocate in kind of a FIFO order, because	09:29
14	that's easy to control, but it's difficult to do	09:29
15	that when you have two different shader programs	09:29
16	that take radically different amounts of time,	09:29
17	that take unpredictable amounts of time.	09:29
18	Q. Were these issues with the general	09:29
19	purpose registers ever resolved in the R400	09:29
20	project?	09:29
21	MR. PAIGE: Vague and ambiguous.	09:29
22	A. Yes. The R400 had a register	09:29
23	allocation scheme that was functional and that	09:29
24	worked well, and that was actually carried	09:30
25	forward into the Xbox chip. I don't think there	09:30

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 14 of 213 AMDLG0214853 AMD1318_0157968 CX-1950C.0014

		Page 15
1	were I can't think of a difference between the	09:30
2	R400 design and what was produced in the Xbox, in	09:30
3	that area.	09:30
4	Q. When was the design of the general	09:30
3	purpose registers in the R400 finalized?	09:30
6	A. The general purpose registers were	09:30
7	finalized fairly early on. I would say prior to	09:30
8	the end of 2001, the overall scheme was	09:30
9	established and really didn't change much after	09:30
10	that.	09:31
11	Q. What was your role in the R400	09:31
12	project?	09:31
13	A. I was the head architect of the	09:31
14	Marlboro site. Steve Ryan was under me, and he	09:31
15	was nominally specifically in charge of the R400.	09:31
16	As the project evolved, I took over more of that	09:31
17	role from Steve.	09:31
18	Q. Who else worked on the R400 project?	09:31
19	A. Well, there was a very large team. I	09:31
20	mean, by the end, it was certainly over 100	09:31
21	people.	09:31
22	Q. Who was on the initial team that	09:31
23	started work on the R400 project?	09:31
24	A. Initially, there were just a small	09:31
23	group of architects working. Steve Morein,	09:31

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 15 of 213 AMDLG0214854 AMD1318_0157969 CX-1950C.0015

		Page 16
1	Laurent Lefebvre, Andy Skende were people who	09:32
2	worked on it.	09:32
3	Q. When were additional people added to	09:32
ą	the R400 team?	09:32
3	A. Throughout 2001, as people came off	09:32
6	of the final work on the R200, there were more	09:32
7	and more people involved. I would say during the	09:32
8	first half of 2001, it was a fairly small	09:32
9	architectural team.	09:32
10	Q. When did the R400 project end?	09:32
11	A. I believe it ended well, it didn't	09:32
12	end. We evolved it into the R500. That is, we	09:32
13	realized we wouldn't make that market cycle in	09:33
14	early 2003.	09:33
15	Q. When did work on the R500 project	09:33
16	begin?	09:33
17	A. Immediately after. There was no work	09:33
18	stoppage. It was just kind of a redirection. We	09:33
19	were late on the R400, and we didn't want to be	09:33
20	late on the R500 as well. So the nature of the	09:33
21	work did not change at all between R400 and R500.	09:33
22	The API it was aimed at was the same	09:33
23	API.	09:33
24	Q. When did work on the Xenos chip	09:33
25	begin?	09:33

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 16 of 213 AMDLG0214855 AMD1318_0157970 CX-1950C.0016

		Page 17
1	A. That also began in early 2003. I	09:33
2	think that the Xenos work began shortly after the	09 : 33
3	transition to R500.	09:33
4	Q. Did the same teamwork on the Xenos	09:33
5	chip and the R500 project?	09:33
6	A. There was a lot of overlap, but there	09:34
Ţ	were also separate people working on the Xenos	09:34
8	chip that were working on the R500. Most of the	09:34
9	Xenos work wound up being focused in the Orlando	09:34
10	site, while most of the Marlboro site continued	09:34
11	work on the R500.	09:34
12	But the databases were so similar,	09:34
13	that there was a lot of back and forth between	09:34
14	the two.	09:34
13	Q. Which project did you work on?	09:34
16	A. I was primarily on the R500.	09:34
17	Q. Why was a different team assigned to	09:34
18	work on the Xenos?	09:34
19	A. There were aspects of the Xenos that	09:34
20	were unique to Xenos that weren't going to be	09:34
21	part of the anticipated R500 chip. Xenos had a	09:34
22	very different memory interface, for instance,	09 : 35
23	there was a dedicated memory chip as opposed to a	09:35
24	standard off-the-shelf memory chips in the Xenos.	09:35
25	There were also interfaces to the	09:35

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 17 of 213 AMDLG0214856 AMD1318_0157971 CX-1950C.0017

		Page 18
1	host processor in the Xenos chip that were not	09:35
2	anticipated to be part of the R500. And there	09:35
3	were also just the general Microsoft interaction,	09:35
4	as Microsoft was the project owner, that weren't	09:35
5	a factor in the R500.	09:35
6	Q. Was Microsoft the project owner of	09:35
7	the Xenos chip?	09:35
8	A. They were the overall project owner,	09:35
9	yeah.	09:35
10	Q. What did they do as the overall	09:35
11	project owner of the Xenos chip?	09:35
12	MR. FAHRENKROG: I'll insert an	09:35
13	objection here. I caution you not to reveal any	09:35
1.4	Microsoft confidential information. We've	09:36
15	objected to that in response to your subpoena,	09:36
16	and he's not here to talk about anything	09:36
17	confidential to Microsoft here today. You're	09:36
18	welcome to ask your questions about Xenos, and so	09:36
19	forth.	09:36
20	Q. What did Microsoft do as the overall	09:36
21	project owner of the Xenos?	09:36
22	A. They specified some of the interfaces	09:36
23	and some of the scenarios that we had to support.	09:36
24	Q. Which interfaces did they specify?	09:36
25	A. There was an interface in between the	09:36

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 18 of 213 AMDLG0214857 AMD1318_0157972 CX-1950C.0018

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 19
1	host and the Xenos chip that was Microsoft	09:36
2	specific that would allow the host to directly	09:36
3	write into Xenos memory.	09:36
ą	Q. What were the specific scenarios that	09:37
3	you had to support for Microsoft?	09:37
6	MR. FAHRENKROG: Object to the form	09:37
7	of the question.	09:37
8	A. Well, for instance, there was I	09:37
9	mentioned this dedicated memory associated with	09:37
10	the part, and that had a certain size associated	09:37
11	with it.	09:37
12	Microsoft was involved in specifying	09:37
13	the size of that memory, and the size of that	09:37
14	memory defined what screen resolutions would be	09:37
15	supported in one pass versus multipass.	09:37
16	So, you know, whether given say 1280,	09:38
17	or whatever standard high definition is, whether	09:38
18	that would be a multipass. And that was	09:38
19	primarily a cost issue. So that's why it fell to	09:38
20	Microsoft.	09:38
21	The engineering of the chip was ATI,	09:38
22	but a number of the specifications of the chip	09:38
23	were Microsoft.	09:38
24	Q. So did Microsoft specify certain	09:38
25	aspects of the chip design for the Xenos?	09:38

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 19 of 213 AMDLG0214858 AMD1318_0157973 CX-1950C.0019

		Page 20
1	A. They specified certain capabilities	09:38
2	of the chip. I wouldn't say Microsoft specified	09:38
3	design aspects.	09 : 38
ą	Q. What capabilities of the chip did	09:38
5	Microsoft specify?	09:38
6	A. Well, as I mentioned, the ability for	09:38
7	the host to directly write into the chip. The	09:38
8	size of the external memory. They might have	09:39
9	as I said, I wasn't on the Xenos project, but I	09:39
10	expect that they had certain performance goals as	09:39
11	well that had to be met.	09:39
12	Q. Who is the person or people at	09:39
13	Microsoft that were involved with the Xenos	09:39
14	project?	09:39
15	MR. FAHRENKROG: Object to the	09:39
16	question as asking for confidential Microsoft	09:39
17	information.	09:39
18	A. I don't recall offhand.	09:39
19	Q. Was the Xenos chip a single chip GPU	09:39
20	implementation?	09:39
21	MR. FAHRENKROG: Object to the form	09:39
22	of the question.	09:40
23	A. The GPU was a single chip. There was	09:40
24	an additional dedicated memory part that held a	09:40
25	tile buffer that was on the same was in the	09:40

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 20 of 213 AMDLG0214859 AMD1318_0157974 CX-1950C.0020

		Page 21
1	same package, but it was not part of the same	09:40
2	die.	09:40
3	Q. Were any rendering functions	09:40
ą	performed on a separate chip that had a tile	09:40
\$	buffer?	09:40
6	A. I believe it was purely a eDRAM part,	09:40
7	an embedded DRAM part. I would have to go back	09:40
8	to actual notes to check to see that there wasn't	09:41
9	any logic functionality on that part.	09:41
10	I remember very early on there was	09:41
11	some discussion about that, but I do not believe	09:41
12	that was in the part.	09:41
13	Q. What notes would you have to go back	09:41
14	and check?	09:41
15	A. Oh, I'd have to go through ATI	09:41
16	proprietary information. It wouldn't be my	09:41
1.7	personal notes, but I'd have to get proprietary	09:41
18	information from ATI about Xenos, like the Xenos	09:41
19	overall specification.	09:41
20	Q. Was the render back-end module on a	09:41
21	separate chip?	09:41
22	A. Again, certainly the entire render	09:41
23	back-end module would not have been on a separate	09:41
24	chip. There may have been some aspect on that	09:41
23	separate chip, but I can't testify one way or the	09:41

TSG Reporting - Worldwide - 877-702-9580

		Page 22
1	other.	09:42
2	Q. Why would certain aspects of the	09:42
3	render back-end module be placed on a separate	09:42
ą	chip?	09:42
\$	MR. FAHRENKROG: Object to the form	09:42
6	of the question. Vague.	09:42
7	A. The reason why you would do that was	09:42
8	to convert read-modify-write operations into pure	09:42
9	write operations to preserve bandwidth.	09:42
10	Q. In general, what type of operations	09:42
11	does the render back-end module perform?	09:42
12	MR. FAHRENKROG: Object to the form.	09:42
13	Vague.	09:42
14	MR. PAIGE: Object to the form.	09:42
15	A. It generally performs blending	09:42
16	operations and logic operations like and/or.	09:42
17	Q. What reason would blending operations	09:43
18	be moved to a separate chip?	09:43
19	A. For the same reason to preserve	09:43
20	memory bandwidth. If you were doing	09:43
21	read-modify-write operations, could be converted	09:43
22	to just a write-only operation.	09:43
23	Q. Did Microsoft request the use of a	09:43
24	separate chip in the Xenos design?	09:43
25	A. I don't recall whether that aspect of	09:43

TSG Reporting - Worldwide - 877-702-9580

		Page 23
1	the design was originated with Microsoft or was	09:43
2	suggested by ATI.	09:43
3	Q. Why didn't Microsoft use the R400	09:43
4	design?	09:44
5	MR. FAHRENKROG: Object to form.	09:44
6	Foundation.	09:44
7	MR. PAIGE: Join in the objection.	09:44
8	A. We used the R400 as the basis for the	09:44
9	Microsoft proposal. As we understood more about	09:44
10	what Microsoft was looking for, there was, you	09:44
11	know, design changes proposed to meet	09:44
3.2	Microsoft-specific needs.	09:44
13	I don't know whether the specific	09:44
14	change of the use of an embedded DRAM separate	09:44
15	chip came from Microsoft or ATI.	09:44
16	Q. What parts of the R400 design did not	09:44
17	meet Microsoft-specific needs?	09:44
18	MR. PAIGE: Object to the form.	09:45
19	A. Well, for one thing, Microsoft didn't	09:45
20	want the graphics DRAM aspect of it, that is, as	09:45
21	a separate memory pool. Microsoft wanted things	09:45
22	to work out of a single system pool.	09:45
23	Once we lost the separate memory pool	09:45
24	for graphics, that's when the eDRAM showed up as	09:45
25	a way of at least providing some additional	09:45

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 23 of 213 AMDLG0214862 AMD1318_0157977 CX-1950C.0023

		Page 24
1	memory bandwidth to meet GPU needs.	09:45
2	The actual shader system from R400 to	09:45
3	Xenos was pretty much identical.	09:46
4	Q. How did the R400 design use the	09:46
3	graphics DRAM?	09:46
6	A. The R400 generally rendered into	09:46
Ţ	graphics DRAM as a separate memory pool, and it	09:46
8	had a high-speed bus into the graphics DRAM. It	09:46
9	used it purely as a memory.	09:46
10	There was a memory hub as well that	09:46
11	could direct rendering into a system memory at a	09:46
12	slower rate.	09:46
13	Q. Did the R400 have memory in addition	09:46
14	to graphics DRAM?	09:47
15	A. Again, the graphics DRAM was not part	09:47
16	of the R400. It was a separate chip, external.	09:47
17	It had internal memories and, as well, it had	09:47
18	access to system memory.	09:47
19	Q. What internal memory did the R400	09:47
20	use?	09:47
21	A. The R400 had various caches as well	09:47
22	as FIFOs and buffers that would join different	09:47
23	blocks. There were fairly small pieces of	09:47
24	memory.	09:47
25	Q. Were general purpose registers within	09:47

TSG Reporting - Worldwide - 877-702-9580

		Page 25
1	the R400 design?	09:47
2	A. Yes.	09:48
3	Q. Were those part of the various caches	09:48
4	and	09:48
3	A. Yes.	09:48
6	Q buffers?	09:48
7	A. Yes.	09:48
8	Q. Was the R400 ever taped out?	09:48
9	A. It was never taped out as the R400.	09:48
10	The design evolved and was eventually taped out	09:48
11	as either Xenos as well as the R600.	09:48
12	Q. Was the R500 ever taped out?	09:48
13	A. The R500 was never taped out. It	09:48
14	evolved into the R600, which was taped out.	09:48
15	Q. Was the R600 based off the R500 or	09:48
16	Xenos?	09:49
17	A. It was based off the R500.	09:49
18	Q. When did the R600 tape out?	09:49
19	A. Again, I'm not entirely sure. Tape	09:49
20	out was probably 2005/2006 time frame, but it	09:49
21	could have even been later than that.	09:49
22	Q. When was Xenos taped out?	09:49
23	A. Xenos shipped the end of 2005.	09:49
24	Tapeout was probably late 2004, although it could	09:49
25	have stretched into 2005.	09:49

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 25 of 213 AMDLG0214864 AMD1318_0157979 CX-1950C.0025

		Page 26
1	Q. Was there ever any attempt to tape	09:49
2	out the R400?	09:49
3	MR. PAIGE: Object to the form.	09:49
ą	A. Not as the R400. Again, only in the	09:49
ŝ	evolved design that was called something else.	09:50
6	Q. Was the R600 a single-chip GPU	09:50
7	implementation?	09:50
8	A. Yes.	09:50
9	Q. Was the R600 ATI's first single-chip	09:50
10	GPU implementation with a unified shader?	09:50
11	A. Regardless of the capabilities of the	09:50
12	memory in Xenos, I regard the Xenos chip as a	09:50
13	single-chip GPU that had the unified shader.	09:50
14	Q. Did ATI tape out any single-chip GPUs	09 : 50
15	with unified shaders prior to Xenos in late 2004	09:51
16	or early 2005?	09:51
17	MR. FAHRENKROG: Object to the form.	09:51
18	A. No.	09:51
19	(Gruber Exhibit 3, Article entitled	09 : 52
20	"ATI R400 GPU Cancelled," marked for	09:52
21	identification)	09:52
22	Q. You have been handed what's been	09:52
23	marked as Exhibit 3. It's an article posted on	09:52
24	neoseeker.com, entitled "ATI R400 GPU Cancelled."	09:52
25	A. Yes.	09:52

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 26 of 213 AMDLG0214865 AMD1318_0157980 CX-1950C.0026

		Page 27
l	Q. About midway down on the page there's	09:52
2	a box that says, "The R500 is the R400 which was	09:52
3	canceled earlier this year."	09:52
4	Do you see that?	09:52
5	A. Yes.	09:52
6	Q. Is that an accurate statement?	09:52
7	MR. FAHRENKROG: Object to the form	09:52
8	of the question.	09:52
9	A. The first sentence, yes, I believe	09:52
10	that. It was just a name change. From an	09:52
11	engineering point of view, it's pretty much the	09:52
12	same. It took us a while to get all the	09:53
13	documentation, even up to date. We continued on	09:53
14	with a large mixture of things that said R400 and	09:53
15	things that said R500.	09:53
16	Q. What do you mean by, It took a while	09:53
17	to get all the documentation up	09:53
18	A. Well, there were various places in	09:53
19	the documentation and in the code where you would	09:53
20	have R400 in the same documentation and code that	09:53
21	was being used in the R500 project. And it took	09:53
22	a while before all of those name changes and	09:53
23	comments were made up to date to reflect the fact	09:53
24	that the name change occurred.	09:53
25	Q. Other than changing 400 to 500, were	09:53

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 27 of 213 AMDLG0214866 AMD1318_0157981 CX-1950C.0027

		Page 28
1	there other changes made to bring the documents	09:53
2	up to date?	09:53
3	MR. PAIGE: Object to the form.	09:54
ą.	A. As any design continues, there are	09:54
9	small changes made in the design. Fewer as you	09:54
6	get closer to tapeout, because you just have to	09:54
7	go with what you have.	09:54
8	So there were probably small changes	09:54
9	between, you know, in the R500 that weren't in	09:54
10	the R400, but they were quite small.	09:54
11	Q. What were the changes between the	09:54
12	R500 and the R400?	09:54
13	A. I'm not aware of them off the top of	09:54
14	my head. It is possible that we added a	09:54
15	dedicated vertex cache as opposed to using the	09:54
16	texture cache, but I'm not entirely sure of that.	09:54
17	It might have been aimed as a different process	09:55
18	technology, for instance, but I don't think that	09:55
19	would affect the design that much.	09:55
20	Q. Why would a separate dedicated vertex	09:55
21	cache have been added?	09:55
22	A. It's part of the unified shading	09:55
23	system, and we want to avoid, for instance,	09:55
24	textures holding up that is pixel processing	09:55
25	holding up vertex processing and vertex	09:55

TSG Reporting - Worldwide - 877-702-9580

		Page 29
1	processing holding up pixel processing.	09:55
2	So there was a concern that, you	09:55
3	know, we have a long latency texture, but	09:55
ą	vertices would tend to hit more. So you might	09:55
3	have a situation where, you know, vertices are	09:55
6	waiting vertex processing is waiting on pixel	09:55
7	processing unnecessarily, because there were	09:56
8	certain order enforced in the data flow that was	09:56
9	not logically required.	09:56
10	Q. This concern with latency you just	09:56
11	mentioned, was that present in the R400?	09:56
12	A. The concern about latency?	09:56
13	Q. Yes.	09:56
14	A. Latency is always a concern in the	09:56
15	R400. One of the challenges of the unified	09:56
16	shader and one of the advantages of the unified	09:56
17	shader is it allowed us to do a more effective	09:56
18	job of latency hiding, especially for vertex	09:56
19	processing.	09:56
20	One feature that Microsoft was	09:56
21	pushing in their new API was the idea of being	09:56
22	able to fetch data from the vertex engine, like	09:56
23	being able to fetch displacements, if you were	09:57
24	doing a displacement map.	09:57
25	And normal vertex shaders have very	09:57

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 29 of 213 AMDLG0214868 AMD1318_0157983 CX-1950C.0029

		Page 30
1	small number of threads and don't do a good job	09:57
2	of latency hiding by unifying the vertex shader	09:57
3	into the pixel shader. It could take advantage	09 : 57
4	of the latency-hiding characteristics that pixel	09:57
5	shaders naturally have.	09 : 57
6	Q. In order for a unified shader to take	09:57
7	advantage of the latency-hiding characteristics,	09 : 57
8	would it need a dedicated vertex cache?	09:57
9	A. No, that is not a requirement.	09:57
10	Q. Then why was a vertex cache added to	09:57
11	the R500 to address latency?	09:57
12	MR. FAHRENKROG: Object to the form	09:57
13	of the question.	09:57
1.4	A. I'm not testifying that it definitely	09 : 57
15	was added. I have a memory of it being added,	09:58
16	but between the R500 and the R600. I don't want	09 : 58
17	to say for sure that it was in the R500.	09:58
18	I'm sorry, could you repeat the	09 : 58
19	question?	09 : 58
20	Q. If a vertex cache is not required to	09 : 58
21	hide latency in a unified shader, why was it	09:58
22	added at some time after the R400 project ended?	09:58
23	A. There was a concern that the pixels	09:58
24	were unnecessarily interfering with vertex	09:58
25	fetching. It was just a fear and efficiency	09:58

TSG Reporting - Worldwide - 877-702-9580

		Page 31
1	concern at that point. And so it was more of a	09:58
2	tweak in the design than something that was	09:59
3	required.	09:59
ą	It was just, you know, one of those	09:59
\$	engineering changes that you do because you have	09:59
6	the opportunity to do so.	09:59
7	Q. In the R400, how were pixels	09:59
8	unnecessarily interfering with vertex fetching?	09:59
9	A. The texture system was strictly	09:59
10	ordered in the sense that you got data back in	09:59
11	the order that you requested. When I say "you,"	09:59
12	you got data back, I mean the shader ALUs got	09:59
13	data back in that order.	09:59
14	But vertices and pixels have no	09 : 59
15	inherent order. However, once a vertex does a	10:00
16	texture fetch, it will come back after the last	10:00
17	texture fetch from the pixel shader. So that	10:00
18	imposed an order that was otherwise not required.	10:00
19	So if you could have the vertices	10:00
20	come back out of order, either with a separate	10:00
21	cache or by changing the requirements of the	10:00
22	texture system, you could break that dependency	10:00
23	that was otherwise not required.	10:00
24		10:01
25		

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 31 of 213 AMDLG0214870 AMD1318_0157985 CX-1950C.0031

		Page 32
1	(Gruber Exhibit 4, Document	10:01
2	entitled "Respondents' Invalidity Contentions,"	10:01
3	marked for identification)	10:01
4	Q. You have been handed what's been	10:01
3	marked as Exhibit 4.	10:01
6	A. Yes.	10:01
7	Q. It's excerpts from a document called,	10:01
8	"Respondents' Invalidity Contentions." Have you	10:01
9	seen the Respondents' Invalidity Contentions?	10:01
10	A. No.	10:01
11	Q. If you would turn to the page at the	10:01
12	bottom labeled 252.	10:01
13	When was the R400 offered for sale to	10:01
14	Microsoft?	10:01
15	MR. PAIGE: Objection. Foundation.	10:01
16	A. I do not know if the R400 per se was	10:01
1.7	offered for sale to Microsoft.	10:02
18	Q. Do you know what the basis for the	10:02
19	statement in Respondents' Invalidity Contentions	10:02
20	stating that the R400 was offered for sale to	10:02
21	Microsoft in the spring of 2002 was?	10:02
22	MR. PAIGE: Let me interpose an	10:02
23	objection here. If there's any information that	10:02
24	you've learned from communicating with attorneys,	10:02
25	I would instruct you not to include that in your	10:02

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 32 of 213 AMDLG0214871 AMD1318_0157986 CX-1950C.0032

		Page 33
1	answer. But, otherwise, you may answer the	10:02
2	question.	10:02
3	A. What was the question again?	10:02
ą	Q. Do you know what the basis for this	10:02
9	statement in Respondents' Invalidity Contentions	10:02
6	is?	10:02
7	A. Could you show me where on the page	10:02
8	the statement is?	10:02
9	Q. Bottom of Page 252.	10:02
10	A. "Upon information and belief offered	10:02
11	for sale in the spring of 2002." I don't know.	10:02
12	I can't answer to that.	10:02
13	MR. HIGGINS: Let's take a quick	10:03
14	break.	10:03
15	VIDEOGRAPHER: The time is 10:03 a.m.	10:03
16	At this time we'll pause recording and go off the	10:03
17	record.	10:03
18	(Recess)	10:13
19	VIDEOGRAPHER: The time is 10:13 a.m.	10:13
20	We are on the record and recording.	10:13
21	MR. FAHRENKROG: If I could jump in	10:13
22	real quick and just designate the transcript	10:13
23	Confidential Business Information of AMD.	10:13
24	BY MR. HIGGINS:	10:13
25	Q. If you could turn to Exhibit 2,	10:13

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 33 of 213 AMDLG0214872 AMD1318_0157987 CX-1950C.0033

		Page 34
1	Page 10. So as AMD's 30(b)(6) witness, you have	10:13
2	an obligation to investigate perform an	10:13
3	investigation as to Topic No. 4 as to whether	10:13
ą	there was a sale of the R400 to Microsoft, and I	10:13
3	just want to confirm that it is AMD's position	10:13
6	that it does not know if an offer for sale of the	10:14
7	R400 to Microsoft occurred?	10:14
8	MR. FAHRENKROG: Let me jump in on	10:14
9	that. That seems more of a question to me. It's	10:14
10	AMD's position that we have objected to Topic	10:14
11	No. 4 and the scope of it and him testifying	10:14
12	about information related to Microsoft. So he's	10:14
13	not here to testify about that. It's not AMD's	10:14
14	position that AMD does not know when it made an	10:14
15	offer for sale to Microsoft.	10:14
16	MR. HIGGINS: The objection to the	10:14
17	depo topic didn't cover didn't state that you	10:14
18	weren't going to produce the witness to state	10:14
19	whether or not an offer for sale to Microsoft	10:14
20	occurred. Microsoft information, whether it's	10:14
21	confidential or not, is not the subject of that	10:14
22	question.	10:14
23	MR. FAHRENKROG: Well, you can ask	10:14
24	him questions around the knowledge he has. And I	10:14
25	would let you know that it's not AMD's position	10:14

TSG Reporting - Worldwide - 877-702-9580

		Page 35
1	that we don't know whether an offer for sale was	10:14
2	made.	10:14
3	MR. CHATTERJEE: He's a 30(b)(6)	10:14
4	witness. Either they have a position or they	10:14
3	don't. Are you saying that AMD has no position?	10:15
6	MR. FAHRENKROG: I am not taking a	10:15
7	position one way or the other. I'm telling you	10:15
8	that your statement of our position is incorrect.	10:15
9	What I'm saying also is that we object to this	10:15
10	topic	10:15
11	MR. CHATTERJEE: If that's the case,	10:15
12	the witness needs to answer it, not you.	10:15
13	MR. FAHRENKROG: I'm stating our	10:15
14	position around our objection. We've objected to	10:15
15	this topic. We don't think it's an appropriate	10:15
16	topic here. He's not here to testify on it.	10:15
17	That's our objection. You can ask him the	10:15
18	question.	10:15
19	MR. CHATTERJEE: Okay. Go ahead and	10:15
20	ask the question.	10:15
21	BY MR. HIGGINS:	10:15
22	Q. As AMD's 30(b)(6) witness, was the	10:15
23	R400 offered for sale to Microsoft?	10:15
24	A. I don't have personal knowledge of	10:15
25	that, but I believe that within ATI there is such	10:15

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 35 of 213 AMDLG0214874 AMD1318_0157989 CX-1950C.0035

		Page 36
1	knowledge.	10:15
2	Q. Prior to today's depo, did you	10:15
3	perform any investigation as to whether that sale	10:15
4	of the R400 occurred?	10:15
5	A. No, I do not.	10:15
6	Q. What information would you have to	10:15
7	review in order to make the determination of	10:16
8	whether an offer for sale of the R400 was made to	10:16
9	Microsoft?	10:16
10	A. I think we'd have to go back into	10:16
11	records, perhaps e-mails, both internal and	10:16
1.2	between ATI and Microsoft to come up with the	10:16
13	date and the details of the offer for sale.	10:16
14	Q. So there was an offer for sale to	10:16
15	Microsoft?	10:16
16	A. Oh, there was definitely an offer for	10:16
1.7	sale. I'm not sure if it was of the R400 in	10:16
18	particular or some derivative of the R400.	10:16
19	I expect that there was an offer for	10:16
20	sale of the R400, but I don't know when that	10:16
21	occurred either.	10:16
22	Q. And when you say that you expect	10:16 10:16 10:16 10:16 10:17 10:17 10:17
23	there was an offer for sale for the R400, do you	10:17
24	mean to Microsoft or to another party?	10:17
25	A. No, to Microsoft. Again, I was not	10:17

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 36 of 213 AMDLG0214875 AMD1318_0157990 CX-1950C.0036

		Page 37
1	I can't talk from personal knowledge here, but	10:17
2	my experience in these type of things, because I	10:17
3	was involved in an earlier attempt to sell IP to	10:17
4	Microsoft, is that we tried to sell what we have.	10:17
3	What typically happens is that	10:17
6	there's a negotiation back and forth, and there	10:17
7	are requests for differences.	10:17
8	Q. Did this back and forth occur between	10:17
9	ATI and Microsoft?	10:17
10	A. You know, I can't really say. As I	10:17
11	said, I think that I'd have to do some	10:17
1.2	investigation into the matter that I haven't done	10:17
13	at this point to provide a definitive answer.	10:18
14	Q. Was the R400 offered for sale to any	10:18
15	other party?	10:18
16	A. Not that I know of. But again, I	10:18
1.7	haven't done an investigation into that topic.	10:18
18	Q. Did Microsoft reject ATI's offer to	10:18
19	sell the R400?	10:18
20	MR. FAHRENKROG: Object to the form.	10:18
21	A. I really can't answer.	10:18
22	Q. Do you not know whether Microsoft	10:18
23	rejected an offer for sale of the R400?	10:18
24	A. I do not know at this time. I	10:18
25	presume that there is documentation within ATI on	10:18

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 38
1	this negotiation, but I have not seen it.	10:19
2	Q. If there was a discussion with	10:19
3	Microsoft with respect to an offer for sale of	10:19
ą	the R400, as the head architect, would you have	10:19
\$	been involved in that discussion?	10:19
6	A. Not necessarily. I mean, it's	10:19
7	possible that I was, but it's also possible that	10:19
8	it was done more at a business level.	10:19
9	Q. When did negotiations with Microsoft	10:19
10	for the Xenos chip begin?	10:19
11	A. I don't have any recollection of	10:19
12	that. I may not have been directly involved with	10:19
13	it. Again, I'm sure there are documentation	10:19
14	within ATT, but I haven't seen it.	10:19
15	Q. Did the Xenos project begin after the	10:20
16	R400 was offered for sale to Microsoft?	10:20
17	MR. PAIGE: Object to form.	10:20
18	A. I can't answer that, because I do not	10:20
19	know the date of when or if the R400 was offered	10 : 20
20	for sale to Microsoft.	10:20
21	Q. Would the R400 have been offered for	10:20
22	sale to Microsoft after the Xenos project had	10:20
23	already started?	10:20
24	MR. PAIGE: Object to the form.	10:20
25	MR. FAHRENKROG: Object to the form.	10:20

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 39
1	A. No. I think that the Xenos chip	10:20
2	would have been started in response to any offer	10:20
3	or negotiation with the R400, because the Xenos	10:20
ą	chip would have simply been a response to the	10:21
3	offer, and whatever modifications Microsoft	10:21
6	wanted in the database.	10:21
7	Q. And when did work on the Xenos chip	10:21
8	begin?	10:21
9	A. Early 2003.	10:21
10	Q. When did discussions with Microsoft	10:21
11	regarding the Xenos chip begin?	10:21
12	MR. FAHRENKROG: Object to the form.	10:21
13	A. I don't know. I can't answer that.	10:21
14	Q. Would those discussions have happened	10:21
15	prior to the Xenos project beginning?	10:21
16	MR. PAIGE: Object to the form.	10:21
17	A. Yes, they would.	10:21
18	Q. Do you have an idea how much earlier	10:21
19	in time those negotiations would have started	10:22
20	before ATI would have begun the project?	10:22
21	MR. FAHRENKROG: Object to the form.	10:22
22	A. No. It's purely a function of how	10:22
23	well the negotiations would have gone. It would	10:22
24	clearly have been measured in months, though,	10:22
25	because nothing would have gone faster than that.	10:22

		Page 40
1	Q. Why would nothing have gone faster	10:22
2	than that?	10:22
3	A. Well, to agree to, you know, make a	10:22
ą	special chip for Microsoft is a substantial	10:22
\$	decision. That simply takes a certain period of	10:22
6	time. You also have to check the technical	10:22
7	feasibility of doing whatever those changes were.	10:22
8	So that isn't a short time period.	10:22
9	(Gruber Exhibit 5, Document	10:23
10	entitled "Non-Disclosure Agreement," Bates	10:23
11	AMDITC-NVIDEA_0000157, marked for identification)	10:23
12	Q. You have been handed what's been	10:23
13	marked as Exhibit 5, a document entitled	10:23
14	"Non-Disclosure Agreement," with a Bates label	10:23
15	AMDITC-NVIDIA_0000157.	10:23
16	Have you seen this document before?	10:23
17	A. Not to my knowledge.	10:23
18	Q. Do you see at the top where it says,	10:23
19	"To protect confidential information, ATI	10:24
20	Technologies, Inc., and its subsidiaries ('ATI'),	10:24
21	and University of Waterloo"?	10:24
22	A. Yes.	10:24
23	Q. What was ATI working on with the	10:24
24	University of Waterloo?	10:24
25	MR. FAHRENKROG: Object to the form.	10:24

		Page 41
1	Foundation.	10:24
2	A. My recollection is Dr. McCool had	10:24
3	some technology involved with shading languages.	10:24
4	Q. What do you mean by "technology	10:24
5	involved with shading languages"?	10:24
6	MR. FAHRENKROG: Objection. Outside	10:24
ÿ	the scope of the 30(b)(6) notice.	10:24
8	A. I don't recall much of the details of	10:24
9	this. I just remember it had something to do	10:24
10	with shading languages.	10:24
11	Q. Do you know what information about	10:24
1.2	the R400 was disclosed to the University of	10:24
13	Waterloo?	10:25
14	A. I just don't have any recollection	10:25
15	after how many years it has been, 13 years. I	10:25
16	remember the name Michael McCool.	10:25
17	Q. What types of shading languages were	10:25
18	used with the R400?	10:25
19	A. Well, generally we were aimed at	10:25
20	implementing the Microsoft DX9 assembly language,	10:25
21	shader model 3.0.	10:25
22	Q. Did the R400 ever implement Microsoft	10:26
23	DX9?	10:26
24	A. Under simulation, it did. I mean it	10:26
23	was never produced, but we demonstrated working	10:26

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 41 of 213 AMDLG0214880 AMD1318_0157995 CX-1950C.0041

		Page 42
1	shaders.	10:26
2	Q. Were working shaders demonstrated to	10:26
3	the University of Waterloo?	10:26
4	A. I don't know.	10:26
\$	Q. What was Michael Doggett's role on	10:26
6	the R400?	10:26
7	A. Michael Doggett was on the	10:26
8	architecture team. I think he did a number of	10:26
9	things. I specifically remember him working in	10:26
10	the texture system, but I think that he did other	10:26
11	things as well.	10:26
12	Q. Did he do any work on the shading	10:26
13	language?	10:26
14	A. I don't recall. Michael also acted	10:26
15	as kind of a representative to academia. So even	10:27
16	if it wasn't his particular area, he would have	10:27
1.7	been involved in this.	10:27
18	Q. Did he have agreements with other	10:27
19	academic institutions with respect to work being	10:27
20	performed on the R400?	10:27
21	MR. FAHRENKROG: Object to form.	10:27
22	Outside the scope.	10:28
23	MR. PAIGE: Lacks foundation.	10:27
24	A. I don't recall. It's possible.	10:27
23	Q. Did you do any work with academic	10:27

		Page 43
1	institutions while on the R400 project?	10:27
2	A. I remember a visit to Stanford, and	10:27
3	talking to a professor there who later went to	10:28
4	work for NVIDIA, but I forgot his name.	10:28
3	Professor Hanrahan and his team. But nothing of	10:28
6	substance came from that.	10:28
7	Q. What did you talk to the professor at	10:28
8	Stanford about?	10:28
9	MR. FAHRENKROG: Object to form.	10:28
10	Outside the scope.	10:28
11	A. I don't recall. It had something to	10:28
12	do with shaders and GPUs. But beyond that, I	10:28
13	don't recall. Stream processors. I remember	10:28
14	that.	10:28
13	Q. What was the date that you spoke with	10:28
16	the professor at Stanford?	10:28
17	MR. FAHRENKROG: Object to form.	10:28
18	Outside the scope.	10:28
19	A. I just don't remember.	10:28
20	Q. Do you know if you met with the	10:29
21	professor at Stanford before or after the R400	10:29
22	project started?	10:29
23	MR. FAHRENKROG: Object to form.	10:29
24	Outside the scope.	10:29
25	A. I can't even give you an answer on	10:29

		Page 44
1	that I'm afraid.	10:29
2	MR. FAHRENKROG: Please give me a	10:29
3	chance to make my objection.	10:29
4	THE WITNESS: I'm sorry.	10:29
5	MR. FAHRENKROG: Thank you.	10:29
6	Q. What about your discussions with the	10:29
7	professor at Stanford with respect to stream	10:29
8	processors, do you remember?	10:29
9	MR. FAHRENKROG: Object to form.	10:29
10	Outside the scope.	10:29
11	A. I just don't have a strong memory of	10:29
12	that at all. I remember the trip. I remember	10:29
13	talking to a couple of his grad students as well,	10:29
14	but I don't recall the nature of the	10:29
15	conversation.	10:29
16	Q. Do you remember the names of those	10:29
17	grad students that you spoke with?	10:29
18	A. I believe one's last name was	10:29
19	Proudfoot.	10:30
20	Q. Proudfoot?	10:30
21	A. (Witness nods).	10:30
22	Q. Do you remember any other names?	10:30
23	A. It shouldn't be hard to track that	10:30
24	person down.	10:30
25	No. Oh, I remember they were working	10:30
		1

		Page 45
1	on a shading language called Brook.	10:30
2	Q. B-r-o-o-k?	10:30
3	A. Yes.	10:30
ą.	Q. What was the Brook shading language?	10:30
9	A. I don't recall anymore. It's amazing	10:30
6	I came up with that.	10:30
7	Q. Was any of the technology from the	10:30
8	Stanford stream processors incorporated in the	10:31
9	R400?	10:31
10	MR. FAHRENKROG: Object to the form.	10:31
11	MR. PAIGE: Join in the objection.	10:31
12	A. No.	10:31
13	Q. Did you say no?	10:31
14	A. Yes, no.	10:31
15	Q. Is the stream processor that Stanford	10:31
16	developed different than the unified shader in	10:31
17	the R400?	10:31
18	MR. FAHRENKROG: Object on form.	10:31
19	Lacks foundation. Outside the scope of the	10:31
20	notice.	10:31
21	A. I'm not familiar enough with the	10:31
22	Stanford design to say one way or the other.	10:31
23	Q. What is your understanding of the	10:31
24	stream processor?	10:32
25	MR. FAHRENKROG: Object to form.	10:32

		Page 46
1	Outside the scope. Lacks foundation.	10:32
2	A. A stream processor is generally	10:32
3	something that works on a small amount of	10:32
ą	incoming data, processes does a lot of	10:32
5	processing, and then outputs a small amount of	10:32
6	output data.	10:32
7	Q. Was the Stanford stream processor a	10:32
8	GPU?	10:32
9	MR. PAIGE: Object to the form.	10:32
10	MR. FAHRENKROG: Object to the form.	10:32
11	A. I believe that the goal was trying to	10:32
12	see how well GPUs act as stream processors, and	10:33
13	whether there are modifications that could make	10:33
14	them into better stream processors.	10:33
15	Q. Did you begin working at ATI in 1994?	10:33
16	A. I did.	10:33
17	Q. What initial position did you hold?	10:33
18	A. I was the lead architect on the ATI	10:33
19	Rage product. Lead 3D architect.	10:33
20	Q. How long did you work on the ATI Rage	10:34
21	product?	10:34
22	A. The Rage were a series of products.	10:34
23	It probably went on for five years.	10:34
24	Q. Do you recall what you worked on	10:34
23	after the ATI Rage products?	10:34

		Page 47
1	A. Then we switched on to the next	10:34
2	family, which were called Radeons, Radeon 100,	10:34
3	Radeon 200, called the R100 and R200 as well	10 : 34
4	internally.	10:34
5	Q. Did you work on the Radeon R100?	10:34
6	A. I did.	10:34
7	Q. Did you work on the R200?	10:34
8	A. I did.	10:34
9	Q. Did you work on the R300?	10:34
10	A. I did not.	10:34
11	Q. Why did you not work on the R300?	10:34
1.2	A. We acquired a group on the West Coast	10:34
13	from a company called ARTX. I guess we acquired	10:34
14	the company ARTX. And at that point we went to	10:34
15	the leapfrogging design teams, where the R300	10:35
16	would be done by the West Coast team, and the	10:35
17	R200 and R400 would be done by the East Coast	10:35
18	team.	10:35
19	Again, with Orlando at some point	10:35
20	in here we moved vertex processing into the GPU.	10:35
21	I'm not sure whether that was in the R100 or the	10:35
22	R200. The vertex processor was done by the	10:35
23	Orlando group, and that was done for both the	10:35
24	R200 and the R400 by the Orlando group.	10:35
25	Q. While you were at ATI, did they have	10:35

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 47 of 213 AMDLG0214886 AMD1318_0158001 CX-1950C.0047

		Page 48
1	any formal system to track the status of	10:35
2	projects?	10:35
3	A. Yeah. There was status tracking.	10:35
4	I'm not sure if it was formal in, you know, a	10:35
9	status tracker tool or via just, you know,	10:36
6	Microsoft Project, Microsoft spreadsheets. But	10:36
7	those certainly existed.	10:36
8	Q. Was there any status tracking done	10:36
9	for the R400?	10:36
10	A. Yes.	10:36
11	Q. Do you know what form the status	10:36
12	tracking of the R400 was in?	10:36
13	A. I don't recall. I believe it was	10:36
14	Microsoft Project, but I could not say 100	10:36
15	percent.	10:36
16	Q. What types of things go into the	10:36
17	status tracker that was done in Microsoft	10:36
18	Project?	10:36
19	A. The various milestones, how far we	10:36
20	were from the milestones, the resources	10:36
21	associated with each of the blocks, the number of	10:36
22	tests written and passed, both in the emulator	10:37
23	and in the RTL code.	10:37
24	Q. If a milestone was not met, was it	10:37
25	rescheduled to a later point in time in the	10:37

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 48 of 213 AMDLG0214887 AMD1318_0158002 CX-1950C.0048

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 49
1	tracking system?	10:37
2	MR. PAIGE: Object to the form.	10:37
3	A. Yes. The milestone was adjusted.	10:37
ą	Q. Was there a milestone for the tapeout	10:37
5	of the R400?	10:37
6	A. I can't speak to direct knowledge,	10:37
7	but I expect that there was.	10:37
8	Q. Do you know how many times the	10:37
9	milestone of the tapeout for the R400 was	10:37
10	changed?	10:37
11	A. I do not.	10:37
12	Q. What is the best source of	10:37
13	information that would have been at ATI to	10:38
14	determine what the status of a given project was	10:38
15	at a point in time?	10:38
16	MR. FAHRENKROG: Object to the form.	10:38
1.7	A. It would have been this status	10:38
18	tracker, as I say, I believe in Microsoft	10:38
19	Project. I'm not sure if those were saved or	10:38
20	under revision control. So I can't say whether	10:38
21	that's available now.	10:38
22	Q. If someone viewed the status tracker	10:38
23	of the R400, how would they confirm what stage of	10:38
24	the development the R400 was in at a point in	10:38
25	time?	10:38

		Page 50
1	MR. PAIGE: Object to the form.	10:38
2	A. I think they would be able to see	10:38
3	achievements against milestones.	10:38
4	Q. Would there be any kind of	10:38
3	documentation they could go to to confirm the	10:39
6	entry in the milestones?	10:39
7	MR. FAHRENKROG: Object to the form.	10:39
8	A. I don't know.	10:39
9	Q. What is the most accurate source of	10:39
10	information that describes the function of the	10:39
11	R400?	10:39
12	A. I would say the top level and	10:39
13	block-level specs are a good starting point for	10:39
14	understanding. The most accurate would be the	10:39
15	RTL code, which would be the definitive answer on	10:39
16	how something works.	10:39
17	Q. Are there differences between the top	10:39
18	level and block-level specs for the R400 and the	10 : 39
19	RTL code for the R400?	10:40
20	MR. PAIGE: Object to the form.	10:40
21	Lacks foundation.	10:40
22	A. Certainly not intentionally. But in	10:40
23	some cases, I think there are differences.	10:40
24	Q. Are you aware of any differences	10:40
23	between the top level and block-level specs for	10:40

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 51
1	the R400 and the RTL code for the R400?	10:40
2	A. I'm not aware of any well, it	10:40
3	depends on what version of the spec you are	10:40
4	looking at. I certainly looked at back-rev	10:40
3	versions of specs that I could see have like	10:40
6	known typos in them that are clearly not the same	10:40
7	as what's in the RTL.	10:40
8	But I don't, in the most up-to-date	10:40
9	specs, I don't know of any difference that was	10:40
10	present, but I suspect that there were still	10:41
11	differences.	10:41
12	Q. How can you tell what the most	10:41
13	up-to-date ATI specification is for the R400?	10:41
14	MR. FAHRENKROG: Object to the form.	10:41
15	A. I would just look at the last one in	10:41
16	revision control.	10:41
17	Q. Is the revision control included in	10:41
18	each document?	10:41
19	A. There is some revision control, but	10:41
20	you had to, you know, manually add it into the,	10:41
21	like, the front page of the document. A better	10:41
22	source is the edit date or what comes out of the	10:41
23	revision control when it was checked in, which	10:41
24	will automatically assign, you know, order	10:41
23	things.	10:42

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 51 of 213 AMDLG0214890 AMD1318_0158005 CX-1950C.0051

		Page 52
1	MR. HIGGINS: We have to change tape.	10:42
2	So take a break.	10:42
3	VIDEOGRAPHER: The time is 10:42 a.m.	10:42
4	At this time we will end cassette number one.	10:42
3	We'll stop recording and go off the record.	10:42
6	(Recess)	10:49
7	VIDEOGRAPHER: The time is 10:50 a.m.	10:50
8	At this time we are beginning cassette number	10:50
9	two. We are on the record. We are recording.	10:50
10	BY MR. HIGGINS:	10:50
11	Q. Are the R400 specification documents	10:50
12	or the R400 RTL a better indication of the status	10:50
13	and development of the R400 project?	10:50
14	MR. FAHRENKROG: Object to the form.	10:50
15	Vague. Overly broad.	10:50
16	A. The RTL is more accurate in terms of	10 : 50
17	functionality, that is functionality at that	10:51
18	time. The documentation gives you information	10:51
19	beyond that, that in some ways goes to status as	10:51
20	well.	10:51
21	But I'd say that the accuracy of the	10:51
22	RTL is probably the best guide to where you are	10:51
23	in terms of full implementation.	10:51
24	Q. If a feature is not included in the	10:51
25	RTL code, could it be implemented in the GPU?	10:51

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 52 of 213 AMDLG0214891 AMD1318_0158006 CX-1950C.0052

		Page 53
1	MR. FAHRENKROG: Object to the form.	10:51
2	A. Anything not in the RTL code is not	10:51
3	in the GPU.	10:52
4	Q. Did the R400 include a primitive	10:52
3	assembly block?	10:52
6	A. Yes, it did.	10:52
7	Q. What components were included in the	10:52
8	primitive assembly block?	10:52
9	A. The primitive assembly block managed	10:52
10	the parameter cache. It also performed setup	10:52
11	operations for the triangle. It did clipping.	10:52
12	It did viewport transform.	10:52
13	Q. Did it do anything else?	10:52
14	A. It did setup for the interpolators.	10:52
15	So it created the barycentric values and the Z,	10:52
16	that is the depth interpolation as well.	10:53
17	Q. What inputs was the primitive	10:53
18	assembly block designed to have?	10:53
19	A. The primitive assembly block got	10 : 53
20	indices to initiate, to kind of track whether the	10:53
21	vertex was already in the parameter cache or not.	10:53
22	It also got input from positions that	10:53
23	it would use as input to the whole setup function	10:53
24	and the clipping and the viewport transform.	10:53
25	Q. From what units or modules would the	10:53

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 53 of 213 AMDLG0214892 AMD1318_0158007 CX-1950C.0053

		Page 54
1	primitive assembly block receive these inputs	10:53
2	from?	10:54
3	A. So the indices would be fetched from	10:54
4	memory. The positions would come via the shader	10:54
3	through some kind of position output buffer.	10:54
6	Q. What units or modules would the	10:54
7	primitive assembly block output data?	10:54
8	A. It would output to the raster engine	10:54
9	the clipped triangles, as well as the Z block	10:54
10	information. It would also talk to the position	10:55
11	cache to retrieve the particular positions as	10:55
12	input it was interested in. Although, I'm not	10:55
13	sure the position cache may actually have been	10:55
14	inside the primitive assembly block, so it	10:55
15	wouldn't have to talk to an external block.	10:55
16	Q. Did the primitive assembly block	10:55
17	output to any other module other than the	10:55
18	rasterizer?	10:55
19	A. Any other than the rasterizer? Oh,	10 : 55
20	well, sure, because it would have to output	10:55
21	basically the indices that would have to be	10:55
22	transformed into the shader. So if it missed in	10:56
23	the parameter cache, it would create a vector of	10:56
24	indices that would be loaded through the	10:56
25	interpolator block.	10:56

		Page 55
1	It was just a data path into the	10:56
2	shader, and it would talk to the sequencer to	10:56
3	tell it, okay, I have a vector of vertices ready	10:56
ą	to be transformed.	10:56
5	Q. What is a vector of vertices?	10:56
6	A. The shader works in a SIMD fashion.	10:56
7	That's single instruction multiple data. So by a	10:56
8	"vector," I mean the group of vertices that will	10:56
9	be processed as a unit. Some people might call	10:56
10	that a thread once it gets into the shader.	10:56
11	In this case, each vertex is	10:57
1.2	represented by an index into a vertex buffer so	10:57
13	the rest of the vertex can be fetched based on	10:57
14	that index.	10:57
15	Q. Is there any difference between	10:57
16	vector of vertices in a vertex thread?	10:57
17	A. Under some definitions, no. But	10:57
18	"thread" can be used in a lot of different ways.	10:57
19	So I just use the term "vector," because that's	10:57
20	what most of the R400 documentation uses it.	10:57
21	I think "thread" is, at least for	10:57
22	some meanings of a thread, that's reasonable.	10:57
23	Q. With respect to the R400, is a	10:57
24	"vertex thread" the same thing as a "vector of	10:58
23	vertices"?	10:58

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 55 of 213 AMDLG0214894 AMD1318_0158009 CX-1950C.0055

		Page 56
1	MR. FAHRENKROG: Object to the form.	10:58
2	Asked and answered.	10:58
3	A. The only distinction that I'd make is	10:58
4	that something is generally called a thread once	10:58
3	it acquires control flow information about it and	10:58
6	is in the process of being executed.	10:58
7	In the case of a vector of vertices,	10:58
8	these may be queued up for input into the shader	10:58
9	system, and may not have acquired any kind of	10:58
10	control flow information or temporary storage	10:58
11	available, attached to them, that we normally	10:58
12	think of when we say a thread, meaning like a	10:58
13	thread of execution.	10:58
14	There is no, you know, these	10:58
15	vertices, as they come out of the PA, they don't	10:58
16	have any, like, program counter associated with	10:59
17	them.	10:59
18	Q. Did the vector of vertices get a	10:59
19	program counter when they enter the shader	10:59
20	processor?	10:59
21	A. Yes, they do.	10:59
22	Q. When did the development of the	10:59
23	primitive assembly block begin?	10:59
24	A. Well, that was part of the initial	10:59
25	R400 plan. So I don't think RTL work on the	10:59

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 56 of 213 AMDLG0214895 AMD1318_0158010 CX-1950C.0056

		Page 57
1	block began in late 2000, early 2001. The	10:59
2	initial design of the block did begin in that	11:00
3	time frame.	11:00
ą	Q. Was the final design of the primitive	11:00
5	assembly block completed as part of the R400	11:00
6	project or as part of the Xenos project?	11:00
7	MR. PAIGE: Object to the form.	11:00
8	A. Well, I'm sure the primitive assembly	11:00
9	block evolved as any design evolves through time.	11:00
10	But it was largely completed in the R400 time	11:00
11	frame. I don't think that was one of the blocks	11:00
12	that caused the R400 to be delayed.	11:00
13	Q. What were the blocks that caused the	11:00
14	R400 to be delayed?	11:00
15	A. The primary block that had an issue	11:00
16	was the RB, the render back-end.	11:00
17	Q. What was the issue with the render	11:01
18	back-end?	11:01
19	A. The caching system for the	11:01
20	decompressed logic just took a long time for us	11:01
21	to actually get working.	11:01
22	Q. Why did it take a long time to get	11:01
23	working?	11:01
24	A. Sometimes you have too ambitious a	11:01
25	design. Sometimes you have less competent	11:01

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 58
1	engineers than you thought you had.	11:01
2	Q. Were there any other blocks in the	11:01
3	R400 that caused it to be delayed?	11:01
ą	A. The RB sticks out in my mind as the	11:01
3	long pole block. I don't recall any issues with	11:01
6	other blocks, whether there were, you know, other	11:01
7	poles that also meant that we couldn't make the	11:01
8	particular market window.	11:02
9	Q. Did the R400 have a rasterizer?	11:02
10	A. Yes, it did.	11:02
11	Q. Where was the rasterizer in the R400?	11:02
12	A. The rasterizer took the output of the	11:02
13	primitive assembly. This is not the indices, but	11:02
14	the triangles that are the result of the output	11:02
15	of the clipper and the setup unit within the PA.	11:02
16	And then it fed the sequencer with the resulting	11:02
1.7	pixels. It would produce what we called	11:02
18	barycentric coordinates per pixel. So what we	11:02
19	called an I and a J were a representative pixel,	11:03
20	as well as an X/Y location.	11:03
21	Q. What components were included within	11:03
22	the rasterizer?	11:03
23	A. Well, there were edge functions that	11:03
24	determined whether a pixel was inside or out. So	11:03
23	some kind of triangle walker.	11:03

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 59
1	There was also an interface to the RB	11:03
2	and back, which would do the Z processing, the	11:03
3	depth processing logic, to determine whether a	11:03
4	pixel should be culled or not rather than go to	11:03
3	the shader.	11:04
6	Q. When did the development of the	11:04
7	rasterizer in the R400 begin?	11:04
8	A. Again, the design took place or the	11:04
9	initial architecture in 2000, in late 2000 and	11:04
10	early 2001. My recollection is the rasterizer	11:04
11	itself was largely based off of previous versions	11:04
12	of rasterizers. So it was not that wasn't	11:04
13	that challenging of a block.	11:04
14	Q. Which previous versions was the R400 $$	11:04
15	rasterizer based on?	11:04
16	A. It would have come from the R200	11:04
17	rasterizer.	11:05
18	Q. Did the R400 include a scan	11:05
19	converter?	11:05
20	A. Yeah, by "rasterizer" and "scan	11:05
21	converter," we mean very similar things.	11:05
22	Q. Are there different blocks in the	11:05
23	R400 for a rasterizer and scan converter?	11:05
24	A. No.	11:05
25	Q. Did the R400 include a sequencer?	11:05

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 59 of 213 AMDLG0214898 AMD1318_0158013 CX-1950C.0059

		Page 60
1	A. Yes, it did.	11:05
2	Q. And where was the sequencer in the	11:05
3	R400?	11:05
4	A. So the sequencer was very tightly	11:05
5	tied to the shader system, that it took input	11:05
6	from the rasterizer and from the primitive	11:05
7	assembly and setup blocks. The primitive	11:05
8	assembly really.	11:06
9	Q. What inputs did the sequencer receive	11:06
10	from primitive assembly?	11:06
11	A. So it received this vector of indices	11:06
12	that represented triangles sorry, represented	11:06
13	vertices, that hadn't been transformed yet.	11:06
14	Q. What did it do with the vector of	11:06
15	vertices when it receives them?	11:06
16	A. So it would try to allocate a thread	11:06
17	for them. That is, it would try to allocate GPR	11:06
18	space and it would try to allocate a control	11:06
19	storage space associated with that vector of	11:06
20	vertices so it could be submitted for processing	11:06
21	to the GPU to the ALUs. Excuse me.	11:07
22	Q. How did the sequencer allocate	11:07
23	storage space to the vector of vertices?	11:07
24	A. So we had two different types of	11:07
25	storage space, at least two different types	11:07
		1

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 60 of 213 AMDLG0214899 AMD1318_0158014 CX-1950C.0060

		Page 61
1	within the sequencer it was put further. There	11:07
2	was space for the control information, which are	11:07
3	things like the program counter, predicates, a	11:07
ą	return stack. And we had space for temporaries	11:07
3	in the GPRs.	11:07
6	In the control flow, we had a pool of	11:08
7	control flow resources that were allocated on a	11:08
8	FIFO basis dedicated to the vertices.	11:08
9	In the GPRs, there was a pool of	11:08
10	registers, and over time the registers could go	11:08
11	either to vertices or pixels. But at any given	11:08
12	period of time, there was a circular buffer	11:08
13	associated with vertices and a separate circular	11:08
14	buffer associated with pixels, and we'd allocate	11:08
15	space out of the circular buffer, again, in	11:08
16	order, based on following this ring buffer for	11:08
17	that particular vector of vertices based on state	11:08
18	information that told us how many registers this	11:09
19	particular program the particular vertex	11:09
20	shader program that was loaded at the time	11:09
21	required.	11:09
22	Q. Did the sequencer in the R400 assign	11:09
23	a program counter to a vector of vertices?	11:09
24	A. Yes, it's based on state. Right.	11:09
25	There was some state that said, Here is where the	11:09

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 61 of 213 AMDLG0214900 AMD1318_0158015 CX-1950C.0061

		Page 62
1	starting program counter is for vertex shader,	11:09
2	for the vertex shader.	11:09
3	So when a vector was loaded into the	11:09
ą	thread buffer, that would be the initial program	11:09
3	counter associated with that vector.	11:09
6	Q. Is the sequencer part of the shader	11:09
7	processor?	11:10
8	A. It's intimately tied to the shader	11:10
9	processor. We, just in terms of organization in	11:10
10	the R400, we broke it up into two blocks; a	11:10
11	sequencer and a processor. Where the sequencer	11:10
12	would have all of the control flow information	11:10
13	and do more sophisticated things, while the	11:10
14	shader processor was the the SP block was more	11:10
15	of a pure data path.	11:10
16	But if you were talking in a more	11:10
17	generic level, I would include the sequencer and	11:10
18	the shader processor.	11:10
19	Q. Which unit, the sequencer or the	11:10
20	shader processor, assigned a program counter to	11:10
21	the vector of vertices?	11:10
22	A. The sequencer would assign the	11:10
23	program counter, and would manage how that	11:11
24	program counter got incremented over time.	11:11
25	Q. Where was the program counter stored	11:11

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 62 of 213 AMDLG0214901 AMD1318_0158016 CX-1950C.0062

		Page 63
1	in the R400?	11:11
2	A. So the program counter was part of	11:11
3	this thread pool state that was inside of the	11:11
ą	sequencer.	11:11
\$	Q. And where was the thread pool state	11:11
6	stored?	11:11
7	A. It was in some local memories within	11:11
8	the sequencer.	11:11
9	Q. Was there a name for the local	11:11
10	memories within the sequencer where the thread	11:11
11	pool state was stored?	11:11
12	A. I don't recall whether we had a	11:11
13	particular name for it. We had two different	11:11
14	pools of memories in the sequencer associated	11:11
15	with thread state or I really should say that a	11:11
16	single thread was split over two different types	11:12
17	of memories, and one of the memories was only	11:12
18	single ported and one of the memories was	11:12
19	multiported, because the information associated	11:12
20	with the thread in the multiported memory was	11:12
21	needed more frequently than the information in	11:12
22	the single pool of memory.	11:12
23	So we might have had a different name	11:12
24	for them. Like we might have called one state	11:12
23	memory and one register memory, but I'd have to	11:12

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 63 of 213 AMDLG0214902 AMD1318_0158017 CX-1950C.0063

		Page 64
1	go back to the actual documentation. I mean, I	11:12
2	could look at I could probably I don't have	11:12
3	it here to come up with the actual names that	11:12
ą	we referred each of those pools of memory by.	11:12
3	Q. When did development of the R400	11:12
6	sequencer begin?	11:12
7	A. Again, the initial development began	11:12
8	with the initial R400 in late 2000, continuing	11:13
9	into 2001. Because this was new, that is the	11:13
10	unified shader was new and the sequencer was the	11:13
11	key part of it, that was certainly a focus early	11:13
12	on.	11:13
13	Q. When was the development of the	11:13
14	sequencer finished?	11:13
15	A. Well, again, it evolves over time.	11:13
16	But I think it reached something close to its	11:13
17	final state in the spring of 2002.	11:13
18	Q. Were changes made to the sequencer in	11:13
19	the R400 after the spring of 2002?	11:13
20	A. I'm sure changes were made, yeah.	11:13
21	There was a continuing, you know, evolution of a	11:13
22	design where, you know, things generally change,	11:13
23	even, you know, up to a few months prior to	11:14
24	tapeout.	11:14
25	The overall architecture and the	11:14

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 64 of 213 AMDLG0214903 AMD1318_0158018 CX-1950C.0064

		Page 65
1	basic functionality was established by the spring	11:14
2	of 2002.	11:14
3	Q. Were there changes made to the	11:14
ą	sequencer during the Xenos project?	11:14
9	A. I don't well, are you asking as	11:14
6	part of the R400 to Xenos transition or just	11:14
7	throughout the Xenos project?	11:14
8	Q. Both.	11:14
9	A. I don't think there was any change	11:14
10	made as part of the transition, and I don't know	11:14
11	of any changes made through the Xenos project.	11:14
12	But knowing that we run tests and	11:14
13	sometimes bugs crop up, I wouldn't be surprised	11:14
14	if there were changes made. The RTL check-in	11:15
15	code under source control would be the best way	11:15
16	of assessing when a given change was made.	11:15
17	Q. Were there any bugs in the sequencer	11:15
18	code while the Xenos was in development?	11:15
19	MR. PAIGE: Object to the form.	11:15
20	A. I think my answer is similar to the	11:15
21	last one. I don't know offhand of bugs in the	11:15
22	sequencer code, but it wouldn't surprise me if	11:15
23	they were. And the way to establish that would	11:15
24	be to look at the history of check-in and the	11:15
25	history of changes, which generally the check-in	11:15

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 65 of 213 AMDLG0214904 AMD1318_0158019 CX-1950C.0065

		Page 66
1	comments would say, you know, oh, I'm fixing a	11:15
2	bug at this point.	11:15
3	Q. Was there a particular person in	11:15
4	charge of the development of the sequencer?	11:16
\$	A. Laurent Lefebvre was the architect in	11:16
6	charge of it. There was probably a block lead on	11:16
7	it as well. I'm not sure whether Laurent did the	11:16
8	RTL code for it or whether somebody else was	11:16
9	doing the RTL code. So I'm not sure about that.	11:16
10	I could tell, again, by looking at the check-in.	11:16
11	It's probable that Laurent did a lot	11:16
12	of the RTL code as well.	11:16
13	Q. Was anyone else working on the	11:16
14	sequencer with Laurent?	11:16
15	A. I don't recall, but I could tell by	11:16
16	whatever the history of check-ins were.	11:16
17	Q. Did Laurent work on the R500 project?	11:16
18	A. Yes, he did.	11:17
19	Q. Did Laurent work on the Xenos	11:17
20	project?	11:17
21	A. I don't think so. That is, everybody	11:17
22	on the R400 did it at times, you know, help out	11:17
23	on the Xenos project, but I don't think he was	11:17
24	really on the Xenos project. But I can't testify	11:17
25	definitively one way or the other.	11:17

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 66 of 213 AMDLG0214905 AMD1318_0158020 CX-1950C.0066

		Page 67
1	(Gruber Exhibit 6, Document	11:18
2	entitled "Xenos Sequencer Specification, Version	11:18
3	3.0," Bates AMD-ITC-0020788 through	11:18
4	AMD-ITC-0020843, marked for identification)	11:18
3	Q. You have been handed what's been	11:18
6	marked as Exhibit 6, a document entitled "Xenos	11:18
7	Sequencer Specification, Version 3.0," Bates	11:18
8	label AMD-ITC-0020788 through 20843.	11:18
9	Have you seen this document before?	11:18
10	A. I have seen versions of this	11:18
11	document. I'm not sure if I've seen this	11:18
12	particular version.	11:18
13	Q. When is the last time you viewed a	11:18
14	version of this document?	11:18
15	A. Yesterday, as a matter of fact.	11:18
16	Q. Which version did you view yesterday?	11:18
17	A. I believe it was 2.02.	11:19
18	Q. This Version 3.0, what date does it	11:19
19	reflect the development of the sequencer?	11:19
20	A. The date is June 27, 2005.	11:19
21	Q. Turn to Page 6 in the revision	11:19
22	history.	11:19
23	A. Okay.	11:19
24	Q. Between May 1, 2003 and September 24,	11:19
25	2004, what work was done on the development of	11:19

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 67 of 213 AMDLG0214906 AMD1318_0158021 CX-1950C.0067

		Page 68
1	the sequencer?	11:19
2	A. It doesn't show any additional	11:19
3	changes in the specification. That doesn't mean	11:20
ą	work wasn't continuing to be done on the RTL	11:20
5	database.	11:20
6	Q. Was work done on the sequencer RTL	11:20
7	database between May 1, 2003 and September 4,	11:20
8	2004?	11:20
9	A. I can't say whether the database	11:20
10	whether the RTL database changed or not. I'd	11:20
11	have to go into the CVS. Certainly work was	11:20
12	continuing on the chip. Whether the sequencer	11:20
13	needed additional work or not, I couldn't say.	11:20
14	Q. What does it mean when it says	11:20
15	"Updated export address table to reflect hardware	11:21
16	implementation"?	11:21
17	A. Sometimes that the hardware will find	11:21
18	an easier way of doing things that doesn't	11:21
19	actually change the functionality. And so we'll	11:21
ZÔ	change the spec to allow the hardware to do the	11:21
21	easier path, because it really doesn't matter one	11:21
22	way or the other.	11:21 11:21 11:21 11:21 11:21 11:21 11:21 11:21
23	But as it turns out, once you do the	11:21
24	hardware implementation, you find out that one	11:21
25	way is easier than the other. So the idea was	11:21

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 68 of 213 AMDLG0214907 AMD1318_0158022 CX-1950C.0068

		Page 69
1	the hardware guys went back and said, oh, can we	11:21
2	change the spec, because this will be easier, so	11:21
3	the spec was updated.	11:21
ą	Q. Then in September 2004 did the	11:21
3	hardware guys go back and change the spec?	11:21
6	A. The hardware guys asked Laurent to	11:21
7	change the spec.	11:22
8	Q. Do you know what changes were made in	11:22
9	2004?	11:22
10	A. The detail of the changes, no. I'd	11:22
11	have to get into the details of the RTL code to	11:22
12	really understand this or to, you know, go into	11:22
13	the spec if I'd have to compare the two revs	11:22
14	of the spec to see what actually changed.	11:22
15	It looks like it's something fairly	11:22
16	minor.	11:22
17	Q. What work was done on the development	11:22
18	of the sequencer between September 24, 2004 and	11:22
19	June 27, 2005?	11:22
20	A. Again, it appears that there wasn't a	11:22
21	lot of specification changes, but there was	11:22
22	continued development on the chip itself, and, if	11:23
23	so, there might have been fixes in the RTL.	11:23
24	So, you know, it's not that the	11:23
25	architecture changed, but part of designing a	11:23

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 69 of 213 AMDLG0214908 AMD1318_0158023 CX-1950C.0069

		Page 70
1	chip is to implement the architecture. So that's	11:23
2	what was going on. And the spec changes become	11:23
3	fewer, because the changes associated with the	11:23
ą	development of the block are mainly	11:23
3	implementation changes.	11:23
6	Q. What is meant by "Update of spec to	11:23
7	reflect bug fixes and features"?	11:23
8	A. Sometimes you will fix a bug by	11:23
9	changing a spec as opposed to actually making the	11:23
10	hardware meet the spec. Other times, a fix in	11:23
11	the hardware or an implementation in the hardware	11:24
12	will result in a small change in the	11:24
13	specification that, you know, nobody really cares	11:24
14	much about.	11:24
15	I don't know what this particular	11:24
16	refers to. Features, a lot of times, a	11:24
17	late-adding thing is like a debug feature, where	11:24
18	you'd add some additional visibility, and you'd	11:24
19	want that updated in the spec, but you're not	11:24
20	really sure at the time that you're doing the	11:24
21	initial architecture what those debug features	11:24
22	would be.	11:24
23	It also looks like here that, you	11:24
24	know, a lot of the time was simply that the spec	11:24
25	was fairly stable, and that Laurent added all of	11:24
		1

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 70 of 213 AMDLG0214909 AMD1318_0158024 CX-1950C.0070

		Page 71
1	the implementation-related changes at one time.	11:25
2	Q. At what point did the spec become	11:25
3	stable?	11:25
ą	MR. PAIGE: Object to the form.	11:25
3	A. As I said, the last major change that	11:25
6	I know about was in the spring of 2002.	11:25
7	Q. April 8, 2003, what were the R500	11:25
8	modifications that were added?	11:25
9	A. I don't know what this refers to, how	11:25
10	much of it how many changes were associated	11:25
11	with the R500. I'd have to go into the details	11:25
12	of this.	11:25
13	Q. Are you aware of any changes made to	11:25
14	the sequencer for the R500?	11:25
15	A. As I said, I have a memory that we	11:25
16	added a vertex cache. So fetching from the	11:26
17	vertex cache would certainly be something that	11:26
18	the sequencer would be would have to be aware	11:26
19	of.	11:26
20	Q. How does the sequencer interact with	11:26
21	the vertex cache in the R500?	11:26
22	A. So the vertex cache is now a second	11:26
23	input into the shader, and the sequencer has to	11:26
24	be aware of whether the vertex data has returned	11:26
25	or not to be able to know whether a given thread	11:26

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 71 of 213 AMDLG0214910 AMD1318_0158025 CX-1950C.0071

		Page 72
1	is ready to be launched if it's waiting for its	11:26
2	vertex data to come back.	11:26
3	Q. When would the vertex cache have been	11:26
ą.	added to the R500?	11:27
9	A. I am not sure. I'd have to go back	11:27
6	and specifically look for the change list in	11:27
7	various blocks to see the updated vertex cache.	11:27
8	Q. Does the sequencer receive any inputs	11:27
9	from the vertex cache?	11:27
10	A. Yes. It would receive a bit saying	11:27
11	that data is back to be able to know that that	11:27
12	thread has received its data.	11:27
13	Q. What do you mean by the "thread has	11:27
14	received its data"?	11:28
15	A. I mean, it will do a fetch	11:28
16	instruction. This is the same mechanism that is	11:28
17	used for fetching textures, and in the R400, the	11:28
18	same signal was used for both textures and	11:28
19	vertices.	11:28
20	In the R500, as we switched as we,	11:28
21	you know, assuming that we did move the vertex	11:28
22	cache functionality into a separate path, then	11:28
23	you'd have a separate wire saying "vertex data is	11:28
24	back" versus a wire saying "texture data is	11:28
25	back."	11:28
		1

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 73
1	In both cases, the shader program is	11:28
2	capable of saying "I need to stall until data is	11:28
3	back." So any shader program that did that would	11:28
ą	be marked as not ready for execution until the	11:28
3	control bit in the sequencer winds up being set	11:28
6	the same, based on the incoming data.	11:29
7	Q. Did the Xenos chip have a vertex	11:29
8	cache?	11:29
9	A. I'd have to look. I'm not sure	11:29
10	whether we added a vertex cache. I don't want to	11:29
11	guess.	11:29
1.2	Q. Where would you have to look to	11:29
13	determine whether the Xenos chip had a vertex	11:29
14	cache?	11:29
15	A. We would have to look in the	11:29
16	top-level Xenos document with a block diagram in	11:29
17	it. I'm not sure that I have this available	11:29
18	right here. It wouldn't well, I may be able	11:29
19	it's possible that it is in the sequencer	11:29
20	document, if it would be in the interface.	11:29
21	MR. FAHRENKROG: Is there a current	11:30
22	question pending other than where would you have	11:30
23	to look? I'm just trying to follow the track	11:30
24	here.	11:30
25	MR. HIGGINS: I'm just waiting for	11:30

TSG Reporting - Worldwide - 877-702-9580

		Page 74
1	him to look.	11:30
2	MR. FAHRENKROG: I didn't hear you	11:30
3	ask him. Okay.	11:30
ą	A. Yeah, there is a vertex cache, at	11:30
8	least in this spec, because it does have an SQ to	11:30
6	VC control bus.	11:31
7	Q. Does this document tell you whether	11:31
8	the vertex cache was implemented in the Xenos or	11:31
9	would you have to look to the RTL to determine	11:31
10	that?	11:31
11	A. No. I think we can rely on this that	11:31
12	there is a vertex well, this is the Xenos	11:31
13	spec. Let me just see the dates. No, that's a	11:31
14	large enough change that this can be relied upon.	11:31
15	Q. How much of a change is large enough	11:31
16	where you can rely on the documents and not have	11:31
17	to resort to the RTL?	11:31
18	MR. PAIGE: Object to the form.	11:31
19	A. At least in this case, where there's	11:31
20	a substantial interface consisting of multiple	11:32
21	signals, tells me that while I can't say that	11:32
22	every detail is correct, the whole interface with	11:32
23	multiple signals is more than a detail. So I can	11:32
24	rely on that.	11:32
23	There are multiple references to	11:32

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 74 of 213 AMDLG0214913 AMD1318_0158028 CX-1950C.0074

		Page 75
1	vertex cache in this document.	11:32
2	Q. Could a feature be written in the	11:32
3	Xenos specification that is not ultimately	11:32
ą.	implemented in the RTL for the Xenos?	11:32
9	MR. FAHRENKROG: Object to the form.	11:32
6	MR. PAIGE: Join in the objection.	11:32
7	A. While it's theoretically possible, I	11:32
8	don't see how our documentation would be that far	11:33
9	wrong that that's a realistic possibility.	11:33
10	Q. What do you mean by "that far wrong"?	11:33
11	A. I mean at least in the case of the	11:33
12	vertex cache, if you're talking about a very	11:33
13	substantial feature. If you're talking about a	11:33
14	minor feature, it is possible that there's	11:33
15	something in the documentation that isn't	11:33
16	reflected in the chip.	11:33
17	But if you're talking about major	11:33
18	blocks, like a vertex cache, there is no way that	11:33
19	the documentation would have something that the	11:33
20	hardware would not have.	11:33
21	Q. When a new feature is being	11:33
22	implemented on a project, is it first put into a	11:33
23	specification document or in RTL?	11:33
24	MR. FAHRENKROG: Object to the form.	11:33
25	Overly broad.	11:33

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 75 of 213 AMDLG0214914 AMD1318_0158029 CX-1950C.0075

		Page 76
1	MR. PAIGE: Join in the objection.	11:33
2	A. It's first put into the specification	11:33
3	document generally. I will not say that that's	11:34
ą	an absolute rule.	11:34
3	Q. How would you confirm whether a	11:34
6	feature that's put in the specification document	11:34
7	is ultimately implemented in the RTL?	11:34
8	A. To get 100 percent confirmation,	11:34
9	you'd have to validate that the RTL has this same	11:34
10	interface as it has in the underlying logic.	11:34
11	Q. What does it mean at the top of the	11:34
12	document where it says, "Originate date 9 July	11:34
13	2003*?	11:34
14	A. It's put in automatically by Word.	11:34
15	So it means either that the document started from	11:34
16	scratch then, or a copy of something was made and	11:34
1.7	then renamed at that time.	11:34
18	Q. Would changes such as that be	11:34
19	reflected in the revision history of the	11:35
20	document?	11:35
21	A. Yeah, they certainly might. For	11:35
22	instance, this, you know, has a revision date of	11:35
23	Revision 01 of 2001, even though the origin date	11:35
24	has 2003.	11:35
23	What that tells me is that even	11:35

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 76 of 213 AMDLG0214915 AMD1318_0158030 CX-1950C.0076

		Page 77
1	though a new physical file was created, it	11:35
2	started with the same data that was further back.	11:35
3	So I imagine that this has to do with	11:35
4	some major change, maybe when the R500 when	11:35
5	they name changed from R400 to R500, rather than	11:35
6	simply renaming the document, maybe it was	11:35
7	copied.	11:36
8	Q. If you look at revision history, the	11:36
9	R500 modifications were added on April 8, 2003,	11:36
10	correct?	11:36
11	A. Right.	11:36
3.2	Q. So why would the document be changed	11:36
13	on July 9, 2003 to reflect something that was	11:36
14	already changed on April 8, 2003?	11:36
15	MR. FAHRENKROG: Object to the form.	11:36
16	MR. PAIGE: Object to the form.	11:36
17	A. I would just be guessing. It's	11:36
18	possible that that's when we it was a copy	11:36
19	was made to reflect the Xenos database, you know,	11:36
20	and sort of have a separate copy of the spec for	11:36
21	Xenos versus R500. It's possible that that was	11:36
22	just when the forking of the Xenos spec database	11:36
23	occurred.	11:37
24	Q. Would a major change to the	11:37
23	specification be adding a vertex cache?	11:37
I		

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 77 of 213 AMDLG0214916 AMD1318_0158031 CX-1950C.0077

		Page 78
1	MR. FAHRENKROG: Object to the form.	11:37
2	A. I don't think that simply adding a	11:37
3	vertex cache to the specification would result in	11:37
ą	copying of the specification. I think it more	11:37
\$	has to do with program management type changes as	11:37
6	opposed to technical changes that would have led	11:37
7	to this.	11:37
8	Q. When was the vertex cache added to	11:37
9	the sequencer specification?	11:37
10	MR. PAIGE: Object to the form.	11:37
11	A. Well, all I can do is go by this,	11:37
12	where it says oh, it doesn't actually say	11:38
13	here. I don't know. I expect it had to do with	11:38
14	when we added a vertex cache to the design as	11:38
15	part of the R500.	11:38
16	Q. Would adding a vertex cache generate	11:38
17	a new revision of the specification?	11:38
18	A. No, not automatically. If we had	11:38
19	chosen to add that at some other point in the	11:38
20	design cycle, it would not necessarily have led	11:38
21	oh, to a new revision or to a new origin date?	11:38
22	Q. A new revision in the document.	11:38
23	A. Oh, yeah, I expect that it would	11:38
24	have.	11:38
25	Q. Was the vertex cache added on July 9,	11:38

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 79
1	2003 in this revision?	11:38
2	A. I don't know. There's really no way	11:38
3	for me to know here.	11:39
4	I mean, it would be more likely it	11:39
3	was added when Laurent says on April 8th, "adding	11:39
6	R500 modifications." But that's just a guess.	11:39
7	Q. Turn to Page 24 of the document,	11:39
8	Bates number 20811. Look at Section 12.1 it	11:39
9	says, "SP Stall Conditions." Do you see that?	11:39
10	A. Yes.	11:39
11	Q. What is meant by PS and PV?	11:39
12	A. Those are bypass registers. What	11:40
13	that means is that PS means previous scaler and	11:40
14	PV means previous vector, and it means the result	11:40
15	of the previous operation.	11:40
16	The bypass logic is done in the SQ	11:40
17	rather than in the SP. So the idea is that if an	11:40
18	instruction is dependent on the previous	11:40
19	operation, and the data has not made it to the	11:40
20	register file yet but is kind of in flight to the	11:40
21	register file this is only within the shader	11:40
22	and so you may do an add operation and then	11:40
23	another add operation, with the output of one add	11:40
24	operation is used as the input for the second add	11:41
23	operation, if those two instructions follow each	11:41

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 79 of 213 AMDLG0214918 AMD1318_0158033 CX-1950C.0079

		Page 80
1	other, the data bypasses the register file and	11:41
2	is, instead, sent directly from the output of one	11:41
3	instruction to the input of the following	11:41
4	instruction.	11:41
5	Q. What does it mean when it says "none"	11:41
6	in both of those entries?	11:41
7	A. It means that we don't have to stall	11:41
8	based on that use, because of the bypass logic.	11:41
9	Q. So on the R400 sequencer, there were	11:41
10	no stall conditions within strike that.	11:41
11	Within the SP of the R400, there were	11:42
12	no stall conditions; is that correct?	11:42
13	A. No. I think this is an improvement	11:42
14	from what was what at least was in early	11:42
15	versions of the R400. I can't say when exactly	11:42
16	all the stalls were taken out.	11:42
17	But there was a stall condition, at	11:42
18	least in early versions of the R400, where if you	11:42
19	were using only a part of, let's say, the	11:42
20	previous vector, you wanted a mixture of the GPR	11:42
21	data and the previous result.	11:42
22	These are all vector instructions.	11:42
23	So you use, say, call them the X, Y, Z and W	11:43
24	components or call them, ARGB, and maybe the	11:43
25	previous instruction updated the B component.	11:43

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 80 of 213 AMDLG0214919 AMD1318_0158034 CX-1950C.0080

		Page 81
l	And then the next instruction uses all of them,	11:43
2	the ARGB.	11:43
3	So the ARG needs to come from the	11:43
4	register file. The old data of the register file	11:43
5	is perfectly good data. It's sitting there. It	11:43
6	wasn't modified by the previous instruction. The	11:43
7	B data was modified by the previous instruction,	11:43
8	and has to come from the previous vector	11:43
9	register.	11:43
10	I believe the previous version of the	11:43
11	at some point in the R400, there was a stall	11:43
1.2	that was detected by the sequencer for that, and	11:43
13	we would read from the GPR. So we would wait for	11:43
14	the data to go into the GPRs, and then pull it	11:43
15	out.	11:44
16	This says, no, you don't have to	11:44
17	stall. You can mix the two. You can take some	11:44
18	data from the GPRs and some data from the	11:44
19	previous vector.	11:44
20	Q. About when was that change	11:44
21	implemented?	11:44
22	A. I don't know. I'd have to go through	11:44
23	it. That's a very specific change, and I don't	11:44
24	know when it would have occurred.	11:44
23	Q. Did you have to look in the	11:44

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 81 of 213 AMDLG0214920 AMD1318_0158035 CX-1950C.0081

		Page 82
1	specification documents or the RTL to figure out	11:44
2	when that change was made?	11:44
3	A. The best answer would be from the	11:44
ą	RIL.	11:44
5	Q. Do you know what module of the R400	11:44
6	RTL you would look to?	11:44
7	A. It would be in the sequencer module.	11:44
8	Q. Do you know which module	11:44
9	A. Within the sequencer? No, I'd have	11:44
10	to bury into that to really figure it out.	11:44
11	Q. Did you write any of the R400 RTL?	11:44
12	A. I wrote a little of the RTL in the	11:44
13	shader pipe itself, in the shader pipe data path.	11:45
14	Q. You're able to read and write RTL?	11:45
15	A. Yes.	11:45
16	(Gruber Exhibit 7, Document	11:45
17	entitled "R400 Architecture Proposal Version	11:45
18	0.1," Bates AMD-ITC-0005407 through	11:45
19	AMD-ITC-0005422, marked for identification)	11:46
20	Q. You have been handed what's been	11:46
21	marked as Exhibit 7, ATI document entitled "R400	11:46
22	Architecture Proposal Version 0.1," Bates label	11:45
23	AMD-ITC-0005407 through 5422.	11:46
24	Have you seen this document before?	11:46
25	A. Yes, I have. I've seen this	11:46

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 82 of 213 AMDLG0214921 AMD1318_0158036 CX-1950C.0082

		Page 83
1	document.	11:46
2	Q. When is the last time you've seen	11:47
3	this document?	11:47
ą	A. I saw this document yesterday.	11:47
\$	Q. Turn to Page 6 of the document.	11:47
6	Under Section 1.2, what does it mean by "Memory	11:47
7	is the most open issue on the R400"?	11:47
8	A. Well, I think what he refers to here	11:47
9	is that a lot of the design of a chip be built	11:47
10	around trying to get all of the memory bandwidth	11:47
11	that is available out of the memory.	11:47
12	So when he says "It's the most open	11:47
13	issue," I think that you can think about that not	11:47
14	as saying, you know, what is the technology or	11:48
15	what is the design, but merely how much memory	11:48
16	bandwidth are we going to have available to the	11:48
1.7	R400, because that tells you how big a chip you	11:48
18	have to build.	11:48
19	Q. Was that issue ever resolved for the	11:48
20	R400?	11:48
21	A. Yes. We had a target memory	11:48
22	technology and a target memory bandwidth.	11:48
23	Q. What was the target memory	11:48
24	technology?	11:48
25	A. I would have to look at some overall	11:48

TSG Reporting - Worldwide - 877-702-9580

		Page 84
1	specification of the chip that would tell me what	11:48
2	our bandwidth was.	11:48
3	Q. What do you mean by "target memory	11:48
ą	technology"?	11:48
3	A. I mean, you know, there are various	11:48
6	generations of DDR and various speeds. So maybe	11:48
7	in this thing, maybe you wanted, you know, 1,600	11:48
8	megahertz PC DDR3. And especially that's more	11:49
9	of a system memory. In graphics, we had	11:49
10	specialized graphics memory, so there is like	11:49
11	GDDR3.	11:49
12	And it was a matter of timing the	11:49
13	release of the chip to the release of available	11:49
14	memory, technologies and speeds.	11:49
15	Q. Turn to Page 8 of the document.	11:49
16	Halfway down the page under heading 1.10,	11:49
17	"Performance," there's a sentence	11:49
18	A. I'm sorry, I may be on the wrong	11:49
19	page. What page am I looking for?	11:49
20	Q. Page 8. Under the heading 1.10	11:49
21	"Performance."	11:50
22	A. Yes.	11:50
23	Q. Where were the R400 team considering	11:50
24	a dual chip solution for the very high end?	11:50
23	MR. FAHRENKROG: Object to the form	11:50

TSG Reporting - Worldwide - 877-702-9580

		Page 85
1	of the question.	11:50
2	A. Certainly the market looks for	11:50
3	scalability. You want to be able to win in the	11:50
4	high end, but you don't sell most of your chips	11:50
5	in the high end. So there's a business challenge	11:50
6	in terms of how you how do you win the high	11:50
3	end without doing a specialized chip for the high	11:50
8	end.	11:50
9	Q. How would the single-chip design be	11:50
10	split up into the dual-chip design?	11:51
11	MR. PAIGE: Object to the form.	11:51
12	A. It depends. Sometimes you might have	11:51
13	some dedicated bus connecting the two chips. In	11:51
14	other cases, you don't really do much special at	11:51
15	all.	11:51
16	Certainly when ATI finally came out	11:51
17	with multiple chip solutions, there was very	11:51
18	little I mean, I can't think of anything in	11:51
19	the chips that meant that the high end that was	11:51
20	present purely to support the dual chip solution.	11:51
21	So you just took one of your, you	11:51
22	know, medium high end chips and you put two on a	11:52
23	board for your very high end high-end chips.	11:52
24	There may be some on various register	11:52
23	settings that were added to the chip. And as I	11:52

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 85 of 213 AMDLG0214924 AMD1318_0158039 CX-1950C.0085

		Page 86
1	say, sometimes there would be like a bus	11:52
2	connecting kind of the memory, the back-end	11:52
3	memory interfaces of the two chips in, like, some	11:52
4	possible designs.	11:52
3	But there was very little done in the	11:52
6	core of the chip to support dual chip.	11:52
7	Q. The dual chip solution they're	11:52
8	referring to, is that two GPUs or just	11:52
9	implementing a single GPU across two chips?	11:52
10	A. What I think we finally wound up with	11:52
11	was the dual GPU solution. It wasn't like that	11:52
12	one of the chips wasn't a GPU. Let me just read	11:52
13	this so that I get the context of this particular	11:53
14	statement correct.	11:53
15	Yeah, I think in this case it also	11:53
16	meant dual GPUs.	11:53
17	Q. Did it also include taking a single	11:53
18	GPU and implementing it on multiple chips?	11:53
19	MR. FAHRENKROG: Object to the form.	11:53
20	A. At this point in the design, that may	11:53
21	have been a possibility as well. That's hard to	11:53
22	say.	11:53
23	Q. Was the dual chip implementation	11:53
24	pursued at all after November of 2000?	11:53
23	A. I don't recall any pursuance of this	11:53 11:53 11:53 11:53 11:53 11:53 11:53

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 87
1	for the R400, because any solution would also	11:54
2	have to have a single-chip solution as well. So	11:54
3	I can't recall anything like that.	11:54
ą	There may have been some, you know,	11:54
3	pursuit of specialized memories, but I think that	11:54
6	will still be viewed as GPU memory rather than,	11:54
7	you know, split up a GPU.	11:54
8	Q. What do you mean by "specialized	11:54
9	memory"? Are you talking about placing some form	11:54
10	of memory on a chip other than the GPU?	11:54
11	A. No. I'm talking about what was used	11:54
12	as your memory pool. There was some talk about	11:55
13	memory chips that have some logic built into	11:55
14	them, you know, similar to what might have been	11:55
15	done in Xenos. But there's talk about standard	11:55
16	chips doing that as well. Whether they would	11:55
17	ever occur or not, who knows.	11:55
18	I think the fact that we really had	11:55
19	to go for standard chips focused the design	11:55
20	fairly early on on not pursuing any of those	11:55
21	paths.	11:55
22	Q. When you say "standard chips," are	11:55
23	you referring to a single-chip design?	11:55
24	A. I'm talking about memories that are	11:55
23	available from multiple vendors as opposed to	11:55

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 87 of 213 AMDLG0214926 AMD1318_0158041 CX-1950C.0087

		Page 88
1	contracting with a memory vendor to produce a	11:55
2	design specifically for your system.	11:55
3	Q. Was the Xenos a standard chip design?	11:56
4	MR. FAHRENKROG: Object to the form.	11:56
5	A. Yeah, the Xenos was a standard chip.	11:56
6	I mean, the Xenos memories were specialized	11:56
7	memories, the tile memory.	11:56
8	Q. Was the Xenos tile memory available	11:56
9	from multiple vendors?	11:56
10	A. No.	11:56
11	Q. So was the Xenos tile memory a	11:56
12	standard chip design?	11:56
13	MR. FAHRENKROG: Object to the form.	11:56
14	A. No. Well, it wasn't a standard	11:56
15	memory design. It might have used standard chip	11:56
16	design techniques to produce it.	11:56
17	Q. Was this Xenos tile memory on a	11:56
18	separate chip than the GPU?	11:57
19	A. Yes. It's a single package, but a	11:57
20	separate chip.	11:57
21	Q. Was this separate tile memory on	11:57
22	another chip considered during the R400	11:57
23	development?	11:57
24	A. I think it was probably given some	11:57
25	thought at some time. But the economics of it in	11:57

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 88 of 213 AMDLG0214927 AMD1318_0158042 CX-1950C.0088

		Page 89
1	the R400 market meant that we couldn't really	11:57
2	consider it.	11:57
3	Q. What was it about the economics of	11:57
ą	the R400 market that meant you couldn't consider	11:57
3	it?	11:57
6	A. The cost of the memory was too high	11:57
7	for a chip that had to compete against, you know,	11:58
8	in the market with other GPUs, and it was	11:58
9	especially being tied to one memory vendor meant	11:58
10	that you couldn't take advantage of the	11:58
11	competition for memories.	11:58
12	So you might be stuck, even if your	11:58
13	GPU chip was competitive, if your memory chip	11:58
14	cost was not competitive, then you'd have a	11:58
15	business problem.	11:58
16	Q. Who designed the eDRAM in the Xenos	11:58
17	chip?	11:58
18	A. I don't remember. I'd have to look	11:58
19	that up.	11:58
20	Q. Was the design of the eDRAM in the	11:58
21	Xenos chip specified by ATI or Microsoft?	11:58
22	A. I think that that was an ATI design.	11:58
23	Q. Did ATI choose to implement an eDRAM	11:59
24	on a separate chip in the Xenos or was that a	11:59
25	feature requested by Microsoft?	11:59

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 89 of 213 AMDLG0214928 AMD1318_0158043 CX-1950C.0089

		Page 90
1	A. I have no specific knowledge of	11:59
2	whether this was an ATI proposal or a Microsoft	11:59
3	proposal.	11:59
4	Q. Turn back to Page 8, towards the	11:59
\$	bottom of the page, Section 3 that says	11:59
6	"Schedule." Do you see that?	11:59
7	A. Yes.	11:59
8	Q. Was this schedule met?	11:59
9	A. No.	11:59
10	(Gruber Exhibit 8, Document	12:00
11	entitled "R400 Sequencer Specification SQ,	12:00
12	Version 2.02," Bates AMD-ITC-0015547 through	12:00
13	AMD-ITC-0015599, marked for identification)	12:01
14	Q. You have been handed what's been	12:01
15	marked as Exhibit 8, an ATI document entitled	12:01
16	"R400 Sequencer Specification, Version 2.02,"	12:01
17	Bates number AMD-ITC-0015547 through 15599.	12:01
18	Have you seen this document before?	12:01
19	A. Yes.	12:01
20	Q. When is the last time you saw this	12:01
21	document?	12:01
22	A. Yesterday.	12:01
23	Q. Where in the R400 sequencer	12:01
24	specification document is there an algorithm or	12:01
25	process described related to the creation of	12:01

TSG Reporting - Worldwide - 877-702-9580

		Page 91
1	threads?	12:02
2	MR. FAHRENKROG: Object to the form	12:02
3	of the question.	12:02
ą	MR. PAIGE: Join in the objection.	12:02
5	A. 6.3 talks about the state and the	12:02
6	creation of threads. 6.3, "Implementation."	12:02
ÿ	Q. What in Section 6.3 describes the	12:03
8	process of creating a thread in the R400?	12:03
9	A. Well, it talks about the buffers that	12:03
10	the threads would live in once they're created.	12:03
11	I can look elsewhere to see if there's any talk	12:03
12	specifically to the creation of a thread.	12:03
13	Q. Are threads created in two buffers?	12:03
14	A. Yes. I would say that when a thread	12:03
15	is put into that buffer, it is created; and when	12:03
16	it leaves the buffer, it no longer exists.	12:03
17	Q. How is a thread put into one of the	12:04
18	buffers?	12:04
19	A. So a thread comes from either a set	12:04
20	of vertices from the PA or pixels from the	12:04
21	rasterizer, and one of those vectors is selected	12:04
22	and assign a space in the thread buffer, either	12:04
23	in the vertex thread buffer or in the pixel	12:04
24	thread buffer, and all of its state bits are	12:04
25	initialized at that point.	12:04

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 91 of 213 AMDLG0214930 AMD1318_0158045 CX-1950C.0091

		Page 92
1	It's assigned a GPR base, which means	12:04
2	it has to allocate from the GPR register file	12:04
3	that tells it where it can keep its temporary	12:05
ą.	values.	12:05
3	Q. How is it determined which vector is	12:05
6	assigned a space in the thread buffer?	12:05
7	A. I'm not sure what you're asking.	12:05
8	You're saying if I have a pixel vector and a	12:05
9	vertex vector, or if you're saying which of those	12:05
10	do I choose, or are you asking how does it know	12:05
11	where it goes in the thread buffer?	12:05
12	Q. How do you choose? There's multiple	12:05
13	vectors to choose from. How do you choose which	12:05
1.4	vector goes into the thread buffer?	12:05
15	A. Well, the inputs are FIFO'd. So I'm	12:05
16	only going to choose in between a pixel vector or	12:06
17	the vertex vector. In other words, the pixel	12:06
18	vectors are ordered and the vertex vectors are	12:06
19	separately ordered.	12:06
20	As far as selection in between vertex	12:06
21	vectors and pixel vectors, there's an arbitration	12:06
22	mechanism. It's typically giving vertex priority	12:06
23	to handle which of them go in. But that's only	12:06
24	that's only due to the fact that there's kind	12:06
23	of a single-ported load into the thread buffer.	12:06

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 92 of 213 AMDLG0214931 AMD1318_0158046 CX-1950C.0092

		Page 93
1	The thread buffer resources	12:06
2	themselves are separate, such that you don't need	12:06
3	to arbitrate for, say, the state bits for pixels	12:06
ą	versus the state bits for vertices, because	12:07
3	they're not they're separate pools of	12:07
6	resources.	12:07
7	The GPRs are shared over time. And	12:07
8	so when somebody is selected, he has to first	12:07
9	make sure that he has space in the GPR pool to be	12:07
10	able to be allocated.	12:07
11	Q. In what way are vertex vectors given	12:07
12	priority over the single-ported load into the	12:07
13	thread buffers?	12:07
14	MR. FAHRENKROG: Object to the form.	12:07
15	A. You know, it's just if I have both of	12:07
16	them as I said, if you have pixel vectors and	12:07
17	vertex vectors currently wanting to load, and I	12:07
18	have space for both of them, I'll just do the	12:08
19	vertex vector first.	12:08
20	Q. What happens if you don't have space	12:08
21	for both of them?	12:08
22	A. Then I can't select that. For	12:08
23	instance, I can't start a vertex thread if I	12:08
24	don't have any GPR space for that vertex vector	12:08
25	thread, because part of the vertex vector	12:08

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 93 of 213 AMDLG0214932 AMD1318_0158047 CX-1950C.0093

		Page 94
1	sorry part of the thread state is a GPR base	12:08
2	that has to be initialized. And if I can't	12:08
3	initialize that, then I can't start the thread.	12:08
4	MR. HIGGINS: We need to change	12:08
3	tapes. So why don't we take a break.	12:08
6	VIDEOGRAPHER: The time is 12:08 p.m.	12:08
7	At this time we'll end cassette number two.	12:08
8	We'll stop recording and go off the record.	12:08
9	(Luncheon Recess)	12:31
10	VIDEOGRAPHER: The time is 1:11 p.m.	12:31
11	At this time we are beginning cassette number	01:11
12	three. We are on the record. We are recording.	01:11
13	BY MR. HIGGINS:	01:12
14	Q. I'm going to refer again to the R400 $$	01:12
15	sequencer specification. I believe it's Exhibit	01:12
16		01:12
17	A. Eight.	01:12
18	Q 8. Look on Page 7 of the	01:12
19	document. Then at the first paragraph, it says,	01:12
20	"There are two separate reservation stations, one	01:12
21	for pixel vectors and one for vertices vectors.	01:12
22	This way a pixel can pass a vertex and a vertex	01:12
23	can pass a pixel."	01:12
24	Do you see that?	01:12
25	A. Yes.	01:12

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 94 of 213 AMDLG0214933 AMD1318_0158048 CX-1950C.0094

		Page 95
1	Q. What does that mean?	01:12
2	A. It means that the vertices are	01:12
3	ordered relative to vertices, and pixels are	01:12
4	ordered relative to pixels. A vertex thread	01:12
5	starts later than a pixel thread may finish	01:13
6	earlier than a pixel thread.	01:13
7	Q. In what ways would a vertex thread	01:13
8	that starts later than a pixel thread finish	01:13
9	earlier than a pixel thread?	01:13
10	A. They are running two different shader	01:13
11	programs. So how long it takes any one element	01:13
12	to execute the shader program. Shader programs	01:13
13	could be radically different. So there is no	01:13
14	relationship in terms of how long it would take.	01:13
15	By keeping them in separate, these	01:13
16	reservation stations are FIFO oriented, meaning	01:13
1.7	first in, first out. By keeping them in separate	01:13
18	reservation station pools, you're able to order	01:13
19	them independently.	01:14
20	Q. So when it says "a pixel can pass a	01:14
21	vertex and a vertex can pass a pixel," is this	01:14
22	really just referring to the length of time it	01:14
23	takes a thread to execute its instructions?	01:14
24	MR. FAHRENKROG: Object to the form.	01:14
25	A. Yes. This is not an individual	01:14

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 95 of 213 AMDLG0214934 AMD1318_0158049 CX-1950C.0095

		Page 96
1	pixel. This is really talking about the threads,	01:14
2	and that pixel the lifetime of a pixel thread	01:14
3	may be shorter than the lifetime of a vertex	01:14
4	thread or vice versa.	01:14
3	Q. How many entries are there in the	01:15
6	vertex reservation station for vectors of	01:15
7	vertices?	01:15
8	A. As I recall, there are 16.	01:15
9	Q. How many entries are there in the	01:15
10	pixel reservation station for vectors of pixels?	01:15
11	A. As I recall, there's 48.	01:15
12	Q. Did that number ever change during	01:15
13	the development of the R400?	01:15
14	MR. PAIGE: Object to the form.	01:15
15	A. I don't know off the top of my head.	01:15
16	There's nothing magic about those numbers. So	01:15
17	they certainly could have changed without	01:15
18	affecting much in the design.	01:15
19	Q. What was the reasoning behind the 16	01:15
20	entries for vertices and 48 entries for pixels?	01:15
21	A. We were trying to make it such that	01:15
22	the thread buffer capacity was not going to be	01:16
23	the limiting factor. So we wanted to have enough	01:16
24	such that we didn't think that we'd have idle ALU	01:16
25	cycles.	01:16

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 96 of 213 AMDLG0214935 AMD1318_0158050 CX-1950C.0096

		Page 97
1	The limiting factor in terms of the	01:16
2	number of threads that are active at any given	01:16
3	point we were hoping would be the general purpose	01:16
4	register files, which are more expensive than	01:16
3	these are. So we were hoping to optimize the use	01:16
6	of the general purpose register files.	01:16
7	I explained earlier how you can't	01:16
8	really allocate a thread unless you can also	01:16
9	allocate space in the general purpose register	01:17
10	file.	01:17
11	Vertices vertex shaders tend to	01:17
12	use more general purpose registers than pixel	01:17
13	shaders do. So you don't need as many active	01:17
14	threads before you become limited by the general	01:17
15	purpose register file.	01:17
16	Q. You said you were hoping the general	01:17
17	purpose registers would be the unit or components	01:17
18	that optimize the number of threads running. Is	01:17
19	that what ultimately is reflected in the RTL of	01:17
20	the R400?	01:17
21	MR. FAHRENKROG: Object to the form.	01:17
22	A. Whether you're limited because of the	01:17
23	GPRs or because of the reservation stations is	01:18
24	not really a function of the RTL. The RTL	01:18
25	provides a certain number of reservation station	01:18

TSG Reporting - Worldwide - 877-702-9580

		Page 98
1	resources, a certain number of GPR resources.	01:18
2	But the shader program itself says	01:18
3	how many of those resources a given thread	01:18
ą	actually needs. And so it's a function of the	01:18
5	programs that get run on the machine as well as	01:18
6	the compiler for those programs.	01:18
7	Q. Did the functions of the general	01:18
8	purpose registers at the end of the R400 project	01:19
9	function as you had hoped they did, as you	01:19
10	mentioned earlier?	01:19
11	MR. FAHRENKROG: Object to the form.	01:19
12	MR. PAIGE: Object to the form.	01:19
13	A. I think we typically were register	01:19
14	file limited as opposed to reservation station	01:19
15	limited. Again, there could be oddball cases	01:19
16	where that was not true.	01:19
17	Q. If you turn to the last page of	01:19
18	Exhibit 8. Under the heading "Open Issues," it	01:19
19	reads, "Need to do some testing on the size of	01:19
20	the register file as well as on the register file	01:19
21	allocation method (dynamic versus static)."	01:19
22	Do you see that?	01:19
23	A. Yes.	01:20
24	Q. What is that referring to?	01:20
25	A. That is referring to whether we have	01:20

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 98 of 213 AMDLG0214937 AMD1318_0158052 CX-1950C.0098

		Page 99
1	enough general purpose registers to run the	01:20
2	number of threads that we were hoping to run.	01:20
3	It's not so much as to whether you're	01:20
4	limited by the static resources by the	01:20
\$	reservation station or not. It's that you might	01:20
6	be limited at the GPR by having too few threads	01:20
7	to hide your latency such that we have the	01:20
8	reservation station room, but we don't have the	01:20
9	GPR room.	01:20
10	And so the reason why we need to do	01:20
11	testing here is that latency is one of those	01:20
12	things that's very hard to test up front without	01:20
13	a very good model. And it's the number of	01:21
14	threads that you're using to hide latency.	01:21
15	Q. Was testing performed on the size of	01:21
16	the register files?	01:21
17	A. We did performance testing and we,	01:21
18	you know, saw, you know, how well we were doing	01:21
19	against plan.	01:21
20	Q. When was that performance testing	01:21
21	done?	01:21
22	A. I can't say for sure whether we were	01:21
23	at that point where we could run a full	01:21
24	performance test on the R400 database, that is a	01:21
25	systems test.	01:21

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 99 of 213 AMDLG0214938 AMD1318_0158053 CX-1950C.0099

		Page 100
1	We certainly ran some block-level	01:21
2	testing, you know, throughout the design	01:22
3	development stages in 2001 and 2002. But whether	01:22
ą	we were doing system testing at the time when we	01:22
3	changed over to the R5000, I'd have to go back	01:22
6	and look at the testing logs to see what tests we	01:22
7	could actually run.	01:22
8	Q. In order to determine which register	01:22
9	file size was required, would you have had to do	01:22
10	the full system level performance test?	01:22
11	MR. PAIGE: Object to the form.	01:22
12	A. I think it would be best to do that,	01:22
13	but it would have been possible to do some, at	01:22
14	least, preliminary testing based on fixed latency	01:22
15	models earlier in the design.	01:22
16	Q. During the R400 project, was the size	01:23
17	of the register file ever determined?	01:23
18	A. Yes, it was. I mean, we had a stake	01:23
19	in the ground for the size of the register file.	01:23
20	Q. When was the size of the register	01:23
21	file in the R400 determined after the testing was	01:23
22	performed?	01:23
23	MR. PAIGE: Object to the form.	01:23
24	A. Again, I'm not sure when the testing	01:23
25	was performed. But the testing was mainly, you	01:23

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 100 of 213 AMDLG0214939 AMD1318_0158054 CX-1950C.0100

		Page 101
1	know, to say, you know, do we have a serious	01:23
2	problem here, and the lack of that we would have	01:23
3	just gone with our current register file size.	01:23
4	Q. Did the size of the register files	01:23
3	ever change during the R400 project?	01:23
6	A. Not that I recall.	01:23
7	Q. Did the size of the register files	01:23
8	change during the R500 project?	01:24
9	A. Not that I recall.	01:24
10	Q. Is the size of the register file in	01:24
11	the R500 the same as in the R400?	01:24
12	A. I do not recall the size of the	01:24
13	register file in the R500 or whether it changed.	01:24
14	So you would have to look at the RTL to figure	01:24
15	out whether it changed or not.	01:24
16	Q. Is the size of the register file in	01:24
17	the Xenos the same as the size of the register	01:24
18	file in the R400?	01:24
19	A. This is one of those parameters that	01:24
zo	is very easy to change. So I do not know whether	01:24
21	it was changed or not.	01:24
22	My guess is no. I think that they	01:24
23	were built of 128-by-128 register pieces and did	01:24
24	not change. But I cannot answer that for sure.	01:25
25	Q. What would you have to refer to in	01:25

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 101 of 213 AMDLG0214940 AMD1318_0158055 CX-1950C.0101

		Page 102
1	order to answer that for sure?	01:25
2	A. For sure, it would have to be the	01:25
3	RTL.	01:25
ą	Q. For the Xenos?	01:25
3	A. Well, if you're asking whether it	01:25
6	changed, then I'd have to look at both the Xenos	01:25
7	and the reference that you're asking whether it	01:25
8	changed from.	01:25
9	Q. During the R400 project, was there	01:25
10	any testing done on the register file allocation	01:25
11	method?	01:25
12	A. Yes.	01:25
13	Q. When was that testing performed?	01:25
14	A. I can't say for sure. I'd have to	01:25
15	look at the testing log to see. But, I mean, the	01:25
16	basic register file allocation mechanism was	01:25
17	basic to the operation of the part.	01:25
18	So I'm sure that it was that it	01:25
19	was tested in the design process, both at the	01:25
20	block certainly at the block level.	01:26
21	Q. As of May, 2002, what was the issue	01:26
22	with the register file allocation method?	01:26
23	MR. FAHRENKROG: Object to the form.	01:26
24	MR. PAIGE: Object to the form.	01:26
25	A. I think this refers to how well the	01:26

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 102 of 213 AMDLG0214941 AMD1318_0158056 CX-1950C.0102

		Page 103
1	dynamic allocation method works. The static was	01:26
2	certainly functional, and it was an issue of how	01:26
3	much better performance do we get using the	01:26
4	dynamic mode of the register file.	01:26
3	Q. Was the dynamic mode of the register	01:26
6	file allocation method ever functional in the	01:26
7	R400?	01:26
8	A. I believe it had some bugs associated	01:26
9	with it. I mean, it was basically functional,	01:27
10	but I'm not sure it was completely functional.	01:27
11	Q. What bugs were associated with the	01:27
1.2	dynamic register file allocation method in the	01:27
13	R400?	01:27
14	A. I'd have to look at the bug log to	01:27
15	tell you. I recall that there were bugs, but I	01:27
16	don't recall the details of the bugs.	01:27
17	Q. Were the issues related to these bugs	01:27
18	ever resolved?	01:27
19	MR. FAHRENKROG: Object to the form.	01:27
20	A. Yes. The basic design was proven to	01:27
21	work.	01:27
22	Q. When was the basic design proven to	01:27
23	work?	01:27
24	A. Well, I don't the nature of these	01:27
23	bugs were subtle enough that they would not come	01:27

TSG Reporting - Worldwide - 877-702-9580

		Page 104
1	up until you had silicon. So it wouldn't have	01:28
2	been until the R600 or possibly oh, no, I	01:28
3	guess Xenos would have had the same mechanism.	01:28
4	I don't know whether this worked in	01:28
3	the Xenos silicon or not. There may have been an	01:28
6	issue with the Xenos silicon with this.	01:28
7	Q. When you say "this," are you	01:28
8	referring to the dynamic register file	01:28
9	allocation?	01:28
10	A. I'm talking about the dynamic	01:28
11	register file allocation, yes.	01:28
12	Q. What were the issues with the Xenos	01:28
13	silicon	01:28
14	A. Again, I don't recall the details. I	01:28
15	just know that things didn't work when again,	01:28
16	I'm not 100 percent sure there was a problem with	01:28
17	the Xenos, but I seem to have a recollection that	01:28
18	there was a problem found in silicon, you know,	01:28
19	the first silicon with this.	01:28
20	Q. So when the first silicon was made	01:28
21	for the Xenos chip, the dynamic register file	01:29
22	allocation method did not function properly,	01:29
23	correct?	01:29
24	MR. PAIGE: Object to the form.	01:29
25	A. Correct.	01:29

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 104 of 213 AMDLG0214943 AMD1318_0158058 CX-1950C.0104

		Page 105
1	Q. Was the problem with the dynamic	01:29
2	register file allocation method, the Xenos chip,	01:29
3	ever corrected?	01:29
4	A. I can't say without looking at the	01:29
3	revision history whether there was a version of	01:29
6	Xenos that did have corrected.	01:29
7	Q. When you say "looking at a version of	01:29
8	the revision history," which document or RTL	01:29
9	coder you're referring to?	01:29
10	A. ATI had some bug-tracking software,	01:29
11	you know, system. I can't recall what the	01:29
12	details are, but it would be in the bug tracking.	01:30
13	It wouldn't be or possibly in the RTL as well.	01:30
14	If I looked in the RTL revision history, that	01:30
15	would probably have the fix associated with this	01:30
16	in it.	01:30
17	Q. How did the fixed static that's	01:30
18	referred to here register file allocation method	01:30
19	work?	01:30
20	A. Register pools, the size of the	01:30
21	vertex pool versus the pixel pool was set by a	01:30
22	software register, and vertices allocated out of	01:30
23	the vertex portion of the pool, and pixels	01:30
24	allocated out of the pixel portion of the pool.	01:30
25	Q. Was there any register file	01:30

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 105 of 213 AMDLG0214944 AMD1318_0158059 CX-1950C.0105

		Page 106
1	allocation set by the hardware?	01:31
2	A. Allocation was done by the hardware	01:31
3	every time that a thread was launched. The	01:31
4	source of the allocation depended on whether it	01:31
3	was a vertex thread or a pixel thread.	01:31
6	Q. How did the software set the division	01:31
7	of the register file?	01:31
8	A. It was purely heuristic based	01:31
9	probably on experimentation. Ideally you would	01:31
10	want to set it based on the individual shaders	01:31
11	that were loaded. I'm not sure if the driver	01:31
12	actually did that or just set it up once and left	01:31
13	it alone.	01:31
14	Q. Was there any default hardware	01:31
15	setting of the division of the registers between	01:31
16	vertices and pixels in the R400?	01:32
17	A. There's a register that defines how	01:32
18	much space is used for vertices and how much	01:32
19	space is used for pixels. I don't know if that	01:32
20	gets initialized if nobody touches it, because	01:32
21	typically, you know, the driver, when it comes	01:32
22	up, would set it to some setting.	01:32
23	I'm not sure what setting the driver	01:32
24	used. It probably started out at 50/50, but then	01:32
23	as a result of experimentation, it was set to	01:32

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 106 of 213 AMDLG0214945 AMD1318_0158060 CX-1950C.0106

		Page 107
1	something else.	01:32
2	Q. When you say "result of	01:32
3	experimentation," are you referring to	01:32
ą	experimentation by the application writer?	01:32
3	A. No. I'm referring to experimentation	01:32
6	by our driver team on typical or important	01:32
7	applications to see, you know, what is a setting	01:32
8	that would run well across a range of	01:32
9	applications.	01:32
10	Q. What was that setting for the	01:32
11	register file division in the R400?	01:33
12	A. Well, the R400 never got to the point	01:33
13	where that experimentation was done. I think in	01:33
14	our testing, we probably just used, you know,	01:33
15	half of the register file for the pixels and half	01:33
16	of the register files for the vertex.	01 : 33
17	Q. Do you know on what project this	01:33
18	experimentation was first done?	01:33
19	A. It would have to be Xenos.	01 : 33
20	Q. Do you know when this experimentation	01:33
21	was done on Xenos?	01:33
22	A. I do not.	01:33
23	(Gruber Exhibit 9, Declaration	01:34
24	under 37 C.F.R. 1.131, marked for identification)	01:34
23		01:34

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 107 of 213 AMDLG0214946 AMD1318_0158061 CX-1950C.0107

		Page 108
1	(Gruber Exhibit 10, Declaration	01:35
2	under 37 C.F.R. 1.131, marked for identification)	01:35
3	Q. Mr. Gruber, you have been handed	01:35
ą	what's been marked as Exhibits 9 and 10. They	01:35
5	are both entitled "Declaration Under 37 C.F.R.	01:35
6	Section 1.131."	01:35
7	A. Yes.	01:35
8	Q. Exhibit 9 was filed during the	01:35
9	prosecution of Application No. 11/746,446, and	01:35
10	Exhibit 10 was filed during the prosecution of	01:35
11	Application No. 13/109,738.	01:35
12	Have you seen either of these	01:35
13	documents before?	01:35
14	A. Yes, I have. I saw them when I	01:35
15	signed them, and I saw them yesterday.	01:35
16	Q. Starting with Exhibit 9, do you know	01:35
17	which patent this relates to?	01:36
18	A. No. I can read where it is entitled	01:36
19	"Multithread Graphics Processing System."	01:36
20	(Gruber Exhibit 11, U.S. Patent No.	01:36
21	8,400,459, for identification)	01:36
22	(Gruber Exhibit 12, U.S. Patent No.	01:37
23	8,760,454, for identification)	01:37
24	Q. You have been handed what's been	01:37
25	marked as Exhibits 11 and 12. Exhibit 11 is a	01:37

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 108 of 213 AMDLG0214947 AMD1318_0158062 CX-1950C.0108

		Page 109
1	copy of U.S. Patent 8,400,459. Exhibit 12 is a	01:37
2	copy of U.S. Patent No. 8,760,454.	01:37
3	You've seen these two documents	01:38
4	before?	01:38
3	A. Yes.	01:38
6	Q. Are you listed as an inventor on both	01:38
7	Exhibits 11 and 12?	01:38
8	A. I am.	01:38
9	Q. If you look at Exhibits 9 and 10, the	01:38
10	two declarations you submitted with respect to	01:38
11	these patents, attached to both declarations are	01:38
1.2	portions of RTL code?	01:38
13	A. Yes.	01:38
14	Q. Is the RTL code that's attached to	01:38
15	Declaration 9 RTL code from the R400?	01:38
16	A. I can't say for sure, but it does	01:38
1.7	look like R400 code.	01:38
18	Q. Same question for Exhibit 10?	01:39
19	A. Let me look at Exhibit 10. Again,	01:39
20	Exhibit 10 references structures and instructions	01:39
21	that I'm familiar with from R400. So I think	01:39
22	it's probably that it is that these do	01:39
23	represent R400 codes.	01:39
24	Q. Do you believe that the declarations	01:39
25	you submitted to the patent office in Exhibits 9	01:39

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 109 of 213 AMDLG0214948 AMD1318_0158063 CX-1950C.0109

		Page 110
1	and 10 reflect a full disclosure of the R400	01:39
2	project?	01:39
3	MR. FAHRENKROG: Object to the form.	01:40
ą	Vague.	01:40
\$	MR. PAIGE: Join in the objection.	01:40
6	A. What disclosure are you referring to?	01:40
7	Where it says A, B, C, D here or are you talking	01:40
8	about the disclosure of the patents themselves?	01:40
9	Q. Not the patents. Just what's in	01:40
10	Exhibits 9 and 10, these two declarations.	01:40
11	A. Okay.	01:40
12	Q. There's the statements A through D,	01:40
13	and then there's code attached to each	01:40
14	declaration. Is what's attached to these	01:40
15	declarations the full set of code for the R400?	01:40
16	A. No, this isn't the full set of code	01:40
17	for the R400. This is the code for one portion	01:40
18	of the R400.	01:40
19	Q. What portion of the R400	01:40
20	A. This is a module from within the	01:41
21	sequencing.	01:41
22	MR. FAHRENKROG: Which exhibit were	01:41
23	you referring to? I apologize, just to make sure	01:41
24	it's clear.	01:41
25	MR. HIGGINS: Both.	01:41

TSG Reporting - Worldwide - 877-702-9580

		Page 111
1	MR. FAHRENKROG: When you answer,	01:41
2	please reference certain exhibits.	01:41
3	A. Okay. So I'm talking about Exhibit B	01:41
4	looks to be a portion of the R400 sequencer code.	01:41
3	Q. Are you referring to Exhibit B in	01:41
6	Exhibit 9?	01:41
7	A. Yes. Let me just make sure I'm	01:41
8	looking at I'm not sure, actually, that this	01:41
9	is Exhibit A or Exhibit B. It's not labeled.	01:41
10	I'll look, figuring one is Exhibit A and one is	01:41
11	Exhibit B.	01:41
12	Q. What is your understanding of	01:42
13	reduction to practice?	01:42
14	MR. FAHRENKROG: Object to the form.	01:42
15	Calls for a legal conclusion.	01:42
16	MR. PAIGE: Join in the objection.	01:42
17	A. Yeah, I can't really explain a legal	01:42
18	term. I can tell you what my engineering	01:42
19	understanding is.	01:42
20	Q. What was your understanding of what	01:42
21	the purpose of the declaration in Exhibit 9 and	01:42
22	Exhibit 10 was to do	01:42
23	MR. FAHRENKROG: Objection to the	01:42
24	extent it calls for	01:42
25	MR. HIGGINS: Can I finish my	01:42

TSG Reporting - Worldwide - 877-702-9580

		Page 112
1	question?	01:42
2	MR. FAHRENKROG: I'm sorry, I thought	01:42
3	you were done. A couple pauses there.	01:42
4	Q. When you submitted Exhibits 9 and 10,	01:42
5	the declarations to the patent office, and you	01:42
6	signed them, what was your belief as to the	01:42
7	purpose of these declarations?	01:43
8	MR. FAHRENKROG: Is your question	01:43
9	finished? Can I object?	01:43
10	MR. HIGGINS: Go ahead.	01:43
11	MR. FAHRENKROG: Object to the extent	01:43
12	it calls for any attorney-client privileged	01:43
13	information, and to the extent your knowledge is	01:43
14	based on information communicated to you by your	01:43
15	attorneys, I instruct you not to answer.	01:43
16	A. I'm sorry, my attorney has instructed	01:43
17	me not to answer.	01:43
18	Q. Did you understand why you were	01:43
19	signing declarations reflected in Exhibits 9 and	01:43
20	10 when you signed them?	01:43
21	MR. FAHRENKROG: You can answer that	01:43
22	one yes or no.	01:43
23	A. Yes.	01:43
24	Q. What was your understanding of why	01:43
23	you signed declarations in Exhibits 9 and 10?	01:43

TSG Reporting - Worldwide - 877-702-9580

		Page 113
1	MR. FAHRENKROG: So again, to the	01:43
2	extent that that understanding is based on what	01:43
3	you were told or directed to do by an attorney at	01:43
4	the time, I instruct you not to answer.	01:43
3	A. Sorry, my attorney instructs me not	01:43
6	to answer.	01:43
7	Q. Did you have any understanding of	01:43
8	what you were signing when you signed the	01:44
9	declarations in Exhibits 9 and 10?	01:44
10	MR. PAIGE: Asked and answered.	01:44
11	A. Yes, I did.	01:44
12	Q. What was your understanding?	01:44
13	MR. FAHRENKROG: Same thing. Same	01:44
14	instruction. Please do not communicate anything	01:44
15	that was communicated to you by an attorney.	01:44
16	A. Based on my attorney's advice, I	01:44
17	decline to answer.	01:44
18	Q. Did you read the declaration before	01:44
19	you signed it?	01:44
20	A. Yes, I did.	01:44
21	Q. Did you understand what the	01:44
22	declaration said before you signed it?	01:44
23	A. Yes, I did.	01:44
24	Q. What was your understanding of what	01:44
25	was written in the declaration prior to you	01:44

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 113 of 213 AMDLG0214952 AMD1318_0158067 CX-1950C.0113

		Page 114
l	signing it?	01:44
2	A. That I was attesting to the fact that	01:44
3	these exhibits reflected the state of the R400 at	01:44
4	a certain point in time.	01:44
3	Q. When you mean it reflected the state	01:44
6	of the R400 at a certain point in time, are you	01:44
7	referring to the entirety of the R400 project?	01:44
8	MR. FAHRENKROG: Object to the form.	01:45
9	A. I was referring to the particular	01:45
10	pieces of the R400 that were embodied by these	01:45
11	design codes.	01:45
12	Q. What particular pieces of the R400	01:45
13	were embodied by these design codes attached as	01:45
14	exhibits to declarations in Exhibits 9 and 10?	01:45
15	A. In one case, this is the part of the	01:45
16	sequencer. And in the other case, it appears to	01:45
17	be a wider block that includes the shader	01:45
18	execution unit as well.	01:45
19	Q. If you look at Exhibit 10 in	01:46
20	Paragraph 2, what do you mean by "We conceived	01:46
21	the invention prior to June 30, 2003"? Paragraph	01:46
22	2 on the bottom of the first page.	01:46
23	A. In this case, I believe the invention	01:46
24	is the shader subsystem that was included in the	01:46
23	R400.	01:46

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 114 of 213 AMDLG0214953 AMD1318_0158068 CX-1950C.0114

		Page 115
1	Q. What is the shader subsystem in the	01:46
2	R400?	01:47
3	A. The unified shader and sequencer.	01:47
ą	Q. And what did you mean by you	01:47
\$	conceived of the invention of the unified shader	01:47
6	and sequencer prior to June 30, 2003?	01:47
7	A. We had a design and a specification	01:47
8	that we believed worked. We also had simulation	01:47
9	and implementation at the RTL level.	01:47
10	Q. What date did you conceive of the	01:47
11	invention you're referring to here?	01:47
12	MR. FAHRENKROG: Objection to the	01:47
13	extent the term "conceived" is being used in a	01:47
14	legal context outside of what's in the	01:47
15	declaration.	01:47
16	A. Early aspects of it were conceived in	01:47
17	late 2000, and the ideas were refined, I would	01:48
18	say, over the next six to nine months.	01:48
19	Q. When was the entirety of the	01:48
20	invention that you reference in Exhibit 2 in your	01:48
21	declaration conceived?	01:48
22	MR. FAHRENKROG: Object to the form.	01:48
23	Calls for a legal conclusion.	01:48
24	MR. PAIGE: Join in the objection.	01:48
25	A. There were certainly modifications as	01:48

TSG Reporting - Worldwide - 877-702-9580

		Page 116
1	the design evolved, but the fundamental aspects	01:48
2	were designed prior to 2002 certainly.	01:48
3	Q. Do you know specifically what date	01:48
4	you conceived of the entirety of the invention as	01:49
3	you state in Paragraph 2 of your declaration in	01:49
6	Exhibit 10?	01:49
7	MR. FAHRENKROG: Object to the form.	01:49
8	A. No, I cannot provide a date.	01:49
9	Q. What in Exhibit 10, in your	01:49
10	declaration, shows that you conceived the	01:49
11	invention prior to June 30, 2003?	01:49
12	MR. FAHRENKROG: Object to the form.	01:49
13	MR. PAIGE: Object to the form.	01:49
14	A. Well, if these code snippets	01:49
15	adequately date from prior to this is not	01:49
16	obviously the full code of the R400, but it's the	01:49
17	shader code, as well as the RTL code here of a	01:49
18	portion of the SQ. The fact that these date from	01:49
19	prior to the date shown here shows that the	01:50
20	invention must have been conceived prior to this	01:50
21	date.	01:50
22	Q. In the RTL code that's attached to	01:50
23	Exhibit 10, where are the dates shown?	01:50
24	A. I don't see any dates in this code	01:50
25	snippet. Though this code snippet is certainly	01:50

TSG Reporting - Worldwide - 877-702-9580

		Page 117
1	compatible with my belief of the state of the	01:50
2	development prior to 2003.	01:51
3	Q. What is your belief as to the state	01:51
4	of the development prior to 2003?	01:51
3	A. That we had a fully functional shader	01:51
6	system. "Functional," I mean that we were able	01:51
7	to do RTL level simulation of the shader system	01:51
8	successfully and pass tests showing a mixture of	01:51
9	vertex and pixel processing.	01:51
10	Q. On what date did you have a fully	01:51
11	functional shader system of the R400?	01:51
12	A. I can't give you a date off the top	01:51
13	of my head. I'd have to go back and look at our	01:51
14	status reports to see, you know, what tests were	01:51
15	running and what tests weren't running in any	01:51
16	given point.	01:51
17	Q. When you signed this declaration	01:51
18	stating you had a fully functional shader system	01:52
19	with the R400 prior to 2003, what was that	01:52
20	determination based upon?	01:52
21	MR. FAHRENKROG: Object to the form.	01:52
22	A. It was based on my memory and my	01:52
23	knowledge that we did have such a shader system	01:52
24	running.	01:52
25	Q. Was your memory and knowledge in 2011	01:52
		1

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 117 of 213 AMDLG0214956 AMD1318_0158071 CX-1950C.0117

		Page 118
1	of the R400 shader system different than your	01:52
2	memory and knowledge of the R400 shader system	01:52
3	today?	01:52
ą	MR. FAHRENKROG: Object to the form.	01:52
3	A. I suppose it's probably changed in	01:52
6	some respects, but not in that one.	01:52
7	Q. So if this was based off of your	01:52
8	memory of the R400, and your memory is not	01:52
9	changed in that respect from the time of filing	01:52
10	this declaration until today, how did you sign	01:53
11	the declaration saying you had this fully	01:53
12	functional shader system prior to June 30, 2003	01:53
13	if you can't give me a date today prior to June	01:53
14	30, 2003 when you had a fully functional shader	01:53
15	system?	01:53
16	MR. FAHRENKROG: Object to the form.	01:53
17	MR. PAIGE: Object to the form.	01:53
18	MR. FAHRENKROG: Incomplete	01:53
19	hypothetical.	01 : 53
20	A. I can't give you a specific date, but	01:53
21	I can tell you that it was prior to June 30,	01:53
22	2003.	01:53
23	Q. How can you tell me it was prior to	01:53
24	June 30, 2003?	01:53
23	A. Because I know when we were working	01:53

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 118 of 213 AMDLG0214957 AMD1318_0158072 CX-1950C.0118

		Page 119
1	on this, and that the amount of time from the	01:53
2	time that we conceived it until the time we had,	01:53
3	you know, working tests through the shader system	01:53
ą	was much less than the time from conception to	01:53
3	June 30, 2003.	01:53
6	Q. How much less than the time?	01:53
7	A. Again, I can't give you a specific	01:54
8	date, but I can for sure say it was before the	01:54
9	end of 2002.	01:54
10	Q. Why did the declaration not provide a	01:54
11	specific date prior to June 30, 2003?	01:54
12	MR. PAIGE: Object to the form.	01:54
13	A. Are you asking me?	01:54
14	MR. FAHRENKROG: Objection. To the	01 : 54
15	extent it was communicated by an attorney, don't	01:54
16	answer.	01 : 54
17	Q. When you say you had a fully	01:54
18	functional shader system prior to June 30, 2003,	01:54
19	which of points A, B, C and D in Exhibit 10 are	01 : 55
20	you referring to? Exhibit 10 is the larger one.	01:55
21	A. Okay. All of these are true.	01:55
22	Q. So is the fact that you say you had a	01:56
23	fully functional shader system based on the model	01:56
24	code that's attached to this declaration?	01:56
25	MR. FAHRENKROG: Object to the form.	01:56

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 119 of 213 AMDLG0214958 AMD1318_0158073 CX-1950C.0119

		Page 120
1	A. Well, I know we had both model code	01:56
2	and RTL code functional prior to this.	01:56
3	Q. When did you have both model code and	01:56
4	RTL code functional prior to this declaration?	01:56
5	A. Again, I can't give a specific date.	01:56
6	Q. If you look at Exhibit A in your	01:57
7	declaration that's Exhibit 10. The top says	01:57
8	"Exhibit A - Model Code." Is this the computer	01:57
9	simulation model code that's referenced in the	01:57
10	declaration Part A?	01:57
11	A. Yes.	01:57
12	${\mathbb Q}.$ Can you point to where threads are	01:57
13	created in the model code in Exhibit A?	01:58
14	MR. PAIGE: Object to the form.	01:58
13	MR. FAHRENKROG: Object to the form.	01:58
16	A. This is very complicated code. I'm	01:58
17	not sure that I'm going to be able to point to	01:59
18	this as I sit here.	01:59
19	I see there's a lot of allocation	01:59
20	being done here, but it's mostly allocation	01:59
21	associated with execution.	01:59
22	Q. Is this computer emulation in Exhibit	02:00
23	A, is it multithreaded?	02:00
24	MR. FAHRENKROG: Object to the form.	02:00
25	MR. PAIGE: Join in the objection.	02:00

TSG Reporting - Worldwide - 877-702-9580

		Page 121
1	A. I don't believe the code itself is	02:00
2	multithreaded, that is the C++ code. I really	02:00
3	haven't had enough exposure to the details of the	02:00
4	C model code to give a definitive answer.	02:00
3	Q. Can C model emulation code be	02:00
6	multithreaded?	02:00
7	MR. FAHRENKROG: Object to the form.	02:00
8	A. Yes, it can be multithreaded.	02:00
9	Q. Can a C model emulation execute	02:00
10	things simultaneously?	02:01
11	MR. PAIGE: Object to the form.	02:01
12	MR. FAHRENKROG: Object to the form.	02:01
13	A. Yes, it can.	02:01
14	Q. How can it do that?	02:01
15	A. If you have I'm not necessarily	02:01
16	saying this code. I thought you were asking me	02:01
17	theoretically whether model code that is	02:01
18	multithreaded could execute multiple threads	02:01
19	simultaneously.	02:01
20	Yes, you can run a thread on two	02:01
21	different processors that are executing	02:01
22	simultaneously.	02:01
23	Q. Can the model code in Exhibit A	02:01
24	perform two functions simultaneously?	02:01
25	A. I don't have enough experience with	02:01

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 121 of 213 AMDLG0214960 AMD1318_0158075 CX-1950C.0121

		Page 122
1	this code to say whether it can or it can't.	02:01
2	Q. Is the model code in Exhibit A of	02:01
3	Exhibit 10 a cycle-accurate model?	02:01
ą.	MR. PAIGE: Object to the form.	02:02
3	A. No. Our C models were never intended	02:02
6	to be cycle accurate.	02:02
7	Q. Refer back to the beginning of the	02:02
8	declaration, Exhibit 10 on Page 2. The bullet	02:02
9	point labeled D, why was that part of your	02:02
10	declaration made, information and belief?	02:02
11	MR. FAHRENKROG: Objection to the	02:02
12	extent that your answer would reveal any	02:02
13	information communicated by an attorney, I	02:02
14	instruct you not to answer.	02:02
15	A. I'm sorry, I can't answer on the	02:02
16	advice of my attorney.	02:02
17	Q. When you signed this declaration, why	02:02
18	did you only state that what is contained in	02:02
19	Paragraph D only based upon your information and	02:02
20	belief?	02:02
21	MR. FAHRENKROG: Same instruction.	02:03
22	A. I can't answer on the advice of my	02:03
23	attorney.	02:03
24	Q. You had no understanding of what this	02:03
23	paragraph meant when you signed your declaration;	02:03

TSG Reporting - Worldwide - 877-702-9580

		Page 123
1	is that correct?	02:03
2	MR. FAHRENKROG: Objection. Same	02:03
3	instruction and asked and answered.	02:03
ą	A. I'm sorry, I can't answer on the	02:03
3	advice of my attorney.	02:03
6	Q. When you signed the declaration, did	02:03
7	you understand what was written in the	02:03
8	declaration?	02:03
9	MR. PAIGE: Object to the form.	02:03
10	MR. FAHRENKROG: You can answer that	02:03
11	yes or no.	02:03
1.2	A. Yes.	02:03
13	Q. What did you understand Paragraph D	02:03
14	to mean when it says that what you're stating is	02:03
15	only on information and belief?	02:03
16	MR. FAHRENKROG: You can answer as to	02:03
17	your personal understanding, except to the extent	02:03
18	it would reveal communications from an attorney,	02:03
19	then I instruct you not to answer.	02:03
20	A. I'm sorry, my attorney instructs me	02:03
21	not to answer.	02:03
22	Q. You have no personal understanding of	02:03
23	what Paragraph D meant when you signed this	02:03
24	declaration?	02:03
23	MR. FAHRENKROG: Objection. Asked	02:03

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 123 of 213 AMDLG0214962 AMD1318_0158077 CX-1950C.0123

		Page 124
1	and answered.	02:03
2	MR. HIGGINS: Actually, you	02:03
3	instructed him not to answer.	02:04
ą	MR. FAHRENKROG: He gave his answer	02:04
3	pursuant to the instruction.	02:04
6	MR. CHATTERJEE: Counsel, your	02:04
7	instruction is actually wrong. He's not asking	02:04
8	about the communications. He should be answering	02:04
9	this whatever he understood when he signed	02:04
10	something under cath. He's not asking about	02:04
11	communications with lawyers. There's absolutely	02:04
12	no basis to say that his understanding of what he	02:04
13	said to the patent office is a privileged	02:04
14	communication. Be's not asking about the	02:04
15	communication.	02:04
16	MR. FAHRENKROG: If you listen	02:04
17	closely to my instruction, it's not to reveal	02:04
18	anything being communicated to him by an	02:04
19	attorney. I said he can answer the question as	02:04
20	to his personal understanding.	02:04
21	MR. CHATTERJEE: Okay.	02:04
22	A. My personal understanding was that	02:04
23	the model code and the chip design code	02:04
24	demonstrated a functional embodiment of the	02:04
25	patent.	02:04

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 124 of 213 AMDLG0214963 AMD1318_0158078 CX-1950C.0124

		Page 125
1	Q. When you signed the declaration, what	02:04
2	facts did you have that supported your	02:05
3	understanding that the model code and chip design	02:05
4	demonstrated a functional embodiment of the	02:05
5	patent?	02:05
6	A. That the model code and the RTL code	02:05
7	were codes from the R400 design effort prior to	02:05
8	June, 2003, and that and I knew that we had	02:05
9	such codes running functionally at that time.	02:05
10	Q. Is the code that's attached to your	02:05
11	declaration the same code that was incorporated	02:05
12	into the Xenos chip?	02:05
13	A. I don't know whether it was the same	02:06
14	code that was incorporated into the Xenos chip.	02:06
15	I mean, it looks similar to a lot of R400 code	02:06
16	that we had during the R400 design effort.	02:06
17	I don't know whether exactly this	02:06
18	code was what was incorporated into the Xenos	02:06
19	chip, but this code certainly performed the	02:06
20	functions of whatever code was in the Xenos chip.	02:06
21	There may have been slight differences.	02:06
22	MR. HIGGINS: Off the record for a	02:07
23	second.	02:07
24	VIDEOGRAPHER: The time is 2:07. At	02:07
25	this time we will stop recording and go off the	02:07

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 125 of 213 AMDLG0214964 AMD1318_0158079 CX-1950C.0125

		Page 126
1	record.	02:07
2	(Recess)	02:07
3	(Gruber Exhibit 13, Source Code,	02:12
ą	marked for identification)	02:18
3	VIDEOGRAPHER: The time is 2:18 p.m.	02:18
6	At this time we're beginning cassette number	02:18
7	four. We're on the record. We are recording.	02:18
8	BY MR. HIGGINS:	02:18
9	Q. What is an RTL simulator?	02:18
10	A. RTL was the chip design language. A	02:18
11	simulator does a cycle-by-cycle simulation of	02:18
12	what will finally be built in the chip. The chip	02:18
13	is produced from the RTL.	02:18
14	Q. Does an RTL simulation run on	02:18
15	hardware?	02:18
16	A. Well, an RTL simulation runs on a	02:18
17	computer. So in that sense it runs on hardware.	02:18
18	Q. If you look in Paragraph C of your	02:19
19	declaration, Exhibit 10. It says, "The chip	02:19
20	design code was used by an RTL simulator system	02:19
21	to validate the operation of an integrated	02:19
22	circuit version of the claimed graphics	02:19
23	processing system."	02:19
24	Do you see that?	02:19
25	A. Yes.	02:19
		1

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 126 of 213 AMDLG0214965 AMD1318_0158080 CX-1950C.0126

		Page 127
1	Q. When was an RTL simulation done on a	02:19
2	complete integrated circuit version of the R400?	02:19
3	MR. FAHRENKROG: Object to the form.	02:19
ą	A. We were doing simulation all through	02:20
<u>8</u>	the design effort of the R400 as the blocks were	02:20
6	built, they were simulated. As to when the	02:20
7	complete GPU was simulated, I can't point to a	02:20
8	specific date.	02:20
9	But, for instance, the shader	02:20
10	subsystem, which this code encompasses, was	02:20
11	certainly simulated fairly early in the design as	02:20
12	it was built.	02:20
13	Q. What shader subsystem are you	02:20
14	referring to?	02:20
15	A. I'm talking about the shader and	02:20
16	sequencer blocks. Oftentimes we would simulate a	02:21
1.7	block by putting it into an environment where it	02:21
18	would be passed vectors into the block and out of	02:21
19	the block.	02:21
20	Q. What RTL simulator program did you	02:21
21	use when simulating the R400 RTL?	02:21
22	A. I don't recall. I seem to remember	02:21
23	one from Mentor Graphics, but it has been too	02:21
24	long, and I've used too many different ones for	02:21
25	me to say for sure.	02:21

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 127 of 213 AMDLG0214966 AMD1318_0158081 CX-1950C.0127

		Page 128
1	Q. Was an RTL simulator a software	02:22
2	program?	02:22
3	MR. FAHRENKROG: Object to the form.	02:22
ą	A. It generally is. There are hardware	02:22
3	simulators as well.	02:22
6	Q. Which simulator was used on the R400	02:22
7	RTL?	02:22
8	A. Well, we definitely used a software	02:22
9	program. We might have used a hardware program	02:22
10	as well a hardware system as well.	02:22
11	Q. When using a software RTL simulator	02:22
12	program, does it configure the hardware on the	02:22
13	computer to perform graphics operations?	02:22
14	MR. FAHRENKROG: Object to the form.	02:22
15	Vague.	02:22
16	A. I don't know what you mean by	02:22
17	"configure the hardware"? It runs software,	02:22
18	software code that simulates the RTL.	02:23
19	Q. Does an RTL simulation allocate	02:23
20	actual register file space?	02:23
21	MR. FAHRENKROG: Object to the form.	02:23
22	MR. PAIGE: Join in the objection.	02:23
23	A. It allocates space in a structure	02:23
24	managed by the software that represents register	02:23
25	file space.	02:23

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 128 of 213 AMDLG0214967 AMD1318_0158082 CX-1950C.0128

		Page 129
1	Q. Does it actually allocate any	02:23
2	physical register space for a thread during the	02:23
3	RTL simulation?	02:23
ų.	MR. PAIGE: Vague and ambiguous.	02:23
3	MR. FAHRENKROG: Object to the form.	02:23
6	A. It will allocate space in a memory	02:23
7	structure. Whether you call that a register	02:24
8	file, I mean, it's a simulated register file.	02:24
9	It's simulated by having it just be in a	02:24
10	structure understood by the software code.	02:24
11	Q. Is the code attached to Exhibit B in	02:24
12	your declaration Exhibit 10 sufficient to perform	02:24
13	an RTL simulation with the entire integrated	02:24
14	circuit design of the R400?	02:24
15	MR. PAIGE: Object to the form.	02:24
16	MR. FAHRENKROG: Object to the form.	02:24
17	A. This is not a we're talking about	02:24
18	Exhibit 10, correct?	02:24
19	Q. Exhibit B to Exhibit 10, yes.	02:24
20	A. This code, this software simulator	02:24
21	code, does not simulate the RTL. It is it	02:25
22	simulates the functions of the RTL.	02 : 25
23	Q. Go towards the back. It's part of	02:25
24	the last 20 pages or so of Exhibit B, the chip	02:25
23	design code.	02:25

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 129 of 213 AMDLG0214968 AMD1318_0158083 CX-1950C.0129

		Page 130
1	A. I'm sorry. I'm sorry.	02:25
2	Q. It looks like it's after Page 93 of	02:25
3	Exhibit A.	02:25
ų	A. Okay. So this is the chip design	02:25
3	code for a portion of the SQ. I'm sorry, what	02:25
6	was the question?	02:25
7	Q. The code in Exhibit B	02:25
8	A. Yes.	02:26
9	Q that we're looking at	02:26
10	A. Yes.	02:26
11	Q is this sufficient to simulate	02:26
12	the entire integrated circuit chip design of the	02:26
13	R400?	02:26
14	MR. FAHRENKROG: Object to the form.	02:26
15	MR. PAIGE: Object to the form.	02:26
16	A. It will not simulate the entire R400.	02:26
17	It would simulate important aspects of the	02:26
18	unified shader.	02:26
19	Q. What other code would be needed to	02:26
20	perform an RTL simulation of the entire	02:26
21	integrated circuit design of the R400?	02:26
22	MR. FAHRENKROG: Object to the form.	02:26
23	Overly broad.	02:26
24	MR. PAIGE: Join in the objection.	02:26
25	A. You would need the entire RTL code	02:26

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 130 of 213 AMDLG0214969 AMD1318_0158084 CX-1950C.0130

		Page 131
1	for the R400. This is not all the code in the	02:26
2	R400.	02:26
3	Q. If you move on to the small stack of	02:26
ą	documents to your right in yellow.	02:27
\$	MR. FAHRENKROG: Objection to the	02:27
6	characterization as small. I understand it was	02:27
7	in gest.	02:27
8	Q. Exhibit 13 in front of you is AMD	02:28
9	confidential source code, Bates label	02:28
10	AMD932SC000001 through 2110.	02:28
11	Have you viewed these source code	02:28
12	files before?	02:28
13	MR. CHATTERJEE: Let the record	02:28
14	reflect a big, heavy sigh.	02:28
15	A. It is possible I've viewed some of	02:28
16	them before. I'm quite sure I haven't viewed	02:28
17	them in their entirety.	02:28
18	Q. Let me specify. Have you viewed this	02:29
19	printed stack of source code before?	02:29
20	A. No.	02:29
21	Q. Do you know whether the source code	02:29
22	printed in front of you between the Bates ranges	02:29
23	1 and 2110, represents the entirety of the R400	02:29
24	RTL code?	02:29
25	A. I do not, no.	02:29

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 131 of 213 AMDLG0214970 AMD1318_0158085 CX-1950C.0131

1Q. What would you have to do to make02:292that determination?02:293A. I would have to compare this code02:294with all the modules that we use to produce the02:295 or to simulate the R400.02:296Q. If you go to the page Bates labeled02:297319 through 338. Let me know when you have it.02:309Q. 319 to 338 is a directory of all the02:3010source code files that Respondents had printed02:3011off the AMD source code computers that's sitting02:3012in the small stack of papers in front of you.02:3014Q. If you looked through this directory02:3015listing of the files that were printed, would you02:3016be able to determine if it represents the02:3017complete R400 RTL code?02:3018A. I'm not sure that I'd be able to02:3019attest to that myself. I think what I would02:3019attest to that myself. I think what I would02:3120probably need is the build script that is used02:3121for building R400 and check the reference of02:3122these against that build script.02:3123I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:3125you're asking for my personal knowledge, I02:31			Page 132
3A. I would have to compare this code02:294with all the modules that we use to produce the02:295 or to simulate the R400.02:296Q. If you go to the page Bates labeled02:297319 through 338. Let me know when you have it.02:298A. Okay.02:309Q. 319 to 338 is a directory of all the02:3010source code files that Respondents had printed02:3011off the AMD source code computers that's sitting02:3012in the small stack of papers in front of you.02:3013A. Yes.02:3014Q. If you looked through this directory02:3015listing of the files that were printed, would you02:3016be able to determine if it represents the02:3019attest to that myself. I think what I would02:3020probably need is the build script that is used02:3121for building R400 and check the reference of02:3122I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	1	Q. What would you have to do to make	02:29
4with all the modules that we use to produce the02:295 or to simulate the R400.02:296Q. If you go to the page Bates labeled02:297319 through 338. Let me know when you have it.02:298A. Okay.02:309Q. 319 to 338 is a directory of all the02:3010source code files that Respondents had printed02:3011off the AMD source code computers that's sitting02:3012in the small stack of papers in front of you.02:3013A. Yes.02:3014Q. If you looked through this directory02:3015listing of the files that were printed, would you02:3016be able to determine if it represents the02:3017complete R400 RTL code?02:3018A. I'm not sure that I'd be able to02:3019attest to that myself. I think what I would02:3020probably need is the build script that is used02:3121for building R400 and check the reference of02:3122these against that build script.02:3123I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	2	that determination?	02:29
5 or to simulate the R400.02:296Q. If you go to the page Bates labeled02:297319 through 338. Let me know when you have it.02:309Q. 319 to 338 is a directory of all the02:309Q. 319 to 338 is a directory of all the02:3010source code files that Respondents had printed02:3011off the AMD source code computers that's sitting02:3012in the small stack of papers in front of you.02:3013A. Yes.02:3014Q. If you looked through this directory02:3015listing of the files that were printed, would you02:3016be able to determine if it represents the02:3017complete R400 RTL code?02:3018A. I'm not sure that I'd be able to02:3020probably need is the build script that is used02:3121for building R400 and check the reference of02:3122these against that build script.02:3123I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	3	A. I would have to compare this code	02:29
6Q. If you go to the page Bates labeled02:297319 through 338. Let me know when you have it.02:298A. Okay.02:309Q. 319 to 338 is a directory of all the02:3010source code files that Respondents had printed02:3011off the AMD source code computers that's sitting02:3012in the small stack of papers in front of you.02:3013A. Yes.02:3014Q. If you looked through this directory02:3015listing of the files that were printed, would you02:3016be able to determine if it represents the02:3017complete R400 RTL code?02:3018A. I'm not sure that I'd be able to02:3019attest to that myself. I think what I would02:3120probably need is the build script that is used02:3121for building R400 and check the reference of02:3122these against that build script.02:3123I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	ą	with all the modules that we use to produce the	02:29
7319 through 338. Let me know when you have it.02:298A. Okay.02:309Q. 319 to 338 is a directory of all the02:3010source code files that Respondents had printed02:3011off the AMD source code computers that's sitting02:3012in the small stack of papers in front of you.02:3013A. Yes.02:3014Q. If you looked through this directory02:3015listing of the files that were printed, would you02:3016be able to determine if it represents the Occaso02:3019A. I'm not sure that I'd be able to02:3019attest to that myself. I think what I would oprobably need is the build script that is used Occasi02:3121for building R400 and check the reference of opcasi02:3123I mean, I'm perfectly willing to believe you that these are all the ones. But if02:31	\$	or to simulate the R400.	02:29
Bit thinking used is not not then job indictifyDefinition3A. Okay.02:309Q. 319 to 338 is a directory of all the02:3010source code files that Respondents had printed02:3011off the AMD source code computers that's sitting02:3012in the small stack of papers in front of you.02:3013A. Yes.02:3014Q. If you looked through this directory02:3015listing of the files that were printed, would you02:3016be able to determine if it represents the02:3017complete R400 RTL code?02:3018A. I'm not sure that I'd be able to02:3019attest to that myself. I think what I would02:3020probably need is the build script that is used02:3121I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	6	Q. If you go to the page Bates labeled	02:29
9Q. 319 to 338 is a directory of all the02:3010source code files that Respondents had printed02:3011off the AMD source code computers that's sitting02:3012in the small stack of papers in front of you.02:3013A. Yes.02:3014Q. If you looked through this directory02:3015listing of the files that were printed, would you02:3016be able to determine if it represents the02:3017complete R400 RTL code?02:3018A. I'm not sure that I'd be able to02:3019attest to that myself. I think what I would02:3120probably need is the build script that is used02:3121for building R400 and check the reference of02:3122I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	7	319 through 338. Let me know when you have it.	02:29
10source code files that Respondents had printed02:3011off the AMD source code computers that's sitting02:3012in the small stack of papers in front of you.02:3013A. Yes.02:3014Q. If you looked through this directory02:3015listing of the files that were printed, would you02:3016be able to determine if it represents the02:3017complete R400 RTL code?02:3018A. I'm not sure that I'd be able to02:3019attest to that myself. I think what I would02:3120probably need is the build script that is used02:3121for building R400 and check the reference of02:3122I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	8	A. Okay.	02:30
11off the AMD source code computers that's sitting02:3012in the small stack of papers in front of you.02:3013A. Yes.02:3014Q. If you looked through this directory02:3015listing of the files that were printed, would you02:3016be able to determine if it represents the02:3017complete R400 RTL code?02:3018A. I'm not sure that I'd be able to02:3019attest to that myself. I think what I would02:3120probably need is the build script that is used02:3121for building R400 and check the reference of02:3123I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	9	Q. 319 to 338 is a directory of all the	02:30
12in the small stack of papers in front of you.02:3013A. Yes.02:3014Q. If you looked through this directory02:3015listing of the files that were printed, would you02:3016be able to determine if it represents the02:3017complete R400 RTL code?02:3018A. I'm not sure that I'd be able to02:3019attest to that myself. I think what I would02:3020probably need is the build script that is used02:3121for building R400 and check the reference of02:3122I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	10	source code files that Respondents had printed	02:30
13A. Yes.02:3014Q. If you looked through this directory02:3015listing of the files that were printed, would you02:3016be able to determine if it represents the02:3017complete R400 RTL code?02:3018A. I'm not sure that I'd be able to02:3019attest to that myself. I think what I would02:3020probably need is the build script that is used02:3121for building R400 and check the reference of02:3122I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	11	off the AMD source code computers that's sitting	02:30
14Q. If you looked through this directory02:3015listing of the files that were printed, would you02:3016be able to determine if it represents the02:3017complete R400 RTL code?02:3018A. I'm not sure that I'd be able to02:3019attest to that myself. I think what I would02:3020probably need is the build script that is used02:3121for building R400 and check the reference of02:3122these against that build script.02:3123I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	12	in the small stack of papers in front of you.	02:30
15listing of the files that were printed, would you02:3016be able to determine if it represents the02:3017complete R400 RTL code?02:3018A. I'm not sure that I'd be able to02:3019attest to that myself. I think what I would02:3020probably need is the build script that is used02:3121for building R400 and check the reference of02:3122these against that build script.02:3123I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	13	A. Yes.	02:30
16be able to determine if it represents the02:3017complete R400 RTL code?02:3018A. I'm not sure that I'd be able to02:3019attest to that myself. I think what I would02:3020probably need is the build script that is used02:3121for building R400 and check the reference of02:3122these against that build script.02:3123I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	14	Q. If you looked through this directory	02:30
17complete R400 RTL code?02:3018A. I'm not sure that I'd be able to02:3019attest to that myself. I think what I would02:3020probably need is the build script that is used02:3121for building R400 and check the reference of02:3122these against that build script.02:3123I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	15	listing of the files that were printed, would you	02:30
18A. I'm not sure that I'd be able to02:3019attest to that myself. I think what I would02:3020probably need is the build script that is used02:3121for building R400 and check the reference of02:3122these against that build script.02:3123I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	16	be able to determine if it represents the	02:30
19attest to that myself. I think what I would02:3020probably need is the build script that is used02:3121for building R400 and check the reference of02:3122these against that build script.02:3123I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	17	complete R400 RTL code?	02:30
 probably need is the build script that is used probably need is the build script that is used for building R400 and check the reference of these against that build script. I mean, I'm perfectly willing to believe you that these are all the ones. But if 02:31 	18	A. I'm not sure that I'd be able to	02:30
21for building R400 and check the reference of02:3122these against that build script.02:3123I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	19	attest to that myself. I think what I would	02:30
22these against that build script.02:3123I mean, I'm perfectly willing to02:3124believe you that these are all the ones. But if02:31	20	probably need is the build script that is used	02:31
 I mean, I'm perfectly willing to believe you that these are all the ones. But if 02:31 	21	for building R400 and check the reference of	02:31
²⁴ believe you that these are all the ones. But if 02:31	22	these against that build script.	02:31
	23	I mean, I'm perfectly willing to	02:31
25 you're asking for my personal knowledge, I 02:31	24	believe you that these are all the ones. But if	02:31
	25	you're asking for my personal knowledge, I	02:31

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 132 of 213 AMDLG0214971 AMD1318_0158086 CX-1950C.0132

		Page 133
1	certainly don't have all of those all the	02:31
2	blocks involved committed to memory.	02:31
3	MR. PAIGE: Your representation is	02:31
ą	that this block is what Respondents had printed	02:31
\$	from the source code?	02:31
6	MR. HIGGINS: Yes.	02:31
7	MR. PAIGE: Okay. I believe up to	02:31
8	Bates range 1450. 1451 through 2110 was a	02:32
9	separate production.	02:32
10	Q. What is the build script for the R400	02:32
11	RTL?	02:32
12	A. So when you wanted to it's a	02:32
13	mechanism for running simulation that would grab	02:32
14	all the particular files involved in the	02:32
15	simulation.	02:32
16	Q. Did a build script for the R400	02:32
17	exist?	02:32
18	A. I believe that's how we did it, yeah,	02 : 32
19	that there was a script or an execution.	02:32
20	Q. When was the build script for the	02:33
21	R400 created?	02:33
22	A. Well, it evolved with the R400 as	02:33
23	modules were added. There would be various	02:33
24	versions of it. So it would evolve with the	02:33
25	R400.	02:33

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 133 of 213 AMDLG0214972 AMD1318_0158087 CX-1950C.0133

		Page 134
1	Q. Was there a build script for the R400	02:33
2	that related to the complete integrated circuit	02:33
3	chip design for the R400?	02:33
4	MR. FAHRENKROG: Object to the form.	02:33
5	MR. PAIGE: Object to the form.	02:33
6	A. I believe so. I cannot answer for	02:33
7	sure. I don't see why there wouldn't be.	02:33
8	Q. When would the build script have been	02:33
9	created?	02:33
10	A. Again, it would have I mean, you	02:33
11	know, things would evolve. So as you add blocks,	02:33
12	they get added to the build script.	02:33
13	You would also use it, for instance,	02:33
14	you might use a version of one if you wanted some	02:33
15	of the blocks from RTL, and then use other blocks	02:33
16	modeled from the C model.	02:34
17	Q. When was the last block added to the	02:34
18	R400 design?	02:34
19	MR. PAIGE: Object to the form.	02:34
20	A. I don't know. I'd have to look on	02:34
21	the check-ins to see when that happened prior to	02:34
22	the conversion to the R500.	02:34
23	Q. Were blocks added to R500?	02:34
24	A. I expect that there may that there	02:34
25	were blocks added to R500. For instance, as we	02:34

TSG Reporting - Worldwide - 877-702-9580

		Page 135
1	added the vertex cache, that would be a block	02:34
2	that would be added.	02:34
3	Q. If you look at the code in Bates	02:34
4	range 1 through 64.	02:35
3	A. I'm sorry, did you say 1 through 64?	02:35
6	Q. 1 through 64.	02:35
7	A. Okay. This is the clause.arb.	02:35
8	Q. If you see at the top in the file	02:35
9	directory, it has the date March 27, 2002?	02:36
10	A. Yes.	02:36
11	Q. It's the same date through all 64	02:36
12	pages.	02:36
13	A. Okay.	02:36
14	MR. PAIGE: Are you asking or	02:36
15	representing that?	02:36
16	MR. HIGGINS: It's kind of a little	02:36
17	of both. Let's go back.	02:36
18	Q. Is all of the code in Bates ranges l	02:36
19	to 64 labeled with the date March 27, 2002?	02:36
20	MR. PAIGE: The document speaks for	02:36
21	itself. He can look at the 64 pages if you want	02:36
22	him to.	02:36
23	A. Yes.	02:37
24	Q. Does this collection of code, Bates	02:37
25	ranges 1 to 64, represent the entirety of the RTL	02:38

TSG Reporting - Worldwide - 877-702-9580

		Page 136
1	code for the sequencer of the R400 as of March	02:38
2	27, 2002?	02:38
3	A. I can't be 100 percent certain, but	02:38
ą.	it appears most of the functionality is here.	02:39
9	Q. Are you aware of any modules of RTL	02:39
6	code for the R400 sequencer that are not in Bates	02:39
7	ranges 1 to 64?	02:39
8	A. I'm not aware of any.	02:39
9	Q. If you go to Bates ranges 65 through	02:39
10	278.	02:40
11	A. All right.	02:40
12	Q. The second part, Bates ranges 339	02:40
13	through 537.	02:40
14	A. I'm sorry, what am I looking for?	02:41
15	Q. 339 through 537. Do these two ranges	02:41
16	of code represent the entirety of R400 sequencer	02:41
17	RTL code as of May 29, 2002?	02:41
18	A. I'm just not going to be able to give	02:41
19	you a definitive answer. I would have to, again,	02:42
20	look to see how the SQ was built in that time	02:42
21	frame. I'm not familiar enough with the	02:42
22	internals of the RTL code of the SQ, especially	02:42
23	after 13 years, to tell you whether these are all	02:42
24	of the codes.	02:42
25	They certainly do have a lot of the	02:42

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 136 of 213 AMDLG0214975 AMD1318_0158090 CX-1950C.0136

		Page 137
1	modules that I'm familiar with.	02:42
2	Q. Did you do any investigation prior to	02:42
3	today's deposition to determine whether the RTL	02:42
4	code produced by AMD is the complete set of RTL	02:42
5	code for the R400?	02:42
6	A. I did not.	02:42
7	Q. Did you understand that you had an	02:42
8	obligation to be familiar with the documents	02:43
9	produced by AMD and to testify on those today?	02:43
10	MR. FAHRENKROG: Object to the form.	02:43
11	A. I understood that I had an obligation	02:43
12	to represent AMD.	02:43
13	Q. But you did not perform any	02:43
14	investigation as to the RTL code that AMD	02:43
15	produced; is that correct?	02:43
16	MR. FAHRENKROG: Object to the form.	02:43
1.7	MR. PAIGE: Misstates prior	02:43
18	testimony.	02:43
19	A. I did look over some ATI-produced RTL	02:43
20	code. I did not look over every piece of ATI RTL	02:43
21	code or assure that it represented the complete	02:43
22	SQ source.	02:43
23	Q. Which ATI-produced RTL code did you	02:43
24	review?	02:43
23	A. Well, I produced I certainly	02:43

TSG Reporting - Worldwide - 877-702-9580

		Page 138
1	looked at some of the code associated with those	02:44
2	patents that we looked at earlier.	02:44
3	Q. Did you look at any code that was not	02:44
ą	included in the declarations of Exhibits 9 and	02:44
3	10?	02:44
6	A. No, I did not.	02:44
7	Q. So prior to today's deposition, did	02:44
8	you review any source code produced by AMD in	02:44
9	this investigation?	02:44
10	MR. PAIGE: Vague and ambiguous.	02:44
11	A. No, I did not produce I did not	02:44
12	look at the ATI source code that was represented	02:44
13	in these	02:44
14	Q. Who wrote the RTL source code for the	02:44
15	sequencer module, the R400?	02:44
16	A. I believe it was Laurent Lefebvre,	02:44
17	but I couldn't say for sure that Laurent was the	02:45
18	only author.	02:45
19	Q. Who else wrote RTL code for the R400?	02:45
20	MR. FAHRENKROG: Object to the form.	02:45
21	A. For the R400? There was a large team	02:45
22	of people working on the source code for the	02:45
23	R400. I could only, you know, come up with a	02:45
24	handful of names.	02:45
25	Q. What are the names you can come up	02:45

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 138 of 213 AMDLG0214977 AMD1318_0158092 CX-1950C.0138

		Page 139
1	with?	02:45
2	A. I remember Jay Wilkinson working on	02:45
3	the render back end. Andi Skende working on the	02:45
ą	shader system. Jocelyn Houle working on the	02:45
5	texture pipe. That's all that comes to mind now.	02:46
6	Q. Which portions of the RTL code did	02:46
7	you write?	02:46
8	A. I rewrote some of the shader code.	02:46
9	But other than that, I didn't write any RTL code	02:46
10	in the R400.	02:46
11	Q. When did you rewrite some of the	02:46
12	shader code?	02:46
13	A. I couldn't give you an exact date,	02:46
14	but it was during some of the Xenos development	02:46
15	effort.	02:46
16	Q. Why did you rewrite some of the	02:46
17	shader code during the Xenos development?	02:46
18	A. We were trying to save area. It was	02:46
19	not functionally different.	02:46
20	Q. Which modules of RTL code did you	02:46
21	rewrite during the Xenos development?	02:47
22	A. I don't remember the names of the	02:47
23	modules, but it would be the shader pipe itself,	02:47
24	the data path.	02:47
25	Q. What about the data path of the	02:47

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 139 of 213 AMDLG0214978 AMD1318_0158093 CX-1950C.0139

		Page 140
1	shader pipe did you rewrite?	02:47
2	A. The adder and the normalizer logic.	02:47
3	Q. Why did you rewrite those two	02:47
4	modules?	02:47
5	A. We were just we would compile them	02:47
6	and try to see where the timing was tight. The	02:47
7	idea is if you can reduce the timing, you can	02:47
8	reduce the area.	02:47
9	Q. So if we were to walk through the	02:47
10	rest of the RTL code that's sitting here as	02:48
11	grouped by date, would you be able to tell me if	02:48
12	any of those groups of RTL code represent the	02:48
13	complete code for the sequencer in the R400?	02:48
14	MR. FAHRENKROG: Object to the form.	02:48
15	Overly broad.	02:48
16	A. I wouldn't be able to say whether	02:48
17	there was a missing module or not without having	02:48
18	a list of modules, you know, based on the script	02:48
19	that was used to compile the simulation.	02:48
20	Q. Does AMD did AMD keep a record of	02:48
21	all the simulations performed on the RTL of the	02:48
22	R400?	02:49
23	A. I don't think we kept a record of all	02:49
24	the simulations performed. I know that we	02:49
23	certainly kept a record of tests, whether a test	02:49

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 140 of 213 AMDLG0214979 AMD1318_0158094 CX-1950C.0140

		Page 141
1	was passing or not passing, at any given time.	02:49
2	Whether that still exists, I think we	02:49
3	would have to go into the go into AMD's files	02:49
ą	to really know.	02:49
3	Q. Did an RTL simulation performed on	02:49
6	the entire integrated circuit design of the R400	02:49
7	ever pass the simulation test?	02:49
8	MR. FAHRENKROG: Object to the form.	02:49
9	MR. PAIGE: Vague and ambiguous.	02:49
10	A. I can't answer definitively. I	02:49
11	expect that it did, but, you know, we had lots of	02:49
12	tests, and I'm sure that some of them passed.	02:50
13	But I can't, sitting here without reference, say	02:50
14	that an entire chip silicon with all the modules	02:50
15	being RTL as opposed to the C simulator.	02:50
16	I would have to go back and really	02:50
17	see what we could dig up as to what the state of	02:50
18	the chip was at any given date.	02:50
19	Q. If an RTL simulation performed on an	02:50
20	entire chip silicon with all the modules as RTL	02:50
21	passes the test, what is the usual next step in	02:50
22	the development process?	02:50
23	MR. FAHRENKROG: Object to the form.	02:50
24	MR. PAIGE: Object to the form.	02:50
23	A. Well, you have a lot of tests, and	02:50

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 141 of 213 AMDLG0214980 AMD1318_0158095 CX-1950C.0141

		Page 142
1	you have both directed tests and you have random	02:51
2	tests. So a lot of times, you know, we would	02:51
3	focus on getting the random test passing, and	02:51
ą	then you would try to get sorry, you would try	02:51
5	to get the directed test passing, because it	02:51
6	would be easier to debug, and then you would run	02:51
7	the random tests.	02:51
8	And only when you got to a suitable	02:51
9	level of time where, you know, you weren't seeing	02:51
10	bugs or the bugs you were seeing were ones you	02:51
11	really didn't care about would you say, okay,	02:51
12	well I guess we can tape it out.	02:51
13	Q. Was that point ever reached during	02:51
14	the development of the R400?	02:51
15	A. No. We never got enough of the test	02:51
16	passing in all the blocks to be able to tape out	02:51
17	the R400.	02:52
18	Q. Go to Bates range 1451 through 1694.	02:52
19	A. Wait a second. Let me just make sure	02:52
20	that I'm this is 278. Okay. I'm sorry, I	02:52
21	need the numbers again.	02:52
22	Q. 1451.	02:52
23	A. Okay. Through?	02:52
24	Q. 1694. Let me know when you have it	02:52
25	in front of you.	02:53

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 142 of 213 AMDLG0214981 AMD1318_0158096 CX-1950C.0142

		Page 143
1	A. I'm just trying to get a little more	02:53
2	organized here. All right. 1451.	02:53
3	Q. At the top of the page in the	02:53
4	directory it says "R400_sp_snapshots." Do you	02:53
5	see that?	02:54
6	A. Yes.	02:54
7	Q. What does that represent?	02:54
8	A. The R400 snapshots within the source	02:54
9	code? I don't know. I'd have to I'm not sure	02:54
10	how I could find out. I presume this was	02:54
11	represents times when a backup was made and dated	02:54
12	and perhaps kept in a more secure space.	02:54
13	Q. What does snapshot refer to?	02:54
14	A. With a view of the database as it	02:54
15	existed at the time.	02:54
16	Q. Is it a view of the complete SP	02:54
17	database as it existed on March 27, 2002?	02:54
18	MR. FAHRENKROG: Object to the form.	02:54
19	MR. PAIGE: Lack of foundation.	02:54
20	A. I don't know, but that would be my	02:54
21	assumption.	02:54
22	Q. What is SP?	02:54
23	A. Shader pipe.	02:54
24	Q. Similar to the sequencer code that we	02:55
23	were just referring to, if we walked through this	02:55

TSG Reporting - Worldwide - 877-702-9580

		Page 144
1	code in groups by dates, would you be able to	02:55
2	determine whether this is the complete set of RTL	02:55
3	code for the R400 shader processor?	02:55
ą	A. No, I could not tell you that it was	02 : 55
3	the complete set without reference to the scripts	02:55
6	that were used to build it.	02:55
7	Q. Was RTL code ever created for the	02 : 55
8	R400 primitive assembly?	02:55
9	A. I believe that it was, but I cannot	02:55
10	say for sure.	02:56
11	Q. Was any RTL code ever created for the	02:56
12	R400 scan converter?	02:56
13	A. Yes, I'm sure that that was I'd	02:56
14	like to look at what tests were running to say	02 : 56
15	absolutely for sure, but I believe that, yes,	02:56
16	there was scan converter code.	02:56
17	Q. Was the RTL code for sequencer module	02:56
18	ever integrated with the RTL code for the SP	02 : 56
19	module?	02:56
20	A. Again, I'd like to see what tests we	02 : 56
21	run, but I'm pretty sure the answer is yes.	02:57
22	Q. When was the RTL code for the	02:57
23	sequencing and shader processor modules	02:57
24	integrated?	02:57
25	A. Again, it would have to have been	02:57

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 144 of 213 AMDLG0214983 AMD1318_0158098 CX-1950C.0144

		Page 145
1	prior to the end of 2002 certainly, and, you	02:57
2	know, perhaps even before the end of 2001.	02:57
3	Q. What does it mean for the sequencer	02:57
ą	code to be integrated with the shader processor?	02:57
\$	MR. FAHRENKROG: Object to the form.	02:57
6	A. We were able to run a simulation	02:57
7	where both of those are RTL simulators and they	02:58
8	are talking to one another.	02:58
9	Q. In order for an RTL simulation to be	02:58
10	run, have the sequencer and the SP talking to	02:58
11	each other, would that mean that the inputs into	02:58
12	the shader processor and the outputs of the	02:58
13	sequencer to the shader processor would have to	02:58
14	match up?	02 : 58
15	MR. FAHRENKROG: Object to the form.	02:58
16	MR. PAIGE: Join in the objection.	02:58
1.7	A. Yes. You would have to you would	02:58
18	be driving the inputs of one with the outputs of	02:58
19	the other.	02 : 58
20	Q. What would happen if an RTL	02:58
21	simulation was run and the inputs and outputs of	02:58
22	the sequencer and shader processor did not	02:58
23	correctly match up?	02:58
24	MR. PAIGE: Objection. Hypothetical.	02:58
23	A. It simply wouldn't run correctly.	02:58

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 146
1	You'd have unknowns on certain of the inputs,	02:59
2	which would propagate fairly quickly.	02:59
3	Q. Could you look at the bottom stack of	02:59
4	code that starts at 1695 and runs through the	02:59
3	entirety down to 2110.	02:59
6	A. Okay.	02:59
7	Q. What does this collection of code	02:59
8	relate to?	03:00
9	MR. FAHRENKROG: Objection to the	03:00
10	form.	03:00
11	MR. PAIGE: 500 pages of code, what	03:00
12	it relates to is being asked?	03:00
13	A. So at least that the first page is	03:00
14	related to the sequencer. It's the arbiter	03:00
15	within the sequencer.	03:00
16	Q. Is this RTL code?	03:00
17	MR. PAIGE: When you say this, do you	03:01
18	mean all 500 pages of RTL code or are you asking	03:01
19	some part of it?	03:01
20	A. Well, it appears to be a simulator	03:01
21	code.	03:01
22	Q. Does this code relate to an emulator	03:01 03:01 03:01 03:01 03:01 03:01 03:01
23	for the R400?	03:01
24	A. Yes.	03:01
25	Q. Sorry, I just want to be clear. Is	03:01

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 146 of 213 AMDLG0214985 AMD1318_0158100 CX-1950C.0146

		Page 147
1	this code for the emulator R400	03:02
2	A. Yes.	03:02
3	Q or for the simulator	03:02
ą.	A. Oh, okay. Well, we often call the	03:02
\$	emulator and simulator the same thing. But if	03:02
6	you mean the code that runs the RTL code, by	03:02
7	simulator if you mean the code that runs the	03:02
8	RTL code, no. This is not the code that runs the	03:02
9	RTL code. This is the C model emulator.	03:02
10	Q. Did a fully functional C model	03:02
11	emulator exist for the entire chip design of the	03:03
12	R400?	03:03
13	MR. FAHRENKROG: Object to the form.	03:03
14	A. I believe that it did, but I cannot	03:03
15	answer you 100 percent without doing some	03:03
16	additional research.	03:03
17	Certainly the emulator existed for	03:03
18	the shader system.	03:03
19	Q. The R400 emulator, did it operate in	03:03
20	a multithreaded environment or single-threaded	03:03
21	environment?	03:04
22	MR. PAIGE: Vague and ambiguous.	03:04
23	A. I couldn't answer you without doing	03:04
24	further research.	03:04
23	Q. Could the R400 emulator process two	03:04

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 147 of 213 AMDLG0214986 AMD1318_0158101 CX-1950C.0147

		Page 148
1	threads in parallel?	03:04
2	MR. FAHRENKROG: Object to the form.	03:04
3	MR. PAIGE: Join in the objection.	03:04
ą.	A. I can't answer you without doing	03:04
3	further research whether we did multithread the	03:04
6	emulator or not.	03:04
7	(Gruber Exhibit 14, Document	03:05
8	entitled "R400 Emulator Version 0.0 January 15,	03:05
9	2002," marked for identification)	03:05
10	Q. You have been handed what's been	03:05
11	marked as Exhibit 14, document entitled "R400	03:05
12	Emulator," dated January 15, 2002, Bates label	03:05
13	AMD-ITC-0019672 through 19678.	03:05
14	Have you seen this document before?	03:05
15	A. Not to my recollection.	03:05
16	Q. Is this the same R400 emulator that	03:05
1.7	we have just been discussing with respect to the	03:05
18	code?	03:05
19	MR. FAHRENKROG: Object to the form.	03:05
20	A. Yes.	03:05
21	Q. If you look on Page 4 of the	03:05
22	document, Bates number 19675, if you look at	03:05
23	point 3 under Section 2.	03:06
24	A. Okay.	03:06
25	Q. Does this refresh your recollection	03:06

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 148 of 213 AMDLG0214987 AMD1318_0158102 CX-1950C.0148

		Page 149
1	as to whether the emulator operated in a single	03:06
2	thread or multithread?	03:06
3	A. Well, my recollection was that it did	03:06
ą	run in a single thread. My uncertainty was based	03:06
3	on whether in a later revision of the emulator we	03:06
6	tried to multithread it to increase performance.	03:06
7	Q. Under point 1 in Section 2, what does	03:06
8	it mean by "The emulator contains no knowledge	03:06
9	about the parallelism used in the hardware"?	03:06
10	A. The emulator is a functional	03:06
11	emulator. It does not match the hardware cycle	03:06
12	by cycle. It does match the hardware as certain	03:06
13	checkpoints, generally block boundaries.	03:07
14	Q. I'm going to have you turn back to	03:07
15	Exhibit 8, and at the same time	03:08
16	A. Let me put things back together.	03:08
17	Q. Do you still have them in order or do	03:08
18	we need to take a break.	03:08
19	A. They're in order. I kept them in	03:08
20	order.	03:08
21	MR. FAHRENKROG: Very sophisticated.	03:08
22	MR. HIGGINS: That's impressive.	03:08
23	Q. So if you go to the section of code	03:08
24	with the date June 27, 2003. It's going to be in	03:08
23	Bates ranges 279 through 318.	03:08

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 149 of 213 AMDLG0214988 AMD1318_0158103 CX-1950C.0149

		Page 150
1	A. They're not in order. 279 to 318?	03:09
2	Q. Yes.	03:09
3	A. It's the 279 part that's missing.	03:09
ą	All right.	03:09
3	Q. 279 through 318; do you have that?	03:09
6	A. I do.	03:09
7	Q. The next sections why don't we go	03:09
8	off the record for a second.	03:10
9	VIDEOGRAPHER: The time is 3:10 p.m.	03:10
10	At this time we'll pause recording and go off the	03:10
11	record.	03:10
12	(Recess)	03:15
13	VIDEOGRAPHER: The time is 3:19 p.m.	03:19
14	At this time we're on the record. We are	03:19
15	recording.	03:19
16	BY MR. HIGGINS:	03:19
17	Q. If you pull out Exhibit 8, the R400	03:19
18	sequencer spec.	03:19
19	A. Okay.	03:19
20	Q. If you turn to Page 9 of the	03:19
21	document, Bates number 1555.	03:19
22	A. Yes.	03:20
23	Q. I'm going to be referring to this	03:20
24	figure	03:20
25	A. Okay.	03:20

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 150 of 213 AMDLG0214989 AMD1318_0158104 CX-1950C.0150

		Page 151
1	Q and if you turn to the source	03:20
2	code Page 303. It should be the module	03:20
3	sq_input_arb.v.	03:20
4	A. Did you say 303?	03:20
5	Q. Yes.	03:20
6	A. Okay.	03:20
7	Q. Does this module, the sq_input_arb,	03:20
8	correspond to the block labeled input arbiter on	03:20
9	the diagram Exhibit 8?	03:20
10	MR. FAHRENKROG: Object to the form.	03:20
11	MR. PAIGE: Object to the form.	03:20
1.2	A. No. No, it doesn't. The input	03:21
13	arbiter shown here is talking about input	03:21
14	arbitration to the reservation stations. This	03:21
15	particular module is arbitrating access to the	03:21
16	GPRs when there's data to be written. So these	03:21
17	are not the same.	03:21
18	Q. What RTL module corresponds to the	03:21
19	input arbiter shown on Page 9 of Exhibit 8?	03:21
20	MR. FAHRENKROG: Object to the form.	03:21
21	Are you asking about the RTL you've given him or	03:21
22	something else?	03:21
23	MR. PAIGE: Foundation.	03:21
24	MR. HIGGINS: RTL in general.	03:21
23	Q. What RTL module of the R400	03:21

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 151 of 213 AMDLG0214990 AMD1318_0158105 CX-1950C.0151

		Page 152
1	corresponds to the input arbiter shown on Page 9	03:21
2	of Exhibit 8?	03:22
3	MR. FAHRENKROG: Object to the form.	03:22
ą	MR. PAIGE: Assumes facts not in	03:22
\$	evidence.	03:22
6	A. It would take me a certain amount of	03:22
7	time. I don't know off the top of my head. I	03:22
8	could I could try and go through this, and see	03:22
9	if I can find it, but I do not know.	03:22
10	Q. Do you know the name of the unit or	03:23
11	component that performs the arbitration into	03:22
12	reservation stations?	03:22
13	MR. FAHRENKROG: Vague and ambiguous.	03:22
14	A. You're talking about the code	03:22
15	component; is that what you're saying? The name	03:22
16	of the module; is that what you're asking for?	03:22
1.7	Q. Either one at this point.	03:23
18	A. No, I don't. I don't you know, I	03:23
19	see it called input arbiter here, and that's	03 : 23
20	and I'm hoping it will be called that, although	03:23
21	it isn't this one; I can tell you that. Let me	03:23
22	see what this says.	03:23
23	The pages that you've pulled out	03:24
24	appear to be the sequencer let me know when	03:24
23	you want to go on to something else.	03:24

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 152 of 213 AMDLG0214991 AMD1318_0158106 CX-1950C.0152

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 153
1	Q. While we have these sections pulled	03:24
2	that you were just referring to, the one that	03:24
3	starts on 756, sq_pix_thread_buff.v.	03:24
4	A. You're talking about some other	03:24
5	section. 756. Okay.	03:24
6	Q. Does this module correspond to the	03:24
7	pixel reservation station?	03:25
8	MR. FAHRENKROG: Object to the form.	03:25
9	MR. PAIGE: Vague and ambiguous.	03:25
10	A. Pix thread buffer. Yes, I believe	03:25
11	that this corresponds to the pixel reservation	03:25
12	station.	03:25
13	Q. If you look at the last section of	03:25
14	code that you pulled out that begins Page 908,	03:25
15	sq_vtx_thread_buff, is this RTL module the vertex	03:25
16	reservation station?	03:25
17	MR. FAHRENKROG: Object to the form.	03:25
18	MR. PAIGE: Vague and ambiguous.	03:25
19	A. Yes, I think it is.	03:26
20	Q. From where do these two reservation	03:26
21	stations receive inputs from?	03:26
22	A. According to this, it's from the ISM,	03:26
23	which is probably the input state machine.	03:26
24	Q. What is the input state machine?	03:26
25	A. I don't know. I'm just reading from	03:26

TSG Reporting - Worldwide - 877-702-9580

		Page 154
1	the code. I don't think I was ever familiar in	03:26
2	that detail with the sequencer. I certainly	03:27
3	haven't remembered anything after the extent of	03:27
ą	time we're talking about.	03:27
3	I'm just looking for it here. So if	03:27
6	I can find it, I don't know if I can. I think I	03:27
7	have to analyze this code in fairly high detail	03:27
8	to really track it back.	03:27
9	Here is something called the input	03:27
10	state memory.	03:27
11	Q. What is the input state memory?	03:28
1.2	A. I'm just looking on Page 934. I	03:28
13	don't know. I'd be looking for the input data.	03:28
14	Let me look at the top level I mean, I think	03:28
15	the way I would do this is if I had this code on	03:28
16	a in a computer as opposed to printed out, is	03:28
17	that I would search, starting with the inputs,	03:28
18	and trace them through.	03:28
19	It's a lot harder based on paper to	03:28
20	really say how data gets into those buffers.	03:28
21	Q. Can you tell by looking at these two	03:28
22	reservation stations where they receive inputs	03:29
23	from?	03:29
24	MR. FAHRENKROG: Object to the form.	03:29
23	Vague.	03:29

TSG Reporting - Worldwide - 877-702-9580

	Page 155
A. Again, all I see is event and control	03:29
packet input, initial values for state and	03:29
status. It's from something called the ISM. So	03:29
it's hard to go backwards like that.	03:29
Q. Is the input from the ISM the only	03:30
input that the vertex and pixel reservation	03:30
stations receive?	03:30
A. No. It receives there are other	03:30
inputs here, where it's receiving control from	03:30
the vertex cache and from the texture cache, as	03:30
well as from the ALUs.	03:30
It also gets input from the execution	03:30
arbiters and the return data from the there	03:30
are a lot of inputs here. But those are more	03:30
once the thread is loaded.	03:31
Q. Do either of the pixel or vertex	03:31
reservation stations receive an input from an	03:31
input arbiter?	03:31
MR. FAHRENKROG: Vague and ambiguous.	03:31
A. I cannot tell from this source code	03:31
without further analysis whether this is an	03:31
arbiter whether this output comes from an	03:31
arbiter or not.	03:31
Obviously at one point there was an	03:31
input arbiter based on this picture of May, 2002.	03:31
	 status. It's from something called the ISM. So it's hard to go backwards like that. Q. Is the input from the ISM the only input that the vertex and pixel reservation stations receive? A. No. It receives there are other inputs here, where it's receiving control from the vertex cache and from the texture cache, as well as from the ALUS. It also gets input from the execution arbiters and the return data from the there are a lot of inputs here. But those are more once the thread is loaded. Q. Do either of the pixel or vertex reservation stations receive an input from an input arbiter? MR. FAHRENKROG: Vague and ambiguous. A. I cannot tell from this source code without further analysis whether this is an arbiter whether this output comes from an arbiter or not.

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 155 of 213 AMDLG0214994 AMD1318_0158109 CX-1950C.0155

		Page 156
1	So I expect the answer is, yes, that they do come	03:31
2	from an input arbiter.	03:31
3	And my recollection, which I cannot	03 : 31
ų.	attest to with 100 percent, is that vertices were	03:32
3	simply given priority on the input, but that was	03:32
6	just a temporary thing, and that there was	03:32
7	certainly a check to see whether space was	03:32
8	available in the GPRs.	03:32
9	Q. You say vertices were given priority	03:32
10	on the input. What input are you referring to?	03:32
11	A. I'm talking about I'm looking at	03:32
12	this picture here on that input arbiter. You	03:32
13	know, I'd have to go through this code in great	03:32
14	detail to find where that arbitration is done.	03:32
15	Q. The vertex reservation station, for	03:33
16	example	03:33
17	A. Yos.	03 : 33
18	Q Page 908.	03:33
19	A. Okay.	03 : 33
20	Q. How many inputs are there to the	03:33
21	vertex reservation station?	03:33
22	A. Again, there are all of these signals	03:33
23	listed as inputs. I mean, some of these are	03:33
24	outputs as well.	03:33
25	Q. Are you referring to lines 241	03:33

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 156 of 213 AMDLG0214995 AMD1318_0158110 CX-1950C.0156

		Page 157
1	through 419?	03:34
2	A. Here are some inputs. I was actually	03:34
3	just looking at the wire definitions in the	03:34
4	inputs here.	03:34
5	So there are the parameters. Yeah,	03:34
6	so if you look here, there's all of those test	03:34
7	inputs. Then these ISM inputs, those are the	03:34
8	input state machines that I'm talking about.	03:34
9	But there are a whole bunch of other	03:34
10	inputs as well that I think are not part of	03:34
11	loading the thread, but just part of having a	03:34
1.2	thread in the buffer as it executes, and it gets	03:34
13	updated.	03:35
14	Q. Other than the inputs on lines 262	03:35
15	through 268, that begin with ISM, are there any	03:35
16	other inputs that relate to loading a thread in	03:35
17	the buffers?	03:35
18	A. I don't believe so. I think those	03:35
19	are the inputs.	03 : 35
20	Q. Do the ISM let me start over.	03:35
21	Lines 262 to 268, within those ISM modules, do	03:35
22	any of those contain a priority for vertices over	03:35
23	pixels?	03:35
24	MR. FAHRENKROG: Object to the form.	03:35
25	MR. PAIGE: Objection. Vague and	03:35

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 158
1	ambiguous.	03:35
2	A. These things would be after any	03:35
3	priority in code, priority selection or priority	03:35
4	arbitration would be done. So this would be the	03:35
\$	output of an arbiter.	03:36
6	Q. Is the ISM the arbiter?	03:36
7	A. The ISM might be the arbiter. I'd	03:36
8	have to look at the ISM block, if there is a	03:36
9	block labeled ISM.	03:36
10	Q. Do you know if there's a module	03:36
11	labeled or titled ISM	03:36
12	A. I don't know. That's why I would	03:36
13	have to analyze the code to figure out.	03:36
14	I mean, what I would do is I would	03:36
15	take these ISM wires, these inputs, and trace	03:36
16	them back to see what module produces them.	03:36
17	Q. If you look at pages 319 through 338.	03:36
18	A. Hang on.	03 : 36
19	Q. It's the directory of code we were	03:36
20	looking at earlier.	03:36
21	A. Did you say 309?	03:37
22	Q. 319 through 338.	03:37
23	A. Okay. 319 through 338.	03:37
24	Q. Let me when you get it.	03:37
25	A. I'm there.	03:37

TSG Reporting - Worldwide - 877-702-9580

		Page 159
1	MR. PAIGE: Just to be clear, your	03:37
2	representation is what Respondents printed off on	03:37
3	the computer and not everything found on the	03:37
4	computer, correct?	03:37
3	MR. HIGGINS: Yes, this represents	03:37
6	the prints that Respondents made up through Bates	03:37
7	number 1450.	03:37
8	MR. PAIGE: So it's not on the	03:37
9	computer; you're not saying that?	03:37
10	MR. HIGGINS: No. This is just the	03:37
11	actually, this is everything that's on the	03:37
1.2	computer. This is not what was printed. This is	03:37
13	everything that's on the computer. This is the	03:37
14	directory listing of what's on the computer.	03:37
15	MR. PAIGE: Okay. So what you said	03:38
16	before about Respondents printed is incorrect?	03:38
17	MR. HIGGINS: Respondents printed	03:38
18	from this collection of code in the computer.	03:38
19	This is a collection of code for the sequencer	03:38
20	that is on the computer.	03:38
21	MR. PAIGE: Okay. So what you're	03:38
22	saying is this is everything on the computer.	03:38
23	The stuff we have been looking at here and here	03:38
24	and here, this stuff that comes from the	03:38
25	computer, but is not necessarily everything on	03:38

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 159 of 213 AMDLG0214998 AMD1318_0158113 CX-1950C.0159

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 160
1	the computer?	03:38
2	MR. HIGGINS: Yes. The stuff we have	03:38
3	been looking at is what Respondents chose to	03:38
4	print.	03:38
3	MR. PAIGE: Okay.	03:38
6	Q. Mr. Gruber, in this directory listing	03:38
7	of RTL code for the sequencer, where is the IMS?	03:38
8	A. ISM.	03:38
9	Q. ISM.	03:38
10	MR. FAHRENKROG: Object to the form.	03:38
11	MR. PAIGE: Join in the objection.	03:38
1.2	A. I'm looking.	03:38
13	MR. FAHRENKROG: I'd also like to	03:39
14	state a general objection with respect to the	03:39
15	questions that ask him to search through the	03:39
16	source code. I think that's outside the scope of	03:39
17	the subpoena on AMD to know every line of the	03:39
18	source code set which has been set in front of	03:39
19	him, which is over 2,000 pages or however many	03:39
20	modules listed in this directory.	03:39
21	So I think you've had a lot of	03:39
22	latitude with that questioning, but I do think	03:39
23	it's outside the scope.	03:39
24	MR. HIGGINS: Well, we would	03:39
23	disagree.	03:39

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 160 of 213 AMDLG0214999 AMD1318_0158114 CX-1950C.0160

		Page 161
1	A. I do see one module called sq_pism.v.	03:39
2	and another module called sq_vism.v. That would	03:39
3	be my guess is where those things are.	03:40
ą	Q. Where are you referring to?	03:40
3	A. I'm on Page 323 and 324.	03:40
6	Q. You said 324? Do you know what	03:40
7	sq_pism refers to?	03:40
8	A. My guess is pixel input state	03:40
9	machine, and "v" is vertex input state machine.	03:40
10	As I said, I really never had strong familiarity	03:40
11	with the details of this code as opposed to the	03:41
12	functionality of it.	03:41
13	Q. Is sq_pism and sq_vism two separate	03:41
14	input arbiters?	03:41
15	MR. FAHRENKROG: Object to the form.	03:41
16	A. I don't know.	03:41
17	Q. If you go to Page 439. Pull out 439	03:41
18	through 537. In the module sq_pism, is there an	03:41
19	output labeled ism_rts?	03:42
20	A. I'm sorry, what are you looking for?	03:42
21	Q. The ISM outputs we were talking	03:42
22	about. Does the pism module receive	03:42
23	A. I'm looking. I don't actually see	03:43
24	them here.	03:43
25	Q. Does the pism include any arbitration	03:43

TSG Reporting - Worldwide - 877-702-9580

		Page 162
1	method between pixels and vertices?	03:44
2	MR. FAHRENKROG: Object to the form.	03:44
3	MR. PAIGE: Vague and ambiguous.	03:44
ų.	A. All I can say is I don't see any	03:44
8	arbitration between pixels and vertices in this.	03:44
6	Q. Would the pixel input state machine	03:44
7	receive vertices as an input?	03:44
8	A. I don't see any vertices received as	03:44
9	an input.	03:44
10	Q. Would the vertex input state machine	03:44
11	receive pixels as an input?	03:44
12	MR. FAHRENKROG: Objection.	03:44
13	Foundation.	03:44
14	A. I'd have to see that code.	03:44
15	Q. It's on Page 530.	03:44
16	A. I don't see any pixel-related input	03:45
17	into the vism.	03:45
18	Q. If the vism doesn't receive pixel	03:45
19	input, can it arbitrate between vertices and	03:46
20	pixels?	03:46
21	MR. FAHRENKROG: Object to the form.	03:46
22	MR. PAIGE: Join in the objection.	03:46
23	A. No. I don't see how.	03:46
24	Q. Does either the vertex input state	03:46
23	machine or the pixel input state machine perform	03:46

TSG Reporting - Worldwide - 877-702-9580

		Page 163
1	any arbitration between vertices and pixels?	03:46
2	MR. FAHRENKROG: Object to the form.	03:46
3	A. I don't believe so, based on my	03:46
ą	current knowledge of this code, which is five	03:46
\$	minutes old.	03:46
6	VIDEOGRAPHER: The time is 3:46 p.m.	03:46
7	At this time we'll end cassette number four.	03:46
8	We'll stop recording and go off the record.	03:46
9	(Recess)	03:56
10	VIDEOGRAPHER: The time is 3:57. At	03:57
11	this time we'll begin cassette number five. We	03:57
12	are on the record. We are recording.	03:57
13	BY MR. HIGGINS:	03:57
14	Q. Mr. Gruber, if you go back to the	03:57
15	page that begins on 319. It's the directory	03:57
16	listing.	03:57
17	A. Okay.	03:57
18	Q. In this directory listing of RTL	03 : 57
19	modules in the sequencer, can you identify any	03 : 57
20	module that performs arbitration between vertex	03:57
21	and pixel threads to the reservation stations?	03:57
22	MR. FAHRENKROG: Object to the form.	03:58
23	And again, outside the scope of the topics,	03:58
24	asking him to search through source code for an	03:58
25	answer to your question.	03:58

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 163 of 213 AMDLG0215002 AMD1318_0158117 CX-1950C.0163

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 164
1	MR. PAIGE: Actually, searching the	03:58
2	directory listings, not even the source code	03:58
3	itself.	03:58
ą	A. No. I'd have to analyze the code,	03:58
3	probably backwards, from the thread buffer or the	03:58
6	pixel buffer to say whether such arbitration	03:58
7	exists or not, and if so, what module it appears	03:58
8	in.	03:58
9	Q. Sitting here today, can you identify	03:58
10	any RTL module in the R400 that arbitrates	03:58
11	between vertex and pixel threads as an input to	03:58
12	the reservation stations?	03:58
13	MR. FAHRENKROG: Same objection.	03:59
14	A. Sitting here today, I cannot. I can	03:59
15	tell you how I would go about finding whether	03:59
16	such a module does exist, and it would involve	03:59
17	tracing the inputs and outputs back. But it's	03:59
18	very hard to do with a lot of paper.	03:59
19	Q. If you go to Page 286. It's going to	03 : 59
20	be in that big stack to your right most likely.	03:59
21	A. Why is it not in one of these? 286	03:59
22	is gone. Where did it go?	04:00
23	Q. You may have pulled a stack earlier	04:00
24	that started at 279.	04:00
25	MR. FAHRENKROG: I'll also state an	04:00

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 165
1	objection that requiring the witness to navigate	04:00
2	over 2,000 pages of code in random places, nine	04:00
3	or more places, is very burdensome for the	04:00
4	witness.	04:00
3	A. This is 900, 756, 319, 430 I'm	04:00
6	sorry, what page?	04:01
7	Q. 286.	04:01
8	A. Let me see if I for some reason put	04:01
9	it way down here.	04:01
10	MR. HIGGINS: Do you want to go off	04:01
11	the record to help him find it?	04:01
12	MR. FAHRENKROG: Sure.	04:01
13	VIDEOGRAPHER: The time is 4:01. At	04:01
14	this time we'll pause recording and go off the	04:01
15	record.	04:01
16	(Discussion off the record)	04:02
17	VIDEOGRAPHER: The time is 4:02. We	04:02
18	are on the record. We are recording.	04:02
19	BY MR. HIGGINS:	04:02
20	Q. Mr. Gruber, do you have the source	04:02
21	code pages 286 through 302?	04:02
22	A. Yes, I do.	04:02
23	Q. What is the function of sq_gpr_alloc	04:02
24	module?	04:02
25	MR. PAIGE: Object to the form.	04:02

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017

		Page 166
1	MR. FAHRENKROG: Object to the form.	04:02
2	A. This allocates space in the general	04:03
3	purpose register file as threads are allocated.	04:03
ą	Q. Does the GPR alloc module include any	04:03
\$	priority?	04:03
6	MR. FAHRENKROG: Object to the form.	04:03
7	MR. PAIGE: Vague and ambiguous.	04:03
8	A. There is some priority associated	04:03
9	with this dynamic mode in the sense that based on	04:03
10	the dynamic mode, it chooses how to move the head	04:03
11	and tail pointer boundary.	04:03
12	If you look on Page 293, there's	04:03
13	where that code starts.	04:03
14	${\it Q}$. How does the dynamic mode utilize a	04:04
15	priority?	04:04
16	A. Well, it's determining whether to	04:04
17	allocate more space for pixels or space for	04:04
18	vertices via this pointer control state machine.	04:04
19	So it does that.	04:04
20	I believe the inputs are based on how	04:04
21	busy the output buffers are associated with	04:04
22	either vertices or pixels.	04:04
23	Q. Which inputs are based on how busy	04:04
24	the output buffers are?	04:04
23	A. The inputs into the boundary control	04:04

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 166 of 213 AMDLG0215005 AMD1318_0158120 CX-1950C.0166

		Page 167
1	mechanism, that is, the boundary between pixels	04:05
2	and vertices in the GPR register file.	04:05
3	Q. How is it determined whether to	04:05
ą	allocate more space for pixels or vertices?	04:05
3	A. I'm just trying to find it in the	04:05
6	codes. Since I have the code here, I don't want	04:05
7	to well, it uses the amount of space in the	04:05
8	output buffers to decide whether we're more pixel	04:06
9	limited or more vertex limited.	04:06
10	I know that from the high-level	04:06
11	documentation. I'd have to analyze this code to	04:06
1.2	really point out where in the code that is done.	04:06
13	Q. If the GPR alloc module is not	04:06
14	operating in the dynamic mode, is it operating in	04:06
15	static mode?	04:06
16	A. Yes.	04:06
17	Q. When it operates in static mode, does	04:06
18	it utilize any priority?	04:06
19	MR. PAIGE: Object to the form.	04:06
20	Vague and ambiguous.	04:06
21	A. No, it does not.	04:06
22	MR. FAHRENKROG: Counsel, is it okay	04:07
23	for the witness to move the yellow paper out of	04:07
24	the way to clear space for the next exhibit?	04:07
25	MR. HIGGINS: Yes. Your choice.	04:07

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 167 of 213 AMDLG0215006 AMD1318_0158121 CX-1950C.0167

		Page 168
1	(Gruber Exhibit 15, U.S. Patent No.	04:07
2	6,897,871, marked for identification)	04:08
3	(Gruber Exhibit 16, U.S. Patent No.	04:07
4	7,239,322, marked for identification)	04:08
3	Q. You have been handed what's been	04:08
6	marked as Exhibits 15 and 16. Exhibit 15 is U.S.	04:08
7	Patent No. 6,897,871. Exhibit 16 is 7,239,322.	04:08
8	Have you seen these exhibits before?	04:08
9	A. Yes.	04:08
10	Q. Are you listed as an inventor on both	04:08
11	of these patents?	04:08
12	A. Yes, I am.	04:08
13	Q. The register file allocation we were	04:08
14	just discussing in the GPR and alloc module, is	04:09
15	that functionality disclosed in these patents?	04:09
16	MR. FAHRENKROG: Object to the form.	04:09
17	Calls for a legal conclusion. Also overly broad.	04:09
18	A. Which functionality were you talking	04:09
19	about?	04:09
20	Q. The register allocation. In	04:09
21	particular, the dynamic register allocation.	04:09
22	A. No, these don't cover the dynamic	04:09
23	register allocation.	04:10
24	Q. Do either of these patents describe	04:10
25	how threads are created?	04:10

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 168 of 213 AMDLG0215007 AMD1318_0158122 CX-1950C.0168

		Page 169
1	MR. FAHRENKROG: Object to the form.	04:10
2	Calls for a legal conclusion. Overly broad.	04:10
3	MR. PAIGE: Vague and ambiguous.	04:10
ą	A. Well, this patent does talk about	04:10
5	thread creation. I'm looking at arbiter here 101	04:11
6	for loading threads.	04:11
7	Q. Do either patent does either	04:11
8	patent discuss a priority related to thread	04:11
9	creation?	04:11
10	MR. FAHRENKROG: Same objection as to	04:11
11	form. Legal conclusion. Overly broad.	04:11
12	MR. PAIGE: Join in the objections.	04:11
13	A. I don't see anything in here about	04:13
14	priority on thread creation. Although, I do see	04:13
15	lots about priority on thread execution. No, I	04:13
16	take that back.	04:13
17	If I look at Line 65, Column 3, on	04:13
18	the '322 patent, "one embodiment an input arbiter	04:13
19	provides to the command threads to each of the	04:13
20	first reservation station, and the second	04:14
21	reservation station 304 based on whether the	04:14
22	command thread is a pixel command thread or	04:14
23	vertex command thread."	04:14
24	Q. Is that a priority or is it just	04:14
23	sending vertex threads to the vertex reservation	04:14

TSG Reporting - Worldwide - 877-702-9580

		Page 170
1	station and pixel threads to the pixel	04:14
2	reservation station?	04:14
3	MR. FAHRENKROG: Object to the form.	04:14
ą	Calls for a legal conclusion.	04:14
3	MR. PAIGE: Argumentative.	04:14
6	A. I'm not sure what the legal	04:14
7	interpretation of this would be.	04:14
8	Q. What is your interpretation of this?	04:14
9	A. Well, the fact that it's an arbiter	04:14
10	suggests to me that there is some arbitration. I	04:14
11	expect that the arbitration is such that even	04:14
12	though a pixel thread has to go to a pixel	04:14
13	station and a vertex thread has to go to a vertex	04:14
14	station, there's an arbitration simply due to	04:14
15	time when that happens.	04:15
16	In other words, the reason why you	04:15
17	would call it an arbiter here is because there's	04:15
18	only one set of wires that come out, and that's	04:15
19	either loaded into the pixel station or the	04:15
20	vertex station.	04:15
21	So you may have done that either to	04:15
22	save wires or to save control logic where you can	04:15
23	just you can just load one thread in a given	04:15
24	cycle, and that's why you would do an input	04:15
23	arbiter as opposed to just having two entirely	04:15

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 170 of 213 AMDLG0215009 AMD1318_0158124 CX-1950C.0170

		Page 171
1	separate paths.	04:15
2	Q. Is there any disclosure in the patent	04:16
3	of how this arbiter receives the command threads?	04:16
ą	MR. FAHRENKROG: Object to the form.	04:16
3	Calls for a legal conclusion. Also this line of	04:16
6	questioning about the disclosure of these patents	04:16
7	is outside the scope of the deposition topics.	04:17
8	MR. PAIGE: Join in the objections.	04:17
9	A. Let me just look at the picture that	04:17
10	this refers to. It says "not illustrated in	04:17
11	Figure 4." Well, that's helpful.	04:17
12	I don't see anything further	04:17
13	referenced in this paragraph.	04:18
14	Q. The arbiter that you're referring to	04:18
15	in Figure 4, is that arbiter 306?	04:18
16	A. No, it's not, because Line 66, I	04:18
17	guess, says "although not illustrated in Figure	04:18
18	4. **	04:18
19	Q. So there's no input arbiter described	04:18
20	in this specification?	04:18
21	MR. FAHRENKROG: Object to the form.	04:18
22	Asked and answered. Legal conclusion and outside	04:18
23	the scope of the topics.	04:18
24	MR. PAIGE: And misstates prior	04:18
23	testimony.	04:18

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 172
1	A. I pointed to the language on page	04:18
2	on Column 3, Line 67 that does talk about an	04:18
3	input arbiter.	04:19
ą	Q. Does that input arbiter that you're	04:19
\$	referring to utilize any priority with respect to	04:19
6	vertex and pixel threads?	04:19
7	MR. FAHRENKROG: Same objection.	04:19
8	A. Well, it's an arbiter, and it has to	04:19
9	arbitrate on some priority basis. As I say, this	04:19
10	patent does not seem to expand on how that	04:19
11	arbiter works.	04:19
12	Q. Does an arbiter have to use a	04:19
13	priority?	04:19
14	MR. FAHRENKROG: Object to the form.	04:19
15	A. Well, it doesn't have to use a fixed	04:19
16	priority, but it has to arbitrate. So it has to	04:19
17	select one, and the one who he selects has higher	04:19
18	priority. At least that's how I interpret the	04:19
19	word "arbiter."	04:19
20	Q. What do you mean by "the one who he	04:19
21	selects has higher priority"?	04:19
22	A. I mean, an arbiter selects in between	04:19
23	one or more inputs, and I would interpret the one	04:20
24	that he selects as being the one who had higher	04:20
25	priority, at least for that cycle, even if he's	04:20

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 172 of 213 AMDLG0215011 AMD1318_0158126 CX-1950C.0172

		Page 173
1	selecting on a random basis, then on that cycle,	04:20
2	whoever won that spin of the dice, would have	04:20
3	higher priority.	04:20
ą	Q. If the arbiter just goes back and	04:20
\$	forth between two inputs, is that a priority?	04:20
6	MR. FAHRENKROG: Object to the form.	04:20
7	Vague. Incomplete hypothetical.	04:20
8	A. I would say on any given cycle,	04:20
9	someone has priority, and if you didn't have	04:20
10	priority in the last cycle, then you'll have	04:20
11	priority on this cycle.	04:20
12	Often, like a round robin arbiter,	04:20
13	you would talk about who has priority on this	04:20
14	cycle.	04:20
15	Q. Exhibit 15, the '871 patent. Does	04:20
16	the '871 patent describe a multithreaded graphics	04:21
1.7	processor or a single-threaded graphics	04:21
18	processor?	04:21
19	MR. FAHRENKROG: Object to the form.	04:21
20	Vague. Calls for a legal conclusion.	04:21
21	MR. PAIGE: Join in the objections.	04:21
22	A. It's a multithreaded processor.	04:21
23	Q. What leads you to believe that it is	04:22
24	a multithreaded processor?	04:22
23	A. Well, I'm looking at Column 5, Line	04:22

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 173 of 213 AMDLG0215012 AMD1318_0158127 CX-1950C.0173

		Page 174
1	14. It says, "The unified shader 62 has the	04:22
2	ability to simultaneously perform vertex	04:22
3	manipulation operations and pixel manipulation	04:22
4	operations at various degrees of completion by	04:22
5	being able to freely switch between such programs	04:22
6	or instructions, maintained in the instruction	04:22
7	store very quickly."	04:22
8	Q. Can it perform those operations	04:22
9	without operating on threads?	04:22
10	MR. FAHRENKROG: Object to the form.	04:22
11	Vague. Also outside the scope of this	04:22
3.2	deposition.	04:22
13	MR. PAIGE: Join in the objections.	04:23
14	A. Can it do it without threads? Well,	04:23
15	no, because the operations are in various degrees	04:23
16	of completion. So you have to track where you	04:23
17	are.	04:23
18	So that implies that you have that	04:23
19	you're multithreading; at least it does to my	04:23
20	mind.	04:23
21	Q. Does the '871 patent mention threads	04:23
22	anywhere?	04:23
23	MR. FAHRENKROG: Object to the form.	04:23
24	A. I can't give you a definitive answer	04:23
25	without spending time looking at every single	04:23

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 174 of 213 AMDLG0215013 AMD1318_0158128 CX-1950C.0174

		Page 175
1	point. I don't see the word "thread" anywhere in	04:23
2	the off the top of my head or in my quick	04:23
3	glance.	04:23
ą	Q. Can a unified shader operate without	04:24
3	threads?	04:24
6	MR. FAHRENKROG: Object to the form.	04:24
7	Overly broad.	04:24
8	MR. PAIGE: Vague and ambiguous.	04:24
9	A. I think you could design such a	04:24
10	unified shader. It wouldn't be a good unified	04:24
11	shader.	04:24
12	Q. What did you do to prepare for	04:24
13	today's deposition?	04:24
14	A. I went over numerous versions of	04:24
15	top-level specs and block-level specs. I	04:25
16	clarified in my mind the sequence of chips that	04:25
17	ATI produced.	04:25
18	I looked over the patent the	04:25
19	patent applications to the follow-on patent	04:25
20	application that I had signed. I looked over the	04:25
21	code attached to those, as well as obviously	04:25
22	meeting with my lawyers.	04:25
23	Q. Which top-level and block-level specs	04:25
24	did you review?	04:25
25	A. I looked at the sequencer	04:25

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 175 of 213 AMDLG0215014 AMD1318_0158129 CX-1950C.0175

		Page 176
1	specification, I looked at the shader	04:25
2	specification. I looked at the R400 I don't	04:26
3	know whether it was called the overview spec or	04:26
4	it was the initial spec produced by Steve Morein.	04:26
3	I looked at various versions of that.	04:26
5	Q. You said you met with your lawyers.	04:26
7	Which lawyers are you referring to?	04:26
8	A. Both Qualcomm lawyers and AMD	04:26
9	lawyers.	04:26
10	Q. Did you meet with Qualcomm and AMD	04:26
11	lawyers at the same time?	04:26
1.2	A. No, I did not.	04:26
13	Q. Did you talk to anyone at AMD to	04:26
14	prepare for today's deposition?	04:27
15	A. No.	04:27
16	Q. Did you talk to anyone at Qualcomm to	04:27
17	prepare for today's deposition?	04:27
18	A. No one beyond the legal department.	04:27
19	I mean, I spoke to both in-house Qualcomm counsel	04:27
20	as well as legal support. But that was more in	04:27
21	just knowing where to go.	04:27
22	Q. Since you left AMD, do you still	04:27
23	communicate with any employees of AMD?	04:27
24	MR. FAHRENKROG: Objection. Outside	04:27
23	the scope of the AMD topics.	04:27

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 176 of 213 AMDLG0215015 AMD1318_0158130 CX-1950C.0176

		Page 177
1	A. Occasionally I will have lunch or an	04:27
2	occasional dinner with AMD and ex-AMD employees.	04:28
3	Q. Which ex-AMD employees do you meet	04:28
4	with?	04:28
5	A. I had dinner with Bob Feldstein a	04:28
6	couple months ago. I occasionally have lunch	04:28
7	with Paul Mitchell who's at NVIDIA now.	04:28
8	Q. Which current AMD employees have you	04:28
9	met with?	04:28
10	A. I occasionally have lunch with Mark	04:28
11	Fowler.	04:28
12	Q. Anyone else?	04:28
13	A. It has been over a year, but I had	04:28
14	lunch with Phil Rogers about a year ago.	04:28
15	Q. Who is Phil Rogers?	04:29
16	A. Phil is CTO, I believe, at AMD	04:29
17	software CTO.	04:29
18	Q. Did you speak with any of these	04:29
19	people about the topics of your deposition today?	04:29
20	A. The last time I spoke to Bob	04:29
21	Feldstein, I asked him whether he thought I	04:29
22	think I said something like, Can you guys come up	04:29
23	with better patents to advocate than this, and he	04:29
24	said, Yeah, maybe they're not that good. That	04:29
23	was the extent.	04:29

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 177 of 213 AMDLG0215016 AMD1318_0158131 CX-1950C.0177

		Page 178
1	Q. Why did you ask that?	04:29
2	MR. FAHRENKROG: Objection. Outside	04:29
3	the scope of the AMD-related topics on this line	04:29
4	of questioning.	04:29
3	A. I was surprised that NVIDIA didn't	04:30
6	have stronger patents.	04:30
7	Q. Why is it your view that these are	04:30
8	not strong patents?	04:30
9	MR. FAHRENKROG: Same objection. The	04:30
10	witness is testifying as an individual, not on	04:30
11	behalf of AMD.	04:30
12	MR. PAIGE: And in giving an answer,	04:30
13	please do not reveal the content of any	04:30
14	communications you've had with Qualcomm counsel.	04:30
15	A. I just didn*t think they were very	04:30
16	fundamental.	04:30
1.7	Q. Why did you not think they were very	04:30
18	fundamental?	04:30
19	MR. FAHRENKROG: Same objection.	04:30
20	MR. PAIGE: Same caution.	04:30
21	A. The particular the particular	04:30
22	aspects of the patents were having to do with	04:30
23	lighting and, you know, special lighting	04:30
24	processors, which I thought nobody used any more.	04:31
25	That was the main issue.	04:31

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 178 of 213 AMDLG0215017 AMD1318_0158132 CX-1950C.0178

		Page 179
1	Q. Which patents are you referring to?	04:31
2	A. I don't remember. I just glanced at	04:31
3	these patents to see what the general subject	04:31
ą	was, and there was one patent involved in	04:31
\$	prosecution that had to do with a specialized	04:31
6	lighting processor.	04:31
7	Q. What do you mean there was one patent	04:31
8	involved in the prosecution?	04:31
9	A. I believe there were five or six	04:31
10	patents asserted against Qualcomm and Qualcomm's	04:31
11	customers, and one of them had to do with the	04:31
12	lighting.	04:31
13	Q. When you said involved in	04:31
14	prosecution, were you referring to the patents	04:31
15	asserted in this case?	04:31
16	A. Yes.	04:31
17	Q. When you made that comment to Bob	04:31
18	Feldstein, was that just about this one patent or	04:31
19	was it about all seven asserted patents?	04:31
20	A. I said it that I didn't see any of	04:31
21	them that were particularly strong.	04:32
22	Q. Why, in your view, were they not	04:32
23	particularly strong?	04:32
24	MR. FAHRENKROG: Restate the	04:32
25	objection that the witness is testifying as an	04:32

TSG Reporting - Worldwide - 877-702-9580

		Page 180
1	individual, not as a corporate representative of	04:32
2	AMD on this topic.	04:32
3	A. Just didn't I just didn't see	04:32
ą	anything that would really apply to most existing	04:32
\$	graphics processors, most modern ones.	04:32
6	Q. So who, in your view, has stronger	04:32
7	graphics patents than NVIDIA?	04:32
8	MR. FAHRENKROG: Same objection.	04:33
9	A. I don't know. I mean, you know, I	04:33
10	don't know that anyone does, but I thought that	04:33
11	NVIDIA's would be stronger. That's all I can	04:33
12	say. Maybe no one has a strong patent.	04:33
13	Although, I like this one, the one	04:33
14	with my name on it.	04:33
15	Q. Which one are you referring to?	04:33
16	A. The unified shader.	04:33
17	Q. Which one is that?	04:33
18	A. '871.	04 : 33
19	Q. Why do you like that one?	04:33
20	A. Because I think it covers a	04:33
21	fundamental aspect, because I think unified	04:33
22	shading is important, and I think this covers it.	04:33
23	Q. What fundamental aspect of unified	04:33
24	shading does the '871	04:33
25	A. I said it covers unified shading,	04:33

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 180 of 213 AMDLG0215019 AMD1318_0158134 CX-1950C.0180

		Page 181
1	which I think is fundamental to modern	04:33
2	processors.	04:33
3	Q. When did you meet with your AMD	04:33
4	lawyers prior to today's deposition?	04:34
5	A. Yesterday.	04:34
6	Q. How long did you meet with AMD	04:34
7	lawyers?	04:34
8	A. Six hours.	04:34
9	Q. What did you discuss during those six	04:34
10	hours?	04:34
11	MR. FAHRENKROG: Objection. Calls	04:34
1.2	for a privileged communication between counsel	04:34
13	for the non-party AMD and former employee, which	04:34
14	is privileged. So I instruct you not to answer	04:34
15	that question.	04:34
16	A. I'm not going to answer that	04:34
17	question. I could have figured that one out by	04:35
18	myself, though.	04:35
19	Q. When did you leave AMD and go to	04:35
20	Qualcomm?	04:35
21	A. Early 2009.	04:35
22	Q. Why did you leave AMD and go to	04:35
23	Qualcomm?	04:35
24	A. I went to Qualcomm as part of the	04:35
23	mobile team, an effort that I had been involved	04:35

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 182
1	with.	04:35
2	MR. HIGGINS: Let's take a quick	04:35
3	break.	04:35
ą	VIDEOGRAPHER: The time is 4:35 p.m.	04:35
5	At this time we're stop recording and go off the	04:35
6	record.	04:35
7	(Recess)	04:36
8	VIDEOGRAPHER: The time is 4:40 p.m.	04:39
9	At this time we are on the record. We are	04:40
10	recording.	04:40
11	EXAMINATION BY	04:40
12	MR. CHATTERJEE:	04:40
13	Q. Hello, Mr. Gruber. I introduced	04:40
14	myself earlier. I'm Neel Chatterjee, and I	04:40
15	represent NVIDIA in this case.	04:40
16	I want to ask you some follow-up	04:40
17	questions from my colleague's questioning, and I	04:40
18	want to start with where he ended which was	04:40
19	talking about your review of NVIDIA's patents.	04:40
20	When did you do that?	04:40
21	A. I'm sorry, when did I look over	04:40
22	NVIDIA's patents?	04:40
23	Q. Yes.	04:40
24	A. The day that they became public about	04:40
25	this lawsuit. So I don't know when that was, but	04:40

TSG Reporting - Worldwide - 877-702-9580

		Page 183
1	it's probably a couple months ago.	04:40
2	Q. So you looked at it the day that	04:40
3	Qualcomm was sued?	04:40
ą	A. I don't know if it was the day that	04:40
\$	Qualcomm was sued. The day it was publicly	04:40
6	announced.	04:41
7	Q. Okay. Other than your counsel, have	04:41
8	you talked with anyone else, other than Mr.	04:41
9	Feldstein, about these patents?	04:41
10	A. No. As I say, I really didn't talk	04:41
11	to Bob about the patent. I just kind of gave him	04:41
12	my opinion of the value of the patent. We didn't	04:41
13	talk about any technical aspect of the patent.	04:41
14	Q. Did you study the claims in the	04:41
15	patents?	04:41
16	A. I just I wouldn't say that I	04:41
1.7	studied them. I just looked at them. I read	04:41
18	through the patents.	04:41
19	Q. And did you read the claims?	04:41
20	A. Yes.	04:41
21	Q. And formed opinions about them?	04:41
22	MR. PAIGE: Object to the form.	04:41
23	A. Did I form any opinions about them?	04:41
24	I generally judge them on like, you know, whether	04:41
23	I can think of areas where there's infringement	04:41

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 183 of 213 AMDLG0215022 AMD1318_0158137 CX-1950C.0183

		Page 184
1	and stuff that I've worked on. I didn't see	04:41
2	anything that I was overly worried about.	04:42
3	Q. Had you seen any of them before?	04:42
ą	A. Any of those patents or any of those	04:42
3	claims?	04:42
6	Q. Yes, any of those patents or any of	04:42
7	those claims.	04:42
8	A. I don't think so.	04:42
9	Q. Were you aware that Exhibit 9 and 10,	04:42
10	the 131 declarations that you submitted, were	04:42
11	actually in response to an assertion by the	04:42
12	examiner that the patents you got were invalid,	04:42
13	and this was an attempt to swear behind the dates	04:42
14	of those patents?	04:42
15	MR. FAHRENKROG: Object to the form.	04:42
16	Calls for a legal conclusion.	04:42
17	A. No, I wasn't fully aware that was the	04:42
18	reason for this.	04:42
19	Q. Would it surprise you to learn that?	04:42
20	MR. FAHRENKROG: Object to the form.	04:42
21	A. Surprise me? Maybe a little bit.	04:42
22	Q. Why would it surprise you a little	04:42
23	bit?	04:42
24	MR. FAHRENKROG: Object to the form	04:42
23	of the question.	04:42

TSG Reporting - Worldwide - 877-702-9580

		Page 185
1	A. Simply because I know my feeling	04:42
2	was that ATI was significantly in advance on the	04:43
3	development of a unified shader.	04:43
ą	Q. Why is that your feeling?	04:43
3	A. Because I know that we had been	04:43
6	working on one for a long time, and then when	04:43
7	Xenos came out, you know, we were ahead of	04:43
8	that was the first unified shader on the market,	04:43
9	and at the time the Xenos came out, NVIDIA had	04:43
10	been poopooing the whole idea of a unified	04:43
11	shader.	04:43
12	Q. Who at in NVIDIA was poopooing the	04:43
13	idea of a unified shader?	04:43
14	A. I just know what I read in things	04:43
15	like AnandTech.	04:43
16	Q. So it was kind of by reading kind of	04:43
17	the marketing	04:43
18	A. Yeah, the marketing. I'm not talking	04:43
19	about talking to any individual.	04:44
20	Q. Kind of like the industry pundits?	04:44
21	A. Right.	04:44
22	Q. Is that right?	04:44
23	A. Yes.	04:44
24	Q. Are you proud of the unified shader	04:44
25	technology you helped create?	04:44

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 185 of 213 AMDLG0215024 AMD1318_0158139 CX-1950C.0185

		Page 186
1	A. Yes.	04:44
2	Q. And how many patents do you have?	04:44
3	A. I don't know the exact number. It's	04:44
ą	probably 40, 50.	04:44
5	Q. How many of them relate to this	04:44
6	unified shader architecture?	04:44
7	A. A handful, I believe. Not more than	04:44
8	that.	04:44

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER Realtek Ex. 1017 Case No. IPR2023-00922 Page 186 of 213 AMDLG0215025 AMD1318_0158140 CX-1950C.0186

2	Q. Do you have any interest in the	04:45
3	outcome of this case?	04:45
ą	MR. FAHRENKROG: Vague and ambiguous?	04:45
5	A. No direct interest. Kind of rooting	04:45
6	for Qualcomm, but I don't have any monetary	04:45
7	interest.	04:45
8	Q. You're rooting for Qualcomm because	04:45
9	you work there?	04:45
10	A. Yes.	04:45
11	Q. You made a comment when Mr. Higgins	04:45
12	was talking to you, you told Mr. Feldstein you	04:45
13	were surprised that NVIDIA did not have stronger	04:45
14	patents. Why was that surprising to you?	04:45
15	A. NVIDIA has been in the graphics field	04:45
16	a long time, and they were first in many things	04:45
17	in the graphics field. So I just would have	04:45
18	expected that, you know, maybe they had some	04:46
19	killer patents.	04:46
20	Q. Can you give me some examples of	04:46
21	things where they were first?	04:46
22	A. I think they were first in probably a	04:46
23	vertex shader. Other areas they were first? I	04:46
24	don't know. It's a long time. I'm trying to	04:46
25	think back.	04:46

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 187 of 213 AMDLG0215026 AMD1318_0158141 CX-1950C.0187

		Page 188
1	There's a long history of graphics	04:46
2	there. They would have been first at least in	04:46
3	the PC world in a lot of the floating point	04:47
4	aspects of graphics.	04:47
5	Q. Anything else you can think of?	04:47
6	A. Not off top of my head.	04:47
7	Q. Would you say NVIDIA is an innovative	04:47
8	company?	04:47
9	A. Yes.	04:47
10	Q. I want to go to the very beginning of	04:47
11	your deposition with Mr. Higgins. You had talked	04:47
12	about I think the term you used was evolution,	04:47
13	that you talked about going from the R400 to the	04:47
14	R600, and you said there was an evolution. Do	04:47
15	you recall that?	04:47
16	A. Yes.	04:47
17	Q. Why were the product numbers changed?	04:47
18	A. Well, because we generally decide on	04:47
19	product numbers aimed at market windows, and we	04:47
20	like to have a sequence of product numbers.	04:47
21	So, you know, when you come out with	04:47
22	a brand new architecture, you want to have a	04:47
23	brand new product number associated with it, and	04:48
24	it would have been awkward, for instance, to have	04:48
25	the West Coast team do an R300 and then do an	04:48

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 188 of 213 AMDLG0215027 AMD1318_0158142 CX-1950C.0188

		Page 189
1	R500 with a missing R400.	04:48
2	I'm just speaking for the marketing	04:48
3	group. It's a guess on my part. But that was	04:48
ą	kind of how we did both marketing and	04:48
\$	engineering.	04:48
6	Q. Now, was the R420 part of this	04:48
7	evolution?	04:48
8	A. It was part of an evolution of the	04:48
9	R300 series.	04:48
10	Q. Was it part of the evolution from the	04:48
11	R400 to the R600?	04:48
12	A. No, it was not.	04:48
13	Q. So do you know why it was released as	04:48
14	the R420?	04:48
15	A. Well, because they wanted something	04:48
16	slotted into something called the R400 series.	04:48
17	They didn't want to use the word R400, because	04:48
18	that would lead to internal confusion. So they	04:48
19	picked something that was R4, but not R400.	04:49
20	Q. Who is the "they"?	04:49
21	A. I don't know.	04:49
22	Q. It was lore within the company?	04:49
23	A. Hmm?	04:49
24	Q. It was lore within the company?	04:49
23	A. Yes. I don't know where the name	04:49

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 189 of 213 AMDLG0215028 AMD1318_0158143 CX-1950C.0189

		Page 190
1	came from, but this is the reason.	04:49
2	Q. Now, this term "evolution," what do	04:49
3	you mean by the term "evolution"?	04:49
ą	A. Well, any design as you work on it,	04:49
5	you learn things about the design. You learn	04:49
6	things during the simulation process, what you	04:49
7	find out, where there are bottlenecks that you	04:49
8	didn't know about otherwise.	04:49
9	You also, as the time goes on, the	04:49
10	requirements for the part have changed.	04:49
11	Something that was fast enough if released at	04:49
12	time end is not fast enough if released at time	04:49
13	end plus six months.	04:49
14	The technology changes such that, you	04:49
15	know, trade-off between how much memory costs and	04:50
16	logic costs and the overall size of the part that	04:50
1.7	you're trying to build. So those types of	04:50
18	things.	04 : 50
19	Q. And with those requirements changing,	04:50
20	does that cause alteration of the designs?	04:50
21	A. Yes.	04:50
22	Q. Now, how long a time period was this	04 : 50
23	for the evolution of the R400 to the R600?	04:50
24	A. I don't recall off the top of my head	04:50
23	when the R600 shipped, because I didn't review	04:50

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 190 of 213 AMDLG0215029 AMD1318_0158144 CX-1950C.0190

		Page 191
1	that as part of this my preparation here. But	04:50
2	the R200 sorry, the R400, you know, changed to	04:50
3	R500 in early 2003. So I think the R600 was	04:50
ą	about three years later in terms of when it	04:50
3	finally shipped.	04:50
6	Q. So when was the R400, when did the	04:50
7	development of it start?	04:51
8	A. The development the engineering	04:51
9	the architectural effort started in late 2000,	04:51
10	and then over 2001, it moved from a pure	04:51
11	architecture effort to an architecture and	04:51
12	implementation effort.	04:51
13	Q. So I just want to make sure I have	04:51
14	the timing right. So the R400, the engineering	04:51
15	effort, started around late 2000?	04:51
16	A. No well, if you include	04:51
17	architecture effort, yeah, as opposed to, you	04:51
18	know, people actually working coding RTL. People	04:51
19	working coding RTL started later than that. I	04:51
20	would say, you know, probably in mid-2001.	04:51
21	There's an architecture section of a	04:51
22	schedule, and then there's, you know,	04:51
23	implementation. It may overlap, but architecture	04:51
24	leads.	04:51
23	Q. When was the R400 moved into the R500 $$	04:51

TSG Reporting - Worldwide - 877-702-9580

		Page 192
1	again?	04:51
2	A. Early 2003.	04:51
3	Q. Early 2003. Then did you say two or	04:51
ą	three years after that the R600 development	04:52
3	started?	04:52
6	A. No, I didn't mean that's when it	04:52
7	started. I was thinking about when it was done.	04:52
8	Q. Okay. So it was done the R600 was	04:52
9	done two or three years later?	04:52
10	A. Yes. I would say probably about	04:52
11	three years later, because there was an R500 in	04:52
12	between.	04:52
13	Q. And was there an R500 that was	04:52
14	actually commercially released?	04:52
15	A. No well, again, similar to the	04:52
16	R420, there was an R500 part in that time frame	04:52
17	that was unrelated to this R500 effort.	04:52
18	Q. So was the first product that had the	04:52
19	unified shader architecture that was commercially	04:52
20	released the R600?	04:52
21	MR. PAIGE: Objection. Misstates	04:52
22	prior testimony.	04:52
23	A. No, because the Microsoft Xbox had	04:52
24	the unified shader architecture very closely	04:53
25	related to what we were working on in the R500.	04:53

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 192 of 213 AMDLG0215031 AMD1318_0158146 CX-1950C.0192

		Page 193
1	Q. And that was the Xenos chip?	04:53
2	A. The Xenos chip.	04:53
3	Q. When about was that?	04:53
ą	A. That was like for the holiday season	04:53
3	in 2005.	04:53
6	Q. So it would have been commercially	04:53
7	released when, six months earlier?	04:53
8	A. Well, I don't know what you mean by	04:53
9	it was, you know, a part for one customer. So	04:53
10	it was never really offered for sale, except to	04:53
11	that one customer.	04:53
12	Q. I understand that. But when you say	04:53
13	for the holiday season, obviously AMD or ATI	04:53
14	would have had to sell it before	04:53
15	A. Oh, you're saying when it went on	04:53
16	sale?	04:53
17	Q. To Microsoft.	04:53
18	A. Oh, to Microsoft. Yeah. I wish I	04:53
19	knew. It had to be at least six months prior to	04:53
20	that.	04:53
21	Q. You're not certain exactly how long?	04:53
22	A. I'm not certain.	04:53
23	Q. Do you know why the R400 did not meet	04:54
24	its anticipated release date?	04:54
25	A. The schedule just slipped. It was a	04:54

TSG Reporting - Worldwide - 877-702-9580

		Page 194
1	more complicated part than we thought. We had	04:54
2	some we had some issues. I don't recall the	04:54
3	shader being the real issue, because, you know,	04:54
ą	we started that early, and we did a lot of	04:54
3	engineering on that.	04:54
6	I know, as I said earlier, that the	04:54
7	long pull was the RB, the render back end. That	04:54
8	just was not coming together.	04:54
9	Q. So the render it's your	04:54
10	recollection that for the R400 the render back	04:54
11	end was the big obstacle to the release? I need	04:54
12	you to say with a yes or no.	04:54
13	A. Yes. I'm sorry.	04:54
14	Q. I always say there's two important	04:55
15	people in the room, the witness and the court	04:55
16	reporter. If you don't say it, the court	04:55
17	reporter can't get it down. And that's just not	04:55
18	because I'm married to a court reporter.	04:55
19	I want to talk let's see. Would	04:55
20	the RTL code for the R400 be the best indicator	04:55
21	of what had been done on the chip?	04:55
22	MR. FAHRENKROG: Object to the form.	04:55
23	A. Yes. The RTL code defines what was	04:55
24	done on the chip.	04:55
25	Q. A couple small questions. How long	04:55

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 194 of 213 AMDLG0215033 AMD1318_0158148 CX-1950C.0194

		Page 195
1	did you meet with AMD counsel? I don't want to	04:55
2	know what was said, just how long was it?	04:55
3	MR. FAHRENKROG: Objection. Asked	04:55
4	and answered.	04:55
3	A. About six hours.	04:55
6	Q. How about Qualcomm counsel?	04:56
7	A. Yesterday, because I had a deposition	04:56
8	a couple weeks ago as well?	04:56
9	Q. Right, yesterday.	04:56
10	A. Maybe two hours.	04:56
11	Q. Do you know someone named Michael	04:56
12	Doggett?	04:56
13	A. I do.	04:56
14	Q. Was Mr. Doggett involved in the R400?	04:56
15	A. Yes.	04:56
16	Q. What was his involvement?	04:56
17	MR. FAHRENKROG: Objection. Asked	04:56
18	and answered.	04:56
19	A. I remember him Michael did a	04:56
20	number of things, but I specifically remember him	04:56
21	working on the texture pipe, as well as I	04:56
22	mentioned that he was involved in some academic	04:56
23	relations.	04:56
24	Q. You mentioned someone named Laurent	04:56
25	earlier today, saying that he wrote much of the	04:56

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 195 of 213 AMDLG0215034 AMD1318_0158149 CX-1950C.0195

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 196
1	RTL code. Do you remember talking about that?	04:56
2	A. Yes.	04:56
3	Q. And what was his involvement in the	04:56
ą	development of the R400?	04:56
5	A. He was involved in the architecture	04:56
6	fairly early on. He was hired in to work on the	04:56
7	architecture of the R400.	04:56
8	One of the things that happens in a	04:56
9	development cycle is that you have people who are	04:57
10	busy, because they're getting the current chip	04:57
11	out. So you have this kind of overlapping	04:57
12	development. And in the early part, it's hard	04:57
13	getting a lot of people working on it. So you	04:57
14	are working with a small group of architects.	04:57
15	Laurent had the advantage, he didn't	04:57
16	have a previous project to work on.	04:57
17	Q. Did you talk to him at all to prepare	04:57
18	for your deposition today?	04:57
19	A. I did not.	04 : 57
20	Q. Why not?	04 : 57
21	MR. FAHRENKROG: Object to the form.	04:57
22	A. He just simply wasn't offered to me	04:57
23	to talk to.	04:57
24	Q. You were talking earlier today about	04:57
23	a register file versus a preservation station.	04:57
		1

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 196 of 213 AMDLG0215035 AMD1318_0158150 CX-1950C.0196

		Page 197
1	Do you remember talking about that	04:57
2	A. Yes. It was a reservation station.	04:57
3	Q. Reservation station. I'm sorry. So	04:57
ą	I'm just going to ask you a really basic station.	04:57
3	What is a register file?	04:58
6	A. So what we meant by the register file	04:58
7	a register file is generically just a bunch of	04:58
8	storage.	04:58
9	But what we meant by the general	04:58
10	purpose register file was the storage associated	04:58
11	with a thread where the thread would keep all of	04:58
12	the temporary data that it calculated while it	04:58
13	was producing its final output.	04:58
14	\mathcal{Q} . And a reservation station, what is	04 : 58
15	that?	04:58
16	A. So a reservation station is also	04:58
17	associated with a thread, but rather than holding	04:58
18	data that's produced by the shader, it holds all	04 : 58
19	the control information associated with the	04:58
20	thread; for instance, the current program counter	04:58
21	associated with the thread.	04:58
22	Q. Mr. Higgins asked you about a vertex	04 : 58
23	cache. Do you remember talking about that?	04:59
24	A. Yes.	04:59
25	Q. Do you remember the first time AMD or	04:59

TSG Reporting - Worldwide - 877-702-9580

		Page 198
1	ATI came up with the idea of adding a vertex	04:59
2	cache?	04:59
3	MR. PAIGE: Object to the form.	04:59
ą	Vague and ambiguous.	04:59
\$	A. No. We had vertex caches prior to	04:59
6	the R400. The issue was whether to add a vertex	04:59
7	cache to the R400.	04:59
8	I know that that came up somewhere in	04:59
9	the R400 design phase, and we tried a number of	04:59
10	well, one, we didn't know whether we really	04:59
11	needed it. It wasn't needed for functionality.	04:59
12	And as a matter of fact, we later	05:00
13	produced parts I say "we," in this case,	05:00
14	Qualcomm has produced parts based on the R400	05:00
15	database. It doesn't have a vertex cache. It's	05:00
16	more of a performance issue, and whether we	05:00
17	needed it for performance.	05:00
18	So we kind of fought it in the R400,	05:00
19	and finally gave in at some point.	05:00
20	Q. Do you know if when you gave in, it	05:00
21	was at the R400 or the R500 stage of things?	05:00
22	A. My recollection, which may not be	05:00
23	perfect, was it was part of the R500 changes,	05:00
24	between the R400 and the R500.	05:00
25	Q. Now, you referred in the early part	05:00

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 198 of 213 AMDLG0215037 AMD1318_0158152 CX-1950C.0198

		Page 199
1	of the deposition to a C model emulator. What is	05:00
2	a C model emulator?	05:00
3	A. So what I mean by that is a model of	05:00
ą	the chip that's in that's written in C or C++	05:01
3	that is functionally the same as the chip; that	05:01
6	is, it produces the same outputs, and it matches	05:01
7	at certain checkpoints within the chip.	05:01
8	Q. And the C model is something that	05:01
9	operates on the simulation software, right?	05:01
10	A. It is simulation software. It just	05:01
11	runs. You compile it and it's a program like	05:01
12	anything else. It's not built on top of	05:01
13	anything.	05:01
14	Q. Do you recall what simulation program	05:01
15	you used?	05:01
16	A. Well, this is what I'm saying. The C	05:01
17	model doesn't need a simulation program to run.	05:01
18	It is a program, and it runs just like Microsoft	05:01
19	Word runs.	05 : 01
20	Q. So you don't need something like VCS	05:01
21	or anything like that?	05:02
22	A. There is something else like VCS that	05:02
23	takes in the RTL as the input, and that simulates	05:02
24	that.	05:02
25	MR. PAIGE: Could I just register an	05:02

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 200
1	objection here, Neel. I understand we had an	05:02
2	agreement in the case that we would have	05:02
3	different questioners asking questions based on	05:02
4	different patents, different areas, things like	05:02
3	that.	05:02
6	It appears what's happening now is	05:02
7	you're asking a bunch of follow-up questions to	05:02
8	questions Mr. Higgins asked. I'm not sure why we	05:02
9	need two questioners for that. I object to it,	05:02
10	but you can continue.	05:02
11	Q. In Exhibit 9 and 10 of the	05:02
12	deposition, you had these declarations that you	05:02
13	submitted and you referred to RTL simulation in	05:02
14	the declaration. Do you remember that?	05:02
15	A. Yes.	05:02
16	Q. Did you use a particular RTL	05:02
1.7	simulator?	05:02
18	MR. FAHRENKROG: Objection. Asked	05:02
19	and answered.	05:02
20	MR. PAIGE: Objection. Asked and	05:02
21	answered.	05:02
22	A. We did. I don't recall the ones that	05:02
23	we used, and we might have used more than one	05:02
24	during the course of the project.	05:02
23	Q. Did you use a hardware emulator?	05:02

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 200 of 213 AMDLG0215039 AMD1318_0158154 CX-1950C.0200

		Page 201
1	A. We might have. I know that we were	05:02
2	doing things with those. I don't recall whether	05:03
3	the R400 was ever ported to a hardware emulator.	05:03
4	Q. Do you know if there was ever a	05:03
3	physical representation of a chip for the R400	05:03
6	ever made?	05:03
7	MR. FAHRENKROG: Objection. Vague.	05:03
8	Asked and answered.	05:03
9	A. There was no chip made on the	05:03
10	database called R400. There was chips made on	05:03
11	databases that were based on the R400, the R500,	05:03
12	and the Xenos came pretty soon after the change	05:03
13	from R400 to R500.	05:03
14	Q. Was there a way to assign vertex data	05:03
15	and pixel data to threads based on allocation	05:03
16	priority between the two?	05:04
17	MR. PAIGE: Objection. Vague and	05:04
18	ambiguous.	05:04
19	MR. FAHRENKROG: Object to the form.	05:04
20	A. The thread pools themselves, that is	05:04
21	the control mechanism, was separate. There was a	05:04
22	dynamic mechanism for sharing the GPRs that was	05:04
23	based on a priority that was kind of	05:04
24	heuristically developed in that part of the RTL,	05:04
25	based on looking at how busy the output buffers,	05:04

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 201 of 213 AMDLG0215040 AMD1318_0158155 CX-1950C.0201

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 202
1	be it the vertex and pixel buffers, was.	05:04
2	So if there weren't enough vertices	05:04
3	being generated, it would allocate more room for	05:04
ą	the vertices. And at least in some version of	05:05
3	the code, there was an input thread arbiter, but	05:05
6	I'd have to go through the code to say whether	05:05
7	that was in whether that remained in the	05:05
8	design.	05:05
9	But that input thread arbiter would	05:05
10	obvicusly make a decision, and I think it made a	05:05
11	decision based on pixel versus vertex, but I'd	05:05
12	have to I can't say that for sure without	05:05
13	finding the code associated with that input	05:05
14	arbiter.	05:05
15	Q. And you don't know whether that was	05:05
16	for the 400, the 500 or the 600 version, right?	05:05
17	MR. FAHRENKROG: Object to the form.	05:05
18	A. Well, I am talking specifically about	05:05
19	the 400 version.	05 : 05
20	Q. Okay. Was that arbiter programmable?	05:05
21	MR. FAHRENKROG: Object to the form.	05:06
22	MR. PAIGE: Vague and ambiguous.	05:06
23	A. The dynamic mechanism of the GPRs was	05:06
24	a programmable mechanism. The input arbiter, I	05:06
23	can't say for sure, because I have to find the	05:06

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 202 of 213 AMDLG0215041 AMD1318_0158156 CX-1950C.0202

		Page 203
1	actual code. But my belief is that it was not	05:06
2	programmable.	05:06
3	Q. And for the one that was	05:06
ą	programmable, do you know when that was first	05:06
3	conceived of?	05:06
6	A. That was present in the design very	05:06
7	early on. I see mention of it before 2002.	05:06
8	Q. Did the R400 have a loop instruction?	05:06
9	A. Yes.	05:06
10	Q. When was that first conceived?	05:06
11	A. I'd have to go back and look. The	05:06
1.2	loop instruction was very heavily based on	05:06
13	Microsoft DX assembly language, which also have a	05:06
14	loop instruction.	05:07
15	So I don't think that AMD can even	05:07
16	claim invention credit for that in that we were	05:07
17	simply implementing a requirement from Microsoft.	05:07
18	Q. Okay. And do you know when that was	05:07
19	done?	05 : 07
20	A. I don't. I'd have to I think you	05:07
21	could look it up in terms of Microsoft when they	05:07
22	when they released DX specs.	05:07
23	Q. Did R400 have a call instruction?	05:07
24	A. It did.	05:07
25	Q. And when was that first conceived?	05:07

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 203 of 213 AMDLG0215042 AMD1318_0158157 CX-1950C.0203

		Page 204
1	A. Again, that was mostly based on the	05:07
2	Microsoft DX assembly language. So I wouldn't	05:07
3	claim any great invention on the part of AMD.	05:07
4	Q. Did the R400 have a return	05:07
3	instruction?	05:07
6	A. Yes, it did.	05:07
7	Q. And when was that first	05:07
8	A. Again, it's simply based on the API	05:08
9	requirements. There was some innovation in terms	05:08
10	of how to implement these things. But the	05:08
11	implementation, you know, followed the	05:08
12	requirements, and the requirements were set by	05:08
13	Microsoft.	05:08
14	Q. Do you have any sense of what time	05:08
15	frame that work was done?	05:08
16	A. I don't as I'm sitting here. I could	05:08
17	find out.	05:08
18	Q. Did R400 have a branch instruction?	05:08
19	A. R400, it did have a form of a branch	05:08
20	instruction. It was not a typical branch	05:08
21	instruction.	05:08
22	Q. And why was it atypical?	05:08
23	A. Well, because R400 had really two	05:08
24	types of instructions. There were control flow	05:09
25	instructions, and the control flow instructions	05:09

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER

		Page 205
1	kind of kicked off execution or ALU instructions.	05:09
2	And so the ALU instructions were like	05:09
3	add, multiply, subtract, and the control flow	05:09
ą	instructions said, okay, execute, you know, eight	05:09
3	ALU instructions, and then the following eight	05:09
6	instructions would be the add, multiply,	05:09
7	subtract.	05:09
8	So the branch instructions were part	05:09
9	of those control flow instructions. So you	05:09
10	couldn't just put a you know, it wasn't put in	05:09
11	the middle there. And the branch instructions	05:09
12	only worked what do I want to say here? It's	05:09
13	a SIMD machine. So that means there's one	05:10
14	instruction flow for multiple pieces of data.	05:10
15	There was not a branch instruction	05:10
16	that you could do like a test on an individual	05:10
17	piece of data and say if this thing is a true	05:10
18	branch. The branch only functioned on all of the	05:10
19	pieces of data.	05:10
20	So that's what I mean when I say it	05:10
21	wasn't a fully general branch instruction.	05:10
22	Q. When was that done, do you know?	05:10
23	A. That was also done early if you look	05:10
24	at the early SQ documentation. There's	05:10
25	documentation about how the flow instructions	05:10

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 205 of 213 AMDLG0215044 AMD1318_0158159 CX-1950C.0205

		Page 206
1	work.	05:10
2	Q. SQ, what is that?	05:10
3	A. That's the sequencer block. Most of	05:10
4	this pile.	05:10
5	Q. Did the R400 rasterizer convert	05:10
6	vertex data output into pixel data?	05:11
7	A. It would take in triangles, which	05:11
8	were based on vertex data output. But vertices	05:11
9	don't produce pixels. It's the grouping of them	05:11
10	into 2D primitive that produces pixels.	05:11
11	Obviously the triangles are a function of the	05:11
1.2	output vertices.	05:11
13	Q. So is that a yes or a no or kinda	05:11
14	yes, kinda no?	05:11
15	A. It's a kinda yes. It's not a real	05:11
16	yes, because we don't the rasterizer did not	05:11
17	directly take in vertices. It took in	05:11
18	vertices first had to go through a fair amount of	05:11
19	processing prior to getting to the rasterizer.	05:11
20	Q. Now, did your unified I'm	05:12
21	forgetting the word, because it's getting late	05:12
22	A. Shader.	05:12
23	Q. The unified shader, could it also	05:12
24	process primitives? Let me ask the question	05:12
25	again so the record is clear.	05:12

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 206 of 213 AMDLG0215045 AMD1318_0158160 CX-1950C.0206

		Page 207
1	Did the unified shader process	05:12
2	primitives?	05:12
3	A. Not in the R400 or R500. It would	05:12
ą	process either vertices or it would process	05:12
\$	pixels.	05:12
6	Q. What about the 600?	05:12
7	A. The 600 did support processing	05:12
8	primitives.	05:12
9	Q. So could the R400 assign threads to	05:12
10	vertex, primitive and pixels?	05:12
11	A. No.	05:12
12	Q. It could only do it for vertex and	05:12
13	pixels?	05:13
14	A. Correct.	05:13
15	Q. But the R600 could do it for all	05:13
16	three?	05 : 13
17	A. Yos.	05:13
18	Q. Give me just one second. This was a	05:13
19	question I had. Could pixels and vertex data	05 : 13
20	proceed through threads out of order in the R400?	05:13
21	MR. PAIGE: Object to the form.	05:13
22	A. Could pixels and vertex data proceed	05:13
23	through threads out of order? Not within a	05:13
24	thread, because it was an SIMD machine. So all	05:14
25	of the pixels in a given thread were pretty much	05:14

TSG Reporting - Worldwide - 877-702-9580

		Page 208
1	lockstep.	05:14
2	But pixels could be processed out of	05:14
3	order with pixels, although they had to finish in	05:14
ą	order. Similarly, vertices could be processed	05:14
3	out of order with other vertex threads could	05:14
6	be processed out of order with other vertex	05:14
7	threads, but they had to finish in order.	05:14
8	There was no ordering requirement on	05:14
9	pixels versus vertices.	05:14
10	Q. Did you perform any of the	05:14
11	simulations on the R400?	05:14
12	A. In terms of actually running them and	05:14
13	seeing how they did?	05:14
14	Q. Yes.	05:14
15	A. I don't think so.	05:14
16	MR. CHATTERJEE: I think that's all I	05:15
17	got. Thank you very much.	05:15
18	MR. FAHRENKROG: Okay. I just want	05:15
19	to restate that we'll designate the transcript	05 : 15
20	AMD confidential business information and the	05:15
21	witness will read and sign the transcript.	05:15
22		
23	(Continued on next page to include jurat)	
24		
25		

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 208 of 213 AMDLG0215047 AMD1318_0158162 CX-1950C.0208

		Page 209
1	VIDEOGRAPHER: The time is 5:15. At	05:15
2	this time we'll end today's deposition of Andrew	05:15
3	Gruber. We'll stop recording and go off the	05:15
4	record.	05:15
3	(Time Noted: 5:15 p.m.)	
6		
7		
8		
9		
10	ANDREW E. GRUBER	
11		
1.2		
13	Subscribed and sworn to before me	
14	this day of 2015.	
15		
16		
17		
18		
19		
20		
21		
22		
23		
24		
25		

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 209 of 213 AMDLG0215048 AMD1318_0158163 CX-1950C.0209

	Page 210
1	CERTIFICATE
2	Commonwealth of Massachusetts)
3) \$\$:
4	County of Suffolk)
\$	
6	I, Michael D. O'Connor, a Notary
'n	Public within and for the Commonwealth of
8	Massachusetts, do hereby certify:
9	That ANDREW E. GRUBER, the witness
10	whose deposition is hereinbefore set forth, was
11	duly sworn before me and that such deposition is
12	a true record of the testimony given by such
13	witness.
14	I certify that I am not related to
15	any of the parties to this action by blood or
16	marriage; and that I am in no way interested in
17	the outcome of this matter.
18	IN WITNESS WHEREOF, I have hereunto
19	set my hand this 18th day of March, 2015.
20	
21	
22	Michael D. O'Connor, RPR, CRR, CBC, CCP
23	
24	
25	

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 210 of 213 AMDLG0215049 AMD1318_0158164 CX-1950C.0210

1

			Page 211
1		INDEX	
2	WITNESS:	EXAMINATION BY	PAGE
3	ANDREW E. GRUBER	Mr. Higgins	6
4		Mr. Chatterjee	182
\$		EXHIBITS	
6	ANDREW E. GRUBER	EXHIBIT	PAGE
7	Exhibit 1 Docu	ment entitled, "Complainant	
8	NVID	IA Corporation's Notice of	
9	Depoi	sition of Andrew Gruber"	5
10	Exhibit 2 Docu	ment entitled, "Application	
11	For	Issuance of Subpoena Duces	
12	Tecu	n and Subpoena Ad	
13	Test	ificandum to Advanced	
14	Micro	> Devices, Inc."	5
15	Exhibit 3 Artic	cle entitled, "ATI R400	
16	GPU (Cancelled"	26
17	Exhibit 4 Docu	ment entitled "Respondents'	
18	Inva	lidity Contentions"	32
19	Exhibit 5 Docu	nent entitled "Non-Disclosu	re
20	Agre	ement"	40
21	Exhibit 6 Docu	ment entitled "Xenos	
22	Sequ	encer Specification,	
23	Vers	ion 3.0"	67
24			
25			

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 211 of 213 AMDLG0215050 AMD1318_0158165 CX-1950C.0211

			Page 212
1		EXHIBITS (Cont'd)	
2	ANDREW E. GR	UBER EXHIBIT	PAGE
3	Exhibit 7	Document entitled "R400	
4		Architecture Proposal	
\$		Version 0.1*	82
6	Exhibit 8	Document entitled "R400	
~~ <u>~</u>		Sequencer Specification SQ,	
8		Version 2.02"	90
9	Exhibit 9	Declaration under 37 C.F.R.	
10		1.131	107
11	Exhibit 10	Declaration under 37 C.F.R.	
12		1.131	108
13	Exhibit 11	U.S. Patent No. 8,400,459	108
14	Exhibit 12	U.S. Patent No. 8,760,454	108
15	Exhibit 13	Source Code	126
16	Exhibit 14	Document entitled "R400 Emulato)r
17		Version 0.0 January 15, 2002"	148
18	Exhibit 15	U.S. Patent No. 6,897,871	168
19	Exhibit 16	U.S. Patent No. 7,239,322	168
20			
21			
22			
23			
24			
25			

TSG Reporting - Worldwide - 877-702-9580

Realtek Ex. 1017 Case No. IPR2023-00922 Page 212 of 213 AMDLG0215051 AMD1318_0158166 CX-1950C.0212

	Page 213
1	ERRATA SHEET FOR THE TRANSCRIPT OF:
2	Case Name: In the Matter of Certain Consumer
	Electronics Investigation and Display
3	Devices with Graphics Processing and
	Graphics Processing Units Therein
4	Dep. Date: March 17, 2015
5	Deponent: Andrew E. Gruber
6	
7	CORRECTIONS:
8	Pg. Ln. Now Reads Should Read Reason
9	
10	
11	
12	
13	
14	
15	
16	··········
17	
18	
19	
20	
21	Signature of Deponent
22	SUBSCRIBED AND SWORN BEFORE ME
23	THISDAY OF, 2015
24	
25	(Notary Public) MY COMMISSION EXPIRES:

TSG Reporting - Worldwide - 877-702-9580

HIGHLY CONFIDENTIAL – ATTORNEYS' EYES ONLY CONFIDENTIAL BUSINESS INFORMATION - SUBJECT TO PROTECTIVE ORDER Realtek Ex. 1017 Case No. IPR2023-00922 Page 213 of 213 AMDLG0215052 AMD1318_0158167 CX-1950C.0213