UNITED STATES PATENT AND TRADEMARK OFFICE

BEFORE THE PATENT TRIAL AND APPEAL BOARD

LG ELECTRONICS, INC., Petitioner,

V.

ATI TECHNOLOGIES ULC, Patent Owner.

> Case IPR2015-00326 Patent 6,897,871 B1

#### DECLARATION OF ANDREW WOLFE REGARDING U.S. PATENT NO. 6,897,871

Mail Stop "Patent Board"

Patent Trial and Appeal Board U.S. Patent and Trademark Office P.O. Box 1450 Alexandria, VA 22313-1450

> ATI 2003 LG v. ATI IPR2015-00326

> > ATI Ex. 2115 IPR2023-00922 Page 1 of 271

## Table of Contents

INTRODUCTION						
BACKGROUND						
EXHIBITS						
. OVERVIEW OF THE LAW USED FOR THIS DECLARATION						
A.	Burden of Proof	11				
В.	Level of skill in the art	11				
C.	Reduction to Practice	12				
	1. Actual Reduction to Practice	13				
	2. Constructive Reduction to Practice	13				
D.	Novelty	14				
E.	Obviousness	14				
F.	Obviousness to combine	16				
G.	G. Claim construction					
INST	ITUTED GROUNDS	17				
TECH	HNOLOGY	18				
A.	Terminologies	18				
B.	General overview	19				
C.	Conventional graphics systems used separate shaders for vertex calculations and pixel calculations					
D.	Drawbacks of graphics systems using separate vertex and pixel shaders	22				
USI	PATENT NO 6 897 871	27				
BAC	KGROUND ON CHIP DESIGN AND ATI'S CHIP DESIGN	28				
THE	CODE FOR ATI'S R400 CHIP					
Α.	Claim 1	35				
	1. The Preamble	35				
	2. The Arbiter Circuit	35				
	3. The shader coupled to the arbiter circuit	45				
	INTR BAC EXH OVE A. B. C. D. E. F. G. INST TEC A. B. C. D. U.S. I BAC THE A.	INTRODUCTION				

		Case IPR2015-0032 U.S. Patent No. 6 897	26 of 7 871
		a. The shader is operative to process the selected one of the plurality of inputs	
		b. The shader including means for performing vertex operations and pixel operations	50
		c. The shader also includes means for performing one of the vertex operations or pixel operations based on the selected one of the plurality of inputs	58
		d. And the shader provides a appearance attribute	58
B.	Claim	1 2	73
C.	Claim	1 3	75
	1.	The vertex storage block further includes a parameter cache	76
	2.	The vertex storage block and a position cache	83
D.	Claim	1 5	88
	1.	The appearance attribute is position	88
	2.	The position attribute is associated with a corresponding vertex	92
E.	Claim	1 6	93
	1.	The appearance attribute is color	93
	2.	The color attribute is associated with a corresponding pixel.	96
F.	Claim	1 8	97
G.	Claim	19	98
	1.	The selection circuit	99
	2.	The control signal	102
	3.	The arbiter is coupled to the multiplexer	103
H.	Claim	n 10	103
	1.	The vertex position data	104
	2.	The primitive assembly block coupled to the shader	105
	3.	The primitive assembly block is operative to generate primitives.	107

		Case IPR2015-003	26 of	
	T	Claim 11	109	
	1.	1 The Raster Engine	.109	
		<ul> <li>Generating the pixel parameter</li> </ul>		
	Т	Claim 13		
	5.	1 The register block		
		2 The computation element	119	
		3 The Sequencer		
	К	Claim 15	132	
	11.	1. A general purpose register block	132	
		<ol> <li>The processor unit.</li> </ol>	135	
		3. The Sequencer	135	
		a. Coupled to the general purpose register	135	
		b. The sequencer maintains instructions	138	
	L.	Claim 17	139	
	M.	Claim 18	142	
	N.	Claim 20	142	
X.	THE PRIO	CLAIMS OF THE '871 PATENT ARE SUPPORTED BY THE RITY DOCUMENT	143	
XI.	CON	CEPTION	175	
XII.	OVEI	RVIEW OF THE APPLIED REFERENCES FOR GROUNDS		
	1-4		236	
	A.	Rich	236	
	B.	Kurihara	240	
XIII.	GRO RICH	UNDS 6 AND 9: OBVIOUSNESS GROUND BASED ON AND KURIHARA	242	
	A.	A POSA would not have modified Rich in the way that LG and Dr. Bagherzadeh propose.		
	B.	Kurihara does not teach or suggest a "processor unit" that "executes vertex calculations while the pixel calculations are still in progress," as in claim 20.	256	
	C.	Objective indicia of non-obviousness	261	

	Case IPR2015-00326 of
	U.S. Patent No. 6,897,871
XIV. CONCLUSION	

ATI Ex. 2115 IPR2023-00922 Page 5 of 271

I, Andrew Wolfe, declare as follows:

## I. INTRODUCTION

 I have been retained by the patent owner, ATI Technologies ULC ("ATI"), to evaluate several technical issues relating to U.S. Patent No. 6,897,871 ("the '871 patent").

2. *First*, I have been asked to evaluate source code related to the development of the "R400" project at its state of development on August 5, 2002, and to provide my opinion regarding whether the functionality of this source code for the R400 chip and the structure it describes corresponds to each and every element as set forth in claims 1, 2, 3, 5, 6, 8, 9, 10, 11, 13, 15, 17, 18, and 20 of the '871 patent. As set forth below, it is my opinion that this source code includes every limitation of these claims.

3. *Second*, I have been asked to review U.S. Patent Application No. 10/718,318 ("the '318 application"), filed November 20, 2003, to which the '871 patent claims priority, and to provide my opinion regarding whether claims 1, 2, 3, 5, 6, 8, 9, 10, 11, 13, 15, 17, 18, and 20 are supported by the '318 application. As set forth below, it is my opinion that the '318 application provides support for every limitation of these claims.

- 1 -

4. *Third*, I have been asked to review ATI's internal documents relating to the R400 project to provide my opinion regarding whether the inventors of the '871 patent conceived claims 1, 2, 3, 5, 6, 8, 9, 10, 11, 13, 15, 17, 18, and 20. As set forth below, it is my opinion that these internal documents show that the '871 patent inventors conceived of every limitation of these claims.

5. *Fourth*, I have been asked to review Rich and Kurihara and to provide my opinion regarding whether these references render obvious claims 15 and 20. As set forth below, it is my opinion that claims 15 and 20 are patentable over these references.

## II. BACKGROUND

6. I have more than 30 years of experience as a computer architect, computer system designer, personal computer graphics designer, educator, and executive in the electronics industry. A curriculum vitae is attached as Exhibit 2003 to this report and is summarized below.

7. In 1985, I earned a B.S.E.E. in Electrical Engineering and Computer Science from The Johns Hopkins University. In 1987, I received an M.S. degree in Electrical and Computer Engineering from Carnegie Mellon University. In 1992, I received a Ph.D. in Computer Engineering from Carnegie Mellon University. My

-2-

doctoral dissertation pertained to a new approach for the architecture of a computer processor.

8. In 1983, I began designing touch sensors, microprocessor-based computer systems, and I/O (input/output) cards for personal computers as a senior design engineer for Touch Technology, Inc. During the course of my design projects with Touch Technology, I designed I/O cards for PC-compatible computer systems, including the IBM PC-AT, to interface with interactive touch-based computer terminals that I designed for use in public information systems. I continued designing and developing related technology as a consultant to the Carroll Touch division of AMP, Inc., where in 1986, I designed one of the first custom touch screen integrated circuits.

9. While I studied at Carnegie Mellon University for my master's degree, from 1986 and through 1987, I designed and built a high-performance computer system. From 1986 through early 1988, I also developed the curriculum, and supervised the teaching laboratory, for processor design courses.

10. In the latter part of 1989, I worked as a senior design engineer for ESL-TRW Advanced Technology Division. While at ESL-TRW, I designed and built a bus interface and memory controller for a workstation-based computer system, and also worked on the design of a multiprocessor system.

- 3 -

ATI Ex. 2115 IPR2023-00922 Page 8 of 271 11. At the end of 1989, I (along with my partners) reacquired the rights to the technology I had developed at Touch Technology and at AMP, and founded The Graphics Technology Company. Over the next seven years, as an officer and a consultant for The Graphics Technology Company, I managed the company's engineering development activities and personally developed dozens of touch screen sensors, controllers, and interactive touch-based computer systems.

12. I have consulted, formally and informally, for a number of fabless semiconductor companies. In particular, I have served on the technical advisory boards for two processor design companies: BOPS, Inc., where I chaired the board, and Siroyan Ltd., where I served in a similar role for three networking chip companies—Intellon, Inc., Comsilica, Inc., and Entridia, Inc.—and one 3D game accelerator company, Ageia, Inc.

13. I have also served as a technology advisor to Motorola and to several venture capital funds in the United States and Europe. Currently, I am a director of Turtle Beach Corporation, providing guidance in its development of premium audio peripheral devices for a variety of commercial electronic products.

14. From 1991 through 1997, I served on the Faculty of Princeton University as an Assistant Professor of Electrical Engineering. At Princeton, I taught undergraduate and graduate-level courses in Computer Architecture,

- 4 -

Advanced Computer Architecture, Display Technology, and Microprocessor Systems, and conducted sponsored research in the area of computer systems and related topics. I was also a principal investigator for Department of Defense ("DOD") research in video technology and a principal investigator for the New Jersey Center for Multimedia Research. From 1999 through 2002, I taught the Computer Architecture course to both undergraduate and graduate students at Stanford University multiple times as a Consulting Professor. At Princeton, I received several teaching awards, both from students and from the School of Engineering. I have also taught advanced microprocessor architecture to industry professionals in IEEE and ACM sponsored seminars. I am currently a lecturer at Santa Clara University teaching graduate courses on Computer Organization and Architecture and undergraduate courses on electronics and embedded computing.

15. From 1997 through 2002, I held a variety of executive positions at a publicly-held fabless semiconductor company originally called S3, Inc. and later called SonicBlue Inc. I held the positions of Chief Technology Officer, Vice President of Systems Integration Products, Senior Vice President of Business Development, and Director of Technology, among others. At the time I joined S3, the company supplied graphics accelerators for more than 50% of the PCs sold in the United States.

16. While at S3/SonicBlue I developed technology for and participated in the development of products for digital music and digital video including HDTVs, DVD players and recorders, DVRs, portable video devices, PDAs, and tablets. I also supervised the video research and development team.

17. I have published more than 50 peer-reviewed papers in computer architecture and computer systems and IC design.

18. I also have chaired IEEE and ACM conferences in microarchitecture and integrated circuit design and served as an associate editor for IEEE and ACM journals.

19. I am a named inventor on at least 43 U.S. patents and 27 foreign patents.

20. In 2002, I was the invited keynote speaker at the ACM/IEEE International Symposium on Microarchitecture and at the International Conference on Multimedia. From 1990 through 2005, I was also an invited speaker on various aspects of technology and the PC industry at numerous industry events including the Intel Developer's Forum, Microsoft Windows Hardware Engineering Conference, Microprocessor Forum, Embedded Systems Conference, Comdex, and Consumer Electronics Show, as well as at the Harvard Business School and the University of Illinois Law School. I have been interviewed on subjects related to computer graphics and video technology and the electronics industry by publications such as the Wall Street Journal, New York Times, Los Angeles Times, Time, Newsweek, Forbes, and Fortune as well as CNN, NPR, and the BBC. I have also spoken at dozens of universities including MIT, Stanford, University of Texas, Carnegie Mellon, UCLA, University of Michigan, Rice, and Duke.

21. I am being compensated for my time working on this case at my customary rate of \$450 per hour for work performed on the case. My compensation is not in any way related to the outcome of the case.

## **III. EXHIBITS**

22. In this Declaration, I cite to the following Exhibits.

Exhibit Number	Reference			
1001	United States Patent No. 6,897,871 to Morein et al.			
1002	Prosecution History of U.S. Patent No. 6,897,871			
1003	Declaration of Dr. Nader Bagherzadeh			
1004	U.S. Patent 7,015,913 to Lindholm et al.			
1005	U.S. Patent No. 5,808,690 to Rich			
1006	U.S. Patent No. 7,376,811 B2 to Kizhepat			
1007	U.S. Patent No. 5,500,939 to Kurihara			
1008	Mark Segal and Kurt Akeley, The OpenGL® Graphics System: A Specification (Version 1.4) (Chris Frazier and Jon Leech eds., Silicon Graphics, Inc. 2002)			
1009	Curriculum Vitae of Dr. Nader Bagherzadeh			

2004	Curriculum Vitae of Dr. Andrew Wolfe			
2010	R400 Sequencer Specification (Version 0.4)			
2028	2028R400 Sequencer Specification (Version 2.0)			
2041	R400 Top Level Specification (Version 0.2)			
2042	R400 Shader Processor (Version 1.2)			
2073	Deposition Transcript of Nader Bagherzadeh, Ph.D., taken Sept. 15, 2015			
2074	Deposition Transcript of Nader Bagherzadeh, Ph.D. for IPR2015-00325, taken Aug. 14, 2015			
2075	<i>Uniram Technology, Inc. v. Taiwan Semiconductor</i> <i>Manufacturing Co., Ltd., et al.</i> , 3:04-cv-01268-VRW, Findings of Facts and Conclusions of Law, Dkt. No. 627, April 14, 2008			
2076	United States Patent Application No. 10/718,318 to Morein <i>et al.</i>			
2077	Graham Singer, History of the Modern Graphics Processor, Part 3, TechSpot (Apr. 10, 2013)			
2078David Luebke & Greg Humphreys, How GPUs Work, IEI Computer, 96-100 (2007)				
2079Microsoft and ATI Technologies Announce Technology Development Agreement, Microsoft (Aug. 14, 2003)				
2080Anton Shilov, ATI and NVIDIA Proclaim Different Grap Processors Architecture Goals: ATI Says Unified Render Engine – the Way to Go, NVIDIA Disagrees, Xbit (Dec. 2004, 7:55 AM)				
2081 Anton Shilov, NVIDIA Chief Architect: Unified Pixel an Vertex Pipelines – The Way to Go. NVIDIA Says It Wou Make a Chip with Unified Pipes "When it Makes Sense," (July 11, 2005, 11:07 PM)				
2082	Yoo <i>et al.</i> , Mobile 3D Graphics SoC: From Algorithm to Chip (2010)			
2083Luna, Introduction to 3D Game Programming with Dire9.0, Figures 4.2, 5.7, pp. 94-97, 107-109 (2003)				
2084Ahmed <i>et al.</i> , OpenGL - Lighting, Material, Shading Texture Mapping (August 28, 2009)				

2085	MICROSOFT COMPUTER DICTIONARY (5th Ed. 2002)				
2086	Foley <i>et al.</i> , Fundamentals of Interactive Computer Graphics (1984)				
2087	S3 Graphics, DirectX 10 Architecture for Chrome 400 Series Discrete Graphics Processors, A S3 Graphics White Paper (July 21, 2007)				
2088	COLLIN, DICTIONARY OF COMPUTING (4th ed., 2002)				
2089	Woo, J.H. et al., A 195/152-mW mobile multimedia SoC with fully programmable 3D graphics and MPEG4/H.264/JPEG. IEEE J. Solid-St. Circ., 43 (9), 2047–2056 (2008)				
2090	Technical Brief, NVIDIA GeForce® GTX 200 GPU Architectural Overview (May, 2008)				
2091	Intel® Processor Graphics DirectX Developer's Guide (2008-2010)				
2092	The Rise of Mobile Gaming on Android: Qualcomm® Snapdragon <sup>™</sup> Technology Leadership (2014)				
2093	RTL Code File: sq.v				
2094	RTL Code File: sq_ais_output.v				
2095	RTL Code File: sq_alu_instr_queue.v				
2096	2096   RTL Code File: sq_alu_instr_seq.v				
2097   RTL Code File: sq_thread_arb.v					
2098   RTL Code File: sq_input_arb.v					
2099	RTL Code File: sq_instruction_store.v				
2100	2100 RTL Code File: sq_defs.v				
2101	2101         RTL Code File: sq_thread_buff.v				
2102	102         RTL Code File: sq_target_fetch.v				
2103	RTL Code File: sq_export_alloc.v				
2104	04 RTL Code File: vector.v				
2105         RTL Code File: macc_gpr.v					
2106	RTL Code File: export_control.v				
2107 RTL Code File: macc.v					
2108   RTL Code File: macc32.mc					
2109	RTL Code File: sx.v				

2110	RTL Code File: parameter_caches.v		
2111	RTL Code File: param_cache_ctl.v		
2112	2112 RTL Code File: sp.v		
2113	RTL Code File: export_buffers.v		
2114	RTL Code File: pa.v		
2115	2115   RTL Code File: pa_ag.v		
2116 RTL Code File: pa_sxifccg.v			
2117 RTL Code File: pa_ccg_sxifsm.v			
2118 RTL Code File: sc.v			
2119	Takahashi, The XBOX 360 Uncloaked (2006)		
2120	Microsoft Corporation Annual Report (2006)		

23. Exhibits 2077-2092 and 2119 are true and accurate copies of what they purport to be.

24. This declaration represents only the opinions I have formed to date. I may consider additional documents as they become available or other documents that are necessary to form my opinions. I reserve the right to revise, supplement, or amend my opinions based on new information and on my continuing analysis.

## IV. OVERVIEW OF THE LAW USED FOR THIS DECLARATION

25. When considering the '871 patent and stating my opinions, I am relying on legal principles that have been explained to me by counsel.

#### A. Burden of Proof

26. I understand that for a claim to be found patentable, the claims must be, among other requirements, novel and nonobvious from what was known at the time of the invention.

27. I understand that the information that is used to evaluate whether a claim is novel and nonobvious is referred to as prior art.

28. I understand that in this proceeding, LG has the burden of proving that each element of the challenged claims is rendered obvious by the alleged prior art references.

## B. Level of skill in the art

29. I have been asked to consider the level of ordinary skill in the art that someone would have had from August 2001 to November 2003. With over 30 years of experience as a computer architect, computer system designer, personal computer graphics designer, educator, and executive in the electronics industry, I am well informed of the level of ordinary skill in the art. I understand that determining the level ordinary skill in the art takes into consideration:

- Levels of education and experience of persons working in the field;
- Types of problems encountered in the field; and

• Sophistication of the technology.

30. Based on the technologies disclosed in the '871 patent and the considerations listed above, a person having ordinary skill in the art ("POSA") would have at least a bachelor's degree in electrical or computer engineering or computer science plus five years of experience in the computer graphics hardware industry, or a master's degree in electrical or computer engineering or computer science plus two years of experience in that industry, or an equivalent combination of education and experience.

31. Throughout my declaration, even if I discuss my analysis in the present tense, I am always making my determinations based on what a POSA would have known at the time of the invention. Additionally, throughout my declaration, even if I discuss something stating "I," I am referring to a POSA's understanding.

#### C. Reduction to Practice

32. I understand there are two types of reduction to practice—actual reduction to practice and constructive reduction to practice. My understanding of each, I describe below.

- 12 -

ATI Ex. 2115 IPR2023-00922 Page 17 of 271

#### 1. Actual Reduction to Practice

33. I understand that actual reduction to practice requires proof of either(i) an embodiment of a claimed invention or (ii) performance of a process that includes all limitations of the claimed invention.

34. Here, I have examined the R400 RTL code for an early version of the R400 written in Verilog. Verilog RTL code is a structural and functional embodiment of a design that in the development of 3D graphics chips is generally used to model, define, and instantiate a hardware design. Below, I identify the specific files, objects, input/output interfaces, and functions that describe each element of claims 1, 2, 3, 5, 6, 8, 9, 10, 11, 13, 15, 17, 18, and 20 of the '871 patent.

## 2. Constructive Reduction to Practice

35. I understand that constructive reduction to practice occurs when the patent application discussing the subject matter of the claims is filed. In this case, the constructive reduction to practice occurred on November 20, 2003, with the filing of the '318 Application. Below, I include a claim chart where I identify support for each element of claims 1, 2, 3, 5, 6, 8, 9, 10, 11, 13, 15, 17, 18, and 20 of the '318 Application.

#### D. Novelty

36. I understand that a claim is unpatentable for being anticipated (sometimes called lack of novelty) if a prior art reference disclosed, at the time of the invention, each claim element as arranged in the claim. I also understand that if a prior art reference fails to expressly disclose one or more claim elements, the claim may be anticipated if the missing element(s) are inherently disclosed. I understand that to establish inherency, the evidence must make clear that the missing claim element is necessarily present in the prior art reference. I understand that anticipation requires a high threshold because each and every claim element must be unambiguously taught by a single reference, either explicitly or inherently.

#### E. Obviousness

37. I understand that a patent claim is invalid if the claims would have been obvious to a POSA at the time of the invention. I understand that the obviousness inquiry should not be done in hindsight, but from the perspective of a POSA as of the time of invention of the patent claim.

38. I understand that to obtain a patent, the claims must have, as of the time of the invention, been nonobvious in view of the prior art.

- 14 -

ATI Ex. 2115 IPR2023-00922 Page 19 of 271 39. I understand that a claim is obvious when the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious to a POSA at the time the invention.

40. I understand that to prove that prior art reference or a combination of prior art references renders a patent obvious, it is necessary to: (1) identify the particular references that, singly or in combination, make the patent obvious;
(2) specifically identify which elements of the patent claim appear in each of the asserted references; and (3) explain how a POSA could have combined the prior art references to create the claimed invention.

41. I understand that to support a conclusion that a prior art reference or a combination of prior art references renders a patent obvious, there must be some documentary evidence. Mere statements about what is basic knowledge or common sense, *i.e.*, common knowledge as a replacement for documentary evidence, is insufficient to support a conclusion of obviousness.

42. I understand that certain objective indicia can be important evidence regarding whether a patent is obvious. Such indicia include: industry acceptance, commercial success of products covered by the patent claims; long-felt need for the invention; failed attempts by others to make the invention; copying of the invention by others in the field; unexpected results achieved by the invention as

- 15 -

compared to the closest prior art; praise of the invention by the infringer or others in the field; taking of licenses under the patent by others; expressions of surprise or skepticism by experts and those skilled in the art at the making of the invention; and the patentee proceeded contrary to the accepted wisdom of the prior art.

#### F. Obviousness to combine

43. I understand that obviousness can be established by combining multiple prior art references to meet each and every claim element, but I also understand that a proposed combination of references can be susceptible to hindsight bias.

44. I understand that references are more likely to be combinable if the nature of the problem to be solved is the same.

45. I understand that if the combination of references results in the references being unsatisfactory for their intended purposes or the combination changes the references' principle of operation, a POSA would not have a motivation to combine the references.

46. I understand that teaching away, *e.g.*, discouragement, is strong evidence that the references are not combinable. I also understand that a disclosure of more than one alternative does not necessarily constitute a teaching away. I understand that the combination does not need to result in the most desirable

- 16 -

embodiment, but if the proposed combination does not have a reasonable expectation of success at the time of the invention, a POSA would not have a teaching, suggestion, or motivation to combine the references.

#### G. Claim construction

47. I understand that in this *Inter Partes* Review proceeding the claims must be given their broadest reasonable interpretation consistent with the specification. In this declaration, I have used this broadest-reasonable-interpretation standard when interpreting the claim terms.

48. I understand that the Board construed the term "means for performing vertex operations and pixel operations and performing one of the vertex operations or pixel operations based on the selected one of the plurality of inputs" to include *a register, an instruction sequencer capable of providing instructions for performing vertex operations and pixel operations, and a processor capable of floating point, arithmetic, and logical operations on a selected input.* For the purposes of this proceeding, I apply that construction to my analysis below.

## V. INSTITUTED GROUNDS

49. I understand that LG proposed nine grounds for *inter partes* review based on two primary references: Lindholm and Rich. I understand that the Board denied LG's Grounds 5, 7, and 8 in their entirety, and denied Ground 6 with

respect to claims 6 and 17. I further understand that the Board instituted *inter partes* review of claims 1-3, 5, 6, 8-11, 13, 15, 17, 18, and 20 of the '871 patent in the manner shown in the table below.

Grounds	Claims	Туре	Primary Reference	Secondary References
Ground 1	1, 2, 5, 8, 10, 11, 13, and 15	Anticipation § 102	Lindholm	N/A
Ground 2	3 and 6	Obviousness § 103	Lindholm	OpenGL
Ground 3	9, 17, and 18	Obviousness § 103	Lindholm	Kizhepat
Ground 4	20	Obviousness § 103	Lindholm	Kurihara
Ground 6	15	Obviousness § 103	Rich	N/A
Ground 9	20	Obviousness § 103	Rich	Kurihara

## VI. TECHNOLOGY

## A. Terminologies

- 50. This section provides exemplary descriptions for the following terms as they are used with respect to the technology of the '871 patent. I use these descriptions when providing a general overview of computer graphics technology.
  - Pixel: Short for picture (pix) element. One spot in a rectilinear grid of thousands of such spots that a device individually "paints" to form an image produced on a computer screen or on paper. A pixel is the smallest

element that displays or prints. A set of pixels can be manipulated to create letters, numbers, or graphics. Ex. 2085, p. 406.

- Vertex: A point in space defined by the three coordinates x, y, and z. Ex. 2088, p. 374.
- Render: To produce a graphic image from data on an output device such as a video display or a printer. Ex. 2085, p. 449.
- Primitive: In computer graphics, a shape, such as a line, circle, curve, or polygon, that a graphics program can draw, store, and manipulate as a discrete entity. *Id.* at 419.
- Polygon: Any two-dimensional closed shape composed of three or more line segments, such as a hexagon, an octagon, or a triangle. *Id.* at 411.

## B. General overview

51. In computer graphics, complex three-dimensional shapes are typically represented by a wireframe collection of simple polygons, called **primitives**, as illustrated in Figure 1 (reproduced below). Transforming these wireframe models into rich, colorful images primarily involves two types of graphics-processing calculations: (i) vertex calculations and (ii) pixel calculations. Ex. 1001, 1:11-60.



Figure 1 - Polygon wireframe of a teap ot

52. Vertex calculations are applied to the primitives of a wireframe model to orient (*i.e.*, rotate, translate, or scale) the primitives in a desired way. Ex. 1001, 1:37-49. Each primitive can be represented by a set of numbers, called vertices ( $V_x$ ,  $V_y$ ,  $V_z$ ). *Id.* at 1:37-42. To make the wireframe model appear to rotate, a transformation matrix is applied to the vertices of each primitive to provide a new set of reoriented vertices ( $V_{x'}$ ,  $V_{y'}$ ,  $V_{z'}$ ). *Id.* at 1:42-48. In addition to rotations, transformation matrices may be applied to the vertices to make the wireframe model appear to move, grow, or shrink. These transformations are collectively referred to as vertex calculations. After the desired transformations are applied to the vertices, the reoriented vertices are then translated into pixels to generate a rendered object that can be displayed as a two-dimensional image. In some systems vertex calculations are also used to determine the appearance characteristics of a polygon at the vertices.

53. **Pixel calculations** are different. Pixel calculations are performed on each pixel of the rendered object to determine each pixel's color and appearance attributes. *Id.* at 1:50-54. These pixel calculations may also be applied to texture data to generate the pixel color or other appearance attributes of interest. *Id.* at 3:42-46.

## C. Conventional graphics systems used separate shaders for vertex calculations and pixel calculations

54. Around the time the technology described in the '871 patent was invented, conventional graphics-system architectures included a vertex shader to perform the vertex calculations and a separate pixel shader to perform the pixel calculations. *Id.* at 1:60-65. In these conventional architectures, vertex calculations and pixel calculations were performed sequentially. *Id.* at 2:1-6. In the first stage (vertex shading), vertex calculations built a three-dimensional scene out of polygons (*i.e.*, primitives). In the second stage (pixel shading), the primitives were translated to pixels and filled in with color. In the third stage, the shaded pixels were stored in memory called a "frame buffer" for display on a screen.

## D. Drawbacks of graphics systems using separate vertex and pixel shaders

55. Graphics-system architectures using separate vertex and pixel shaders generally do not utilize shader resources efficiently. Using separate types of shaders is inefficient because graphics-processing tasks are generally not perfectly balanced between vertex and pixel calculations. As the examples in the following paragraphs show, a task involving complex-geometry processing (*e.g.*, a complex 3D model but a simple shading scheme) usually requires many more vertex calculations than pixel calculations. A task of complex-pixel processing (*e.g.*, a simple 3D model but a complex pixel shading scheme) usually requires many more pixel calculations than vertex calculations.

56. If a graphics-processing task requires many more vertex calculations than pixel calculations, the pixel shader is (relatively) idle, resulting in wasted pixel resources. *Id.* at 1:60-65, 1:67-2:6. The figures below show a scenario where complex-geometry processing would keep the pixel shader underutilized. In this scenario, a large number of polygons form an image of a car. Ex. 2086, p. 582, Fig. 16.8(a). Each polygon (*i.e.*, a primitive) is represented by vertices, and processing these vertices keeps the vertex shader fully loaded. When constant shading (also called "flat shading") renders the scene (*id.*), there are relatively few pixel calculations because "[c]onstant shading calculates a single intensity value for

shading an entire polygon." *Id.* at 580. Thus, the pixel shader is only partially utilized. *See* Ex. 2087, p. 13; Figure 5. Unfortunately, the pixel shader cannot use its extra resources to help the vertex shader because the pixel shader is of a separate type and cannot perform vertex calculations.



57. Conversely, if a graphics-processing task requires many pixel calculations but has simple geometry, the vertex shader is (relatively) idle, resulting in wasted vertex resources. Ex. 1001, 1:60-65, 1:67-2:6. The figures below show a scenario where complex pixel processing would keep the vertex shader underutilized. In this scenario, a simple 3D model is rendered with shadows, reflections, and texture mapping. Ex. 2087, p. 13, Figure 5. Consequently, the pixel shader becomes the bottleneck of the system because rendering a simple 3D model with shadows, reflections, and texture mapping requires heavy pixel calculations. While the pixel shader is fully loaded, the vertex shader is only partially loaded because a simple 3D model does not have as many vertices to process. *See id.* Unfortunately, the vertex shader cannot use its extra resources to help offload the pixel shader's load because a conventional vertex shader is of a separate type and cannot perform pixel calculations.



58. Either way, graphics systems using separate vertex and pixel shaders are almost always unable to efficiently use all available resources. Ex. 1001, 1:60-65, 1:67-2:6.

59. As discovered by the inventors of the '871 patent, a single unified shader can perform both vertex and pixel calculations, such that a graphics processing system using one or more unified shaders has more flexibility. Such a system has more flexibility because the system can allocate shader resources more efficiently and balance resource utilization between vertex and pixel calculations.

60. A graphics-processing system with a unified shader can manage shader resources and balance resource utilization by using an arbiter to select between vertex processing and pixel processing. As the figures below show, when a graphics task requires more vertex calculations (*e.g.*, complex-geometry processing), the arbiter can select more vertex command threads for the unified shader to perform vertex calculations (represented in green). When a graphics task requires more pixel calculations (*e.g.*, complex pixel processing), the arbiter can select more pixel calculations (*e.g.*, complex pixel processing), the arbiter can select more pixel calculations (*e.g.*, complex pixel processing), the arbiter can select more pixel calculations (*e.g.*, complex pixel processing), the arbiter can select more pixel calculations (*e.g.*, complex pixel processing), the arbiter can select more pixel calculations (*e.g.*, complex pixel processing), the arbiter can select more pixel calculations (*e.g.*, complex pixel processing), the arbiter can select more pixel calculations (*e.g.*, complex pixel processing), the arbiter can select more pixel calculations (*e.g.*, complex pixel processing), the arbiter can select more pixel calculations (*e.g.*, complex pixel processing), the arbiter can select more pixel calculations (*e.g.*, complex pixel processing), the arbiter can select more pixel calculations (*e.g.*, complex pixel processing), the arbiter can select more pixel calculations (*e.g.*, complex pixel processing), the arbiter can select more pixel calculations (*e.g.*, complex pixel processing), the arbiter can select more pixel calculations (*e.g.*, complex pixel processing), the arbiter can select more pixel calculations (*e.g.*, complex pixel p

#### **Complex Geometry Processing**



## VII. U.S. PATENT NO. 6,897,871

61. The '871 patent is directed to a graphics-processing system having a single, unified shader. Ex. 1001, Abstract. The graphics-processing system includes an arbiter circuit operative to select one of a plurality of inputs in response to a control signal. *Id.* The graphics-processing system also includes a shader. *Id.* The shader is coupled to the arbiter and is operative to process the selected one of the plurality of inputs. *Id.* The shader includes means for performing vertex and pixel operations, such that the shader performs one of the vertex operations or pixel operations based on the selected one of the plurality of inputs. *Id.* 

ATI Ex. 2115 IPR2023-00922 Page 32 of 271 62. The shader in the graphics-processing system also includes a register block, a sequencer, and a processor unit. *Id.* The register block is used to maintain the plurality of selected inputs. *Id.* The sequencer maintains instructions that perform vertex manipulation and pixel manipulation operations. *Id.* And a processor is capable of executing both floating point arithmetic and logical operations on the selected inputs in response to the instructions maintained in the sequencer. *Id.* 

63. The unified shader graphics processing system is an improvement over conventional systems - which include a vertex shader and a pixel shader as separate components. *Id.* at 1:55-57. Both of these shaders are required to perform a position and texture transformation and generate an object. *Id.* at 1:57-62. Because both vertex and pixel shaders are required, the graphics processors are large in size and with most real estate being taken up the vertex and pixel shaders. *Id.* at 1:62-65. In addition to the real-estate penalty associated with conventional graphics processors, there is also a corresponding performance penalty associated therewith. *Id.* at 1:66-2:1.

#### VIII. BACKGROUND ON CHIP DESIGN AND ATI'S CHIP DESIGN

64. In my experience, modern graphics chip production is a two-step process. First, the integrated-circuit designers design a chip almost entirely on a

computer using computer-aided–design ("CAD") tools. The integrated-circuit designers depend on software-based design, simulation, verification, and layout tools. These tools ensure that production integrated circuits function and work as intended. This process can take several months or years. These CAD tools are used to create a chip specification, generally at multiple levels of abstraction that serve as both a detailed specification of the chip and as a model of its structure and function. This has been the predominant design methodology for graphics chips since at least 1990.

65. The CAD tools are used to model and validate the chip design. While the design representation at this stage may resemble software, its primary purpose is to be an accurate representation of a hardware chip design. In the case of hardware description languages like Very High Speed Integrated Circuit Hardware Description Language ("VHDL") or Verilog, the design language is generally the most accurate formal specification of the structure and function of the chip that the design engineer will prepare. It is used to directly create the manufacturing tooling. Only after the integrated-circuit designers are confident that the design will function properly, and the chip design passes commercial specifications, the layout file created by the CAD tools from the design language is sent to a chipmanufacturing facility for fabrication. Since layout files were historically provided on a magnetic tape, this is often called a "tape-out." At this point the design process has been completed and the manufacturing step is intended to simply reproduce an exact copy of what is described in the layout file. The layout file represents the manufacturing tooling for the chip-manufacturing facility. The chipmanufacturing facility uses this tooling to fabricate a physical integrated circuit, commonly referred to as a "chip."

66. In my experience, although both circuit design and circuit fabrication are both necessary components of chip production, in reality they are separate and distinct activities. Typically, chip design and chip fabrication are performed by different entities, particularly with respect to graphics chips. Ordinarily, circuit designers do not fabricate chips, and chip fabricators do not design circuits.

67. It is my understanding that, the patent owner here, ATI, is a chipdesign company. This means that ATI designs integrated circuits, such as chips. ATI does not fabricate chips. Instead, ATI uses software-based CAD tools to design and reduce to practice the chip components claimed in the '871 patent. Only after the components claimed in the '871 patent (along with other chip components) worked for their intended purpose, would ATI generate the tooling and send it for fabrication. Because the '871 patent pertains to the chip-circuit design, the actual reduction to practice of the claims of the '871 patent would have occurred when the RTL code performed all limitations of the claims.

#### IX. THE CODE FOR ATI'S R400 CHIP

68. I have been asked to review the source code for ATI's R400 chip.This code includes files generated before or on August 5, 2002 by ATI. The source code includes two corresponding design databases that comprise the source code:R400 RTL code and Emulator Code.

69. The R400 Emulator Code is written in a well-known C++ programming language. The R400 Emulator Code includes source code that, when executed, emulates the behavior of the graphics-processing system using software that executes on a computer. C++ is commonly used to specify the function of a software system, but chip designers often also use it to specify and emulate structural aspects of hardware systems, such as, chips, and also to model, validate, and test the functionality and certain structural features of a hardware design.

70. In my experience having both RTL code and C++ code implementation is common in the chip design industry. The C++ code is faster to write and easier to debug by the chip designers. It runs faster, so larger examples of user input can be tested. The chip designers often first write and test the chip design in C++ or another software language. The test results from the chip code in C++ are saved. Next the RTL code (in this case the R400 code) is written in Verilog or another hardware-description language and is compared against the test

- 31 -

ATI Ex. 2115 IPR2023-00922 Page 36 of 271
results generated using the C++ code. By comparing two different descriptions of the hardware implementation, it is more likely that errors can be found and removed.

71. The R400 RTL code is implemented in a hardware-description language (HDL), called Verilog. Verilog is a hardware-description language used to design and specify hardware systems. That is, Verilog describes behavior of a hardware circuit in terms of inputs, outputs, state machines, logic equations, and modules. When a module is declared in Verilog, the declaration is definitional. This serves as a specification of function and structure. Copies of that module can then be instantiated by specifying the inputs and outputs that carry information to and from a particular copy of the module. This instructs the CAD tools to create a copy of the specified circuits in each final product. It is possible to have multiple copies of a module, with the inputs and outputs of each copy separately specified in the design. The logic equations for the module, which describe how the module operates based on different inputs, are also specified. This logic can be combinational, representing a set of basic logic gates, or sequential, which can include a state machine that controls the operation over time. There are many different ways to write these logic equations, but each is converted to a set of basic logic gates by the CAD tools. From the files produced by the R400 RTL code, a chip manufacturer is able to manufacture a hardware circuit that includes structure

and behavior described in the R400 RTL code. This is a standard practice in any modern graphics integrated circuit design.

72. Here, in the R400 program, Verilog was used to validate the integrated-circuit version of the graphics-processing system recited in claims 1, 2, 3, 5, 6, 8, 9, 10, 11, 13, 15, 17, 18, and 20. At least one version of the R400 RTL code which discloses all elements of these includes the files generated before or on August 5, 2002. These files are attached as Exhibits 2093-2096, 2098-2101, 2104-2118.

73. I have compared each element of claims 1, 2, 3, 5, 6, 8, 9, 10, 11, 13, 15, 17, 18, and 20 to the R400 RTL code and the corresponding files, functions, and interfaces using the broadest reasonable construction standard for all terms that the Board did not construe. For the term "means for performing vertex operations and pixel operations and performing one of the vertex operations or pixel operations based on the selected one of the plurality of inputs," I applied the Board's construction—namely, *a register, an instruction sequencer capable of providing instructions for performing vertex operations and pixel operations, and a processor capable of floating point, arithmetic, and logical operations on a selected input.* I point to thefiles, pages and line numbers in the RTL that disclose

each element recited in these claims. In my opinion, the R400 RTL code discloses all elements of claims 1, 2, 3, 5, 6, 8, 9, 10, 11, 13, 15, 17, 18, and 20.

74. The R400 RTL code includes the sq.v, sp.v, sx.v, pa.v, and sc.v files and their corresponding sub-files and referenced modules that specify and generate a hardware circuit which is a graphics-processing system as recited in claims 1, 2, 3, 5, 6, 8, 9, 10, 11, 13, 15, 17, 18, and 20. In particular, the sq.v file specifies and generates a sequencer which includes parts of an arbiter circuit, and arbiter, and an instruction store. The sp.v specifies and generates a shader, a register, the selection multiplexer, a computation element and a processor unit. The sx.v specifies and generates a shader export block which includes a parameter cache. The pa.v specifies and generates a primitive assembly block which includes a raster engine (also referred to as a rasterizer or a scan converter).

75. I cite to the R400 RTL source code using the following format:
(*sq. v*, 1:1-10). This example citation points to exhibit *sq. v*, at page 1, lines 1-10.

#### A. Claim 1

#### 1. The Preamble

76. The preamble of claim 1 recites "A graphics processor, comprising:" The files, sq.v and sp.v (and their referenced modules) define the hardware block component of the graphics-processing system.

### 2. The Arbiter Circuit

77. The first element of claim 1 recites "*an arbiter circuit for selecting one of a plurality of inputs in response to a control signal.*" I have generated a visual representation of the components, as I understand them, based on the R400 RTL code, that describe an arbiter circuit in a figure below.



78. The sq.v and sp.v file instantiate blocks of an arbiter circuit. The arbiter circuit includes an arbiter instantiated as u sq input arb. (sq.v,

28:11-29:7.) The u\_sq\_input\_arb is specified as an sq\_input\_arb module in sq input arb.v.

79. The arbiter *u\_sq\_input\_arb* is coupled to a multiplexer,

implemented in *u* sq ais output and at least one of the four vector units,

uvector0, uvector1, uvector2, and uvector3. The

u sq ais output module is instantiated in sq.v. (sq.v, 77:20-81:4) and the

four vector units are instantiated in *sp.v*(*sp.v*, 15:6-18:16).

80. The arbiter in the sq\_input\_arb module receives five input signals vtx\_req, gpr\_phase, pix\_req, vtx\_busy, and pix\_busy signals which are replicated below.

```
module sq input arb
(
   vtx req, // request from VISM
   vtx busy, // busy from VISM - tells arb to keep qpr write
mux set to verts
  pix_req, // request from PISM
pix_busy, // busy from PISM - t
               // busy from PISM - tells arb to keep gpr write
mux set to pixels
   gpr phase, //
   input [0:0] vtx req;
   input [0:0] vtx busy;
   input [0:0] pix req;
   input [0:0] pix busy;
   input [1:0] gpr phase;
•••
)
```

(sq input arb.v, 2:4-11, 3:8-13.)

81. The vtx\_req control signal is a request from a vertex input state machine to process a vertex inputs. The *pix\_req* control signal is a request from a pixel input state machine to process a pixel input. The arbiter generates a control signal based on these five input signals, as replicated below:

```
[/ next state logic
   always @(
          vtx req or pix req or vtx busy or pix busy or
gpr phase or
        current state
          )
     begin
     // default assignments
     next state = IDLE;
     next vtx gnt = LO;
     next pix gnt = LO;
     next vtx sel = LO;
     case (current state)
       IDLE:
          begin
          // - assert grants based on gpr phase
          // - gnt is reg'd out, so need to look for phase
before the one that lines up
             // - the phase for pix gnt is calculated based on
interp latency
          if (vtx req & (gpr phase == `SQ ID PHASE) )
            begin
            next vtx gnt = HI;
             next vtx sel = HI;
                  next state = V XFER;
               end
          else if ( pix req & (gpr phase == `SQ PV PHASE) )
            begin
             next pix gnt = HI;
                  next state = P XFER;
               end
       end
       V XFER:
          begin
          // - hold vtx sel high while VISM is busy
          if ( vtx busy )
            begin
```

```
next vtx sel = HI;
             next state = V XFER;
             end
          else
            begin
            next state = IDLE;
            end
       end
       P XFER:
          begin
          // - first check if there's another pix reg (and no
vtx req)
          // - if so, grant it and stay here
          // - otherwise continue to hold vtx sel low while PISM
is busy
          if ( pix req & ~vtx req & (gpr phase == `SQ PV PHASE)
)
            begin
             next pix gnt = HI;
                  next state = P XFER;
               end
          else if ( pix busy )
            begin
             next state = P XFER;
            end
          else
            begin
            next state = IDLE;
            end
       end
     endcase // case(current state)
     end // always @ (*)
                                                   (Id. at 6:16-9:10.)
```

82. The R400 RTL code above shows that the  $sq\_input\_arb$  arbiter circuit uses  $vtx\_req$  to select a vertex input, and  $pix\_req$  to select a pixel input, with the vertex input having a priority over the pixel input if both the vertex input state machine and the pixel input state machine simultaneously request that their respective inputs are selected.

83. If the *sq\_input\_arb* arbiter circuit selects a vertex input, the R400 RTL code above sets *next\_vtx\_gnt* and *next\_vtx\_sel* to "HI". If the *sq\_input\_arb* arbiter circuit selects a vertex input, the R400 RTL code above sets *next\_vtx\_gnt* and *next\_vtx\_sel* to "HI". If the *sq\_input\_arb* arbiter circuit selects a pixel input, the R400 RTL code above sets *next\_pix\_gnt* to "HI". The arbiter then indicates to the selection multiplexer and shader that the vertex input or the pixel input has been selected using the R400 RTL code below:

84. As shown in the R400 RTL code above, the sq\_input\_arb arbiter sets the output signals vtx\_gnt and pix\_gnt to a "HI" or "LO" value from next\_vtx\_gnt and next\_pix\_gnt respectively, and sets vtx\_sel to identify whether the vertex input or the pixel input was selected. The sq input arb arbiter outputs the vtx sel signal as ia vertex sel at sq.v, 29:1. The signal *ia\_vertex\_sel* corresponds to the claimed control signal.

85. The arbiter passes the vtx\_sel signal to the sq\_ais\_output module called u\_sq\_ais\_output as ia\_vertex\_sel signal. As I discussed above u\_sq\_ais\_output is instantiated in the sq module (sq.v, 77:20-81:4) and is defined in the sq\_ais\_output module in sq\_ais\_output.v. The u\_sq\_ais\_output receives the ia\_vertex\_sel at 79:8 in sq.v and 3:17 of sq\_ais\_output module.

86. The sq\_ais\_output module uses the control signal ia\_vertex\_sel to generate a control signal SQ\_SP\_gpr\_input\_sel (shown as line 493 in my figure above), which becomes an SQ\_SP\_gpr\_input\_mux signal in sq.v. (See sq\_ais\_output.v, 21:7; sq.v, 80:6.)

87. The *sp* module receives the *SQ\_SP\_gpr\_input\_mux* signal as *SQ\_SP\_gpr\_input\_mux* in *sp.v* at 2:7 and 9:11. The *sp* module also instantiates four instances of *vector* units: *uvector0*, *uvector1*, *uvector2*, and *uvector3*. (*See sp.v*, 15:6-16:18.) Each of the *vector0-3* units is defined in the *vector* module in *vector.v*. Each of the four *vector* 

units receives the SQ\_SP\_gpr\_input\_mux signal referred to as q\_sq\_gpr\_input\_mux, as shown at 16:4 of uvector0, at 16:18 for uvector1, at 17:19 for uvector2, and 18:11 for uvector3 in sp.v. The q\_sq\_gpr\_input\_mux is the control signal provided by the arbiter.

88. Each of the vector units *uvector0-3* receives a plurality of inputs.

These inputs include the interpolated data (for pixel operations) and vertex indices

(for vertex operations). The interpolated data is generated using the

uinterpolator instance of the interpolator module described in

interpolator.v. The R400 RTL code which instantiates the

uinterpolator instance is replicated below.

wire [127:0] Interpolated0, Interpolated1, Interpolated2, Interpolated3; (sp.v, 14:1.) //-----\_\_\_\_\_// //Interpolation Units---------// \_\_\_\_\_ ----// interpolator uinterpolator(.oInterpolated0(Interpolated0), .oInterpolated1(Interpolated1), .oInterpolated2(Interpolated2), .oInterpolated3(Interpolated3), .sx sp vtx data0(q sx vtx data0), .sx sp vtx delta10(q sx vtx data1),.sx sp vtx delta20(q sx vtx da ta2), .sq sp interp ijline(q sq interp ijline),.sq sp interp valid(q sq \_interp\_valid), .sq\_sp\_interp\_buff\_swap(q\_sq\_interp\_buff\_swap), .sc sp data(q sc data),.sc sp valid(q sc valid),.sq sp interp mod e(q sq interp mode), .sc sp type(q sc type), .sc sp quad last(q sc last quad), .sclk(sclk),.srst(srst));

(Id. at 14:5-19.)

89. The input data to uinterpolator comes from the  $q\_sc\_data$  signal which is sent by a raster engine. The sp module receives  $q\_sc\_data$  using the SC\_SP interface as  $SC\_SP\_data$ . (*Id.* at 2:7, 10:40.)

90. The output from *uinterpolator*, including *Interpolated0*, *Interpolated1*, *Interpolated2*, and *Interpolated3* is passed to each of the vector units *uvector0-3*. For example, *uvector0* receives *Interpolated0*, *uvector1* receives *Interpolated1*, *uvector2* receives *Interpolated2*, and *uvector3* receives *Interpolated3*. (*Id.* at 16:6, 17:1, 17:20, and 18:12.)

91. Each of the vector units uvector0-3 also receive vertex indices as one of a plurality of inputs. The vertex indices are passed to the vector units uvector0-3. For example, the vertex indices are generated using  $usp\_vsr\_ct1$  defined in the  $sp\_vsr\_ct1$  module in  $sp\_vsr\_ct1.v$ . The R400 RTL code which outputs the vertex indices is replicated below.

//-----//
//Vertex Indices Staging registers and Control
//------//
sp\_vsr\_ctl usp\_vsr\_ctl(.ovtx\_index0(VertexIndex0),
.ovtx\_index1(VertexIndex1).ovtx\_index2(VertexIndex2),
.ovtx\_index3(VertexIndex3), .isq\_vsr\_data(q\_sq\_vsr\_data),

Case IPR2015-00326 of U.S. Patent No. 6,897,871 .isq\_vsr\_double(q\_sq\_vsr\_double), .isq\_vsr\_valid(q\_sq\_vsr\_valid), .isq\_vsr\_read(q\_sq\_vsr\_read), .sclk(sclk),.srst(srst)); (Id. at 14:22-15:4)

92. The input data to usp\_vsr\_ctl comes from q\_sq\_vsr\_data.
The sp module receives q\_sc\_data using the SQ\_SP interface as
SQ SP vsr\_data. (Id. at 2:9, 11:7, 11:17.)

93. The outputs from *usp\_vsr\_ctl*, including *VertexIndex0*, *VertexIndex1*, *VertexIndex2*, *VertexIndex3* are passed to each of the respective vector units *uvector0-3*. For example, *uvector0* receives *VertexIndex0*, *uvector1* receives *VertexIndex1*, *uvector2* receives *VertexIndex2*, and *uvector3* receives *VertexIndex3*. (*Id.* at 16:6, 17:2, 17:21, and 18:13.)

94. The arbiter circuitry in vector units uvector0-3 selects one of a plurality of inputs from the vertex indicies (which are the vertex data) and the interpolated pixel inputs (which are the pixel data). For example, the vector module uses the  $sq\_sp\_gpr\_input\_mux$  parameter provided by the arbiter to select the vertex data input (*iVertexIndices*) or the pixel data input (*iInterpolated*), using the R400 RTL code replicated below:

//-----

```
//Muxing logic to select from data comming from the
Interpolators (in reality more than just interpolated
data....there can be
   //also faceness and XY data), AutoCount data and Vertex
Indices comming from the staging registers.
   //Each MACC unit has its own mux logic since the controls are
phased out by one cycle from one MACC to the other.
  //-----
      _____
  //muxing logic for the inputs of the first MACC
   always @(/*AUTOSENSE*/iAutoCount or iInterpolated or
iVertexIndices
        or sq sp gpr input mux)
    begin
     case(sq sp gpr input mux)
       2'b00: InputData0 = iAutoCount ;
       2'b01: InputData0 = iInterpolated ;
       2'b10: InputData0 = iVertexIndices ;
       default: InputData0 = iInterpolated;
     endcase // case(sq sp gpr input mux)
     end
   //muxing logic for the inputs of the second MACC
   always @(/*AUTOSENSE*/iAutoCount or iInterpolated or
iVertexIndices
        or q0 gpr input mux)
    begin
     case(q0 gpr input mux)
       2'b00: InputData1 = iAutoCount ;
       2'b01: InputData1 = iInterpolated ;
       2'b10: InputData1 = iVertexIndices ;
       default: InputData1 = iInterpolated;
     endcase // case(q0 gpr input mux)
    end
   //muxing logic for the inputs of the third MACC
   always @(/*AUTOSENSE*/iAutoCount or iInterpolated or
iVertexIndices
         or q1 gpr input mux)
    begin
     case(q1 gpr input mux)
       2'b00: InputData2 = iAutoCount ;
       2'b01: InputData2 = iInterpolated ;
       2'b10: InputData2 = iVertexIndices ;
       default: InputData2 = iInterpolated;
     endcase // case(q1 gpr input mux)
     end
   //muxing logic for the inputs of the fourth MACC
   always @(/*AUTOSENSE*/iAutoCount or iInterpolated or
iVertexIndices
        or q2 gpr input mux)
```

begin
case( <b>q2 gpr input mux</b> )
2'b00: InputData3 = iAutoCount ;
2'b01: InputData3 = <b>iInterpolated</b> ;
2'b10: InputData3 = <b>iVertexIndices</b> ;
default: InputData3 = <b>iInterpolate</b> d;
endcase // case(q2_gpr_input_mux)
end
(vector.v, 10:2-12:6 (emphasis added).)

95. This is also shown in my figure above, where lines 207 & 227-228 map to the sq\_sp\_gpr\_input\_mux parameter and vector.v, 10:2-12:6.

96. The selected input is stored in InputData0, InputData1,

InputData2, and InputData3.

97. As explained above, R400 RTL code specifies an arbiter circuit for selecting one of a plurality of inputs in response to a control signal.

#### 3. The shader coupled to the arbiter circuit

98. The second element of claim 1 recites "*a shader, coupled to the arbiter circuit.*" I have generated a visual representation of the components, as I understand them, based on the R400 RTL code, that describe how an arbiter circuit is coupled to the shader, in a figure below:





99. The shader includes the scalar and vector processing pipes and registers in the sp module. (sp.v.) For example, sp.v instantiates four vector units (described in Section IX.A.2). The sq module and the sp module connect the arbiter circuit to the shader components, such as, the vector units.

100. The arbiter circuit is coupled to the shader via a number of selected data lines from the selection multiplexer. These signals include InputData0, InputData1, InputData2, and InputData3. These signals are then provided to the macc\_gpr modules within the vector units to couple the selection multiplexer in the arbiter circuit with the input of the shader. This is shown using

the R400 RTL code below, and also in my figure above as lines 313-497 which

map to vector.v at 13:9-22:8.

//-----\_\_\_\_\_ //Instantiation of all four MACC units that create a Vector Unit //-----\_\_\_\_\_ macc gprumacc gpr0(.oVectorOutput(VectorResult0) ,.oScalarInput(ScalarInput0), .oScalarOpcode(ScalarOpcode0), .oRegData(RegData0), .oexport dst(sq sp exp dst), .sq sp instruct (sq sp instruct), .sq sp instruct start (sq sp instruct start), .sq sp gpr rd addr(sq sp gpr rd addr), .sq sp gpr wr addr(sq sp wr addr),.sq sp wr ena(sq sp wr ena),.sq sp m em rd ena(sq sp mem rd ena),.sq sp mem wr ena(sq sp mem wr ena),.sq sp \_gpr\_cmask(sq\_sp\_channel\_mask), .sq\_sp\_gpr\_phase\_mux (sq\_sp\_gpr\_phase\_mux), .iInterpolated(InputData0), .sq sp constant(sq sp constant),.iScalarData(ScalarData),.tp sp data(t p sp data), .tp sp gpr dst(tp sp gpr dst), .tp sp gpr cmask (tp sp gpr cmask), .tp\_sp\_data\_valid(tp\_sp\_data\_valid),.sclk(sclk), .srst(srst));

macc\_gpr umacc\_gpr1(.oVectorOutput(VectorResult1) ,.oScalarInput (ScalarInput1),.oScalarOpcode(ScalarOpcode1),.oRegData(RegData1),.sq\_s p\_instruct(q0\_instruct),.sq\_sp\_instruct\_start(q0\_instruct\_start),.sq\_s p\_gpr\_rd\_addr(q0\_gpr\_rd\_addr),.sq\_sp\_gpr\_wr\_addr(q0\_gpr\_wr\_addr),.sq\_s p\_wr\_ena(q0\_gpr\_we),.sq\_sp\_mem\_rd\_ena(q0\_gpr\_mre),.sq\_sp\_mem\_wr\_ena(q0 \_gpr\_mwe),.sq\_sp\_gpr\_cmask(q0\_gpr\_cmask),.sq\_sp\_gpr\_phase\_mux(q0\_gpr\_p hase\_mux),.iInterpolated(InputData1),.sq\_sp\_constant(sq\_sp\_constant),. iScalarData(q0\_ScalarData),.tp\_sp\_data(tp\_sp\_data), .tp\_sp\_gpr\_dst(q0\_tp\_gpr\_dst), .tp\_sp\_gpr\_cmask(q0\_tp\_gpr\_cmask), .tp\_sp\_data\_valid(q0\_tp\_data\_valid),.sclk(sclk), .srst(srst));

macc\_gpr umacc\_gpr2(.oVectorOutput(VectorResult2), .oScalarInput (ScalarInput2),.oScalarOpcode(ScalarOpcode2),.oRegData(RegData2),.sq\_s p\_instruct(q1\_instruct),.sq\_sp\_instruct\_start(q1\_instruct\_start),.sq\_s p\_gpr\_rd\_addr(q1\_gpr\_rd\_addr),.sq\_sp\_gpr\_wr\_addr(q1\_gpr\_wr\_addr),.sq\_s p\_wr\_ena(q1\_gpr\_we),.sq\_sp\_mem\_rd\_ena(q1\_gpr\_mre),.sq\_sp\_mem\_wr\_ena(q1 \_gpr\_mwe),.sq\_sp\_gpr\_cmask(q1\_gpr\_cmask),.sq\_sp\_gpr\_phase\_mux(q1\_gpr\_p hase\_mux),.iInterpolated(InputData2),.sq\_sp\_constant(sq\_sp\_constant),. iScalarData(q1\_ScalarData),.tp\_sp\_data(tp\_sp\_data),.tp\_sp\_gpr\_dst(q1\_t p\_gpr\_dst), .tp\_sp\_gpr\_cmask(q1\_tp\_gpr\_cmask), .tp\_sp\_data\_valid (q1 tp data valid),.sclk(sclk), .srst(srst));

macc\_gpr umacc\_gpr3(.oVectorOutput(VectorResult3), .oScalarInput (ScalarInput3),.oScalarOpcode(ScalarOpcode3),.oRegData(RegData3),.sq\_s p\_instruct(q2\_instruct),.sq\_sp\_instruct\_start(q2\_instruct\_start),.sq\_s p\_gpr\_rd\_addr(q2\_gpr\_rd\_addr),.sq\_sp\_gpr\_wr\_addr(q2\_gpr\_wr\_addr),

.sq\_sp\_wr\_ena(q2\_gpr\_we),.sq\_sp\_mem\_rd\_ena(q2\_gpr\_mre),.sq\_sp\_mem\_wr\_e na(q2\_gpr\_mwe),.sq\_sp\_gpr\_cmask(q2\_gpr\_cmask),.sq\_sp\_gpr\_phase\_mux(q2\_ gpr\_phase\_mux),.iInterpolated(InputData3),.sq\_sp\_constant(sq\_sp\_consta nt), .iScalarData(q2\_ScalarData), .tp\_sp\_data(tp\_sp\_data), .sclk(sclk),.tp\_sp\_gpr\_dst(q2\_tp\_gpr\_dst), .tp\_sp\_gpr\_cmask (q2\_tp\_gpr\_cmask), .tp\_sp\_data\_valid(q2\_tp\_data\_valid),.srst(srst));

(vector.v, 14:1-16:7; (emphasis added).)

# a. The shader is operative to process the selected one of the plurality of inputs

101. The shader is "operative to process the selected one of the plurality of

*inputs.*" Based on my understanding of R400 RTL code, I have generated a figure below which represents my understanding of the components and describes the code with the reference to the figure.



102. As shown in Section IX.A.2, each of the four vector units, uvector0, uvector1, uvector2, and uvector3 process an input selected from the interpolated pixel data or the vertex indices which has been provided on the signals InputData0, InputData1, InputData2, and InputData3. The InputData0, InputData1, InputData2, and InputData3 signals are each a selected one of the plurality of inputs.

103. To process the InputData0, InputData1, InputData2, and

InputData3 signals, each vector unit instantiates four MACC modules:

umacc gpr0, umacc gpr1, umacc gpr2, and umacc gpr3. The MACC

modules (umacc gpr0, umacc gpr1, umacc gpr2, and umacc gpr3)

receive the corresponding selected input data (InputData0, InputData1,

InputData2, and InputData3) and corresponding instructions

(sq sp instruct, q0 instruct, q1 instruct, and q2 instruct)

using the R400 RTL code below:

//----//Instantiation of all four MACC units that create a Vector Unit
//------

macc\_gprumacc\_gpr0(.oVectorOutput(VectorResult0)
,.oScalarInput(ScalarInput0), .oScalarOpcode(ScalarOpcode0),
.oRegData(RegData0), .oexport\_dst(sq\_sp\_exp\_dst),
.sq\_sp\_instruct(sq\_sp\_instruct), .sq\_sp\_instruct\_start
(sq\_sp\_instruct\_start), .sq\_sp\_gpr\_rd\_addr(sq\_sp\_gpr\_rd\_addr),
.sq\_sp\_gpr\_wr\_addr(sq\_sp\_wr\_addr),.sq\_sp\_wr\_ena(sq\_sp\_wr\_ena),.sq\_sp\_mem\_rd\_ena(sq\_sp\_mem\_rd\_ena),.sq\_sp\_mem\_wr\_ena(sq\_sp\_mem\_wr\_ena),.sq\_sp\_gpr\_cmask(sq\_sp\_channel\_mask), .sq\_sp\_gpr\_phase\_mux
(sq\_sp\_gpr\_phase\_mux), .iInterpolated(InputData0),
.sq\_sp\_constant(sq\_sp\_constant),.iScalarData(ScalarData),.tp\_sp\_data(t
p\_sp\_data), .tp\_sp\_gpr\_dst(tp\_sp\_gpr\_dst), .tp\_sp\_gpr\_cmask
(tp\_sp\_gpr\_cmask), .tp\_sp\_data\_valid(tp\_sp\_data\_valid),.sclk(sclk),
.srst(srst));

macc\_gpr umacc\_gpr1(.oVectorOutput(VectorResult1) ,.oScalarInput (ScalarInput1),.oScalarOpcode(ScalarOpcode1),.oRegData(RegData1),.sq\_s p\_instruct(q0\_instruct),.sq\_sp\_instruct\_start(q0 instruct start),.sq\_s p\_gpr\_rd\_addr(q0\_gpr\_rd\_addr),.sq\_sp\_gpr\_wr\_addr(q0\_gpr\_wr\_addr),.sq\_s

p\_wr\_ena(q0\_gpr\_we),.sq\_sp\_mem\_rd\_ena(q0\_gpr\_mre),.sq\_sp\_mem\_wr\_ena(q0 \_gpr\_mwe),.sq\_sp\_gpr\_cmask(q0\_gpr\_cmask),.sq\_sp\_gpr\_phase\_mux(q0\_gpr\_p hase\_mux),.iInterpolated(InputData1),.sq\_sp\_constant(sq\_sp\_constant),. iScalarData(q0\_ScalarData),.tp\_sp\_data(tp\_sp\_data), .tp\_sp\_gpr\_dst(q0\_tp\_gpr\_dst), .tp\_sp\_gpr\_cmask(q0\_tp\_gpr\_cmask), .tp\_sp\_data\_valid(q0\_tp\_data\_valid),.sclk(sclk), .srst(srst));

macc\_gpr umacc\_gpr2(.oVectorOutput(VectorResult2), .oScalarInput (ScalarInput2),.oScalarOpcode(ScalarOpcode2),.oRegData(RegData2),.sq\_s p\_instruct(q1\_instruct),.sq\_sp\_instruct\_start(q1 instruct start),.sq\_s p\_gpr\_rd\_addr(q1\_gpr\_rd\_addr),.sq\_sp\_gpr\_wr\_addr(q1\_gpr\_wr\_addr),.sq\_s p\_wr\_ena(q1\_gpr\_we),.sq\_sp\_mem\_rd\_ena(q1\_gpr\_mre),.sq\_sp\_mem\_wr\_ena(q1 \_gpr\_mwe),.sq\_sp\_gpr\_cmask(q1\_gpr\_cmask),.sq\_sp\_gpr\_phase\_mux(q1\_gpr\_p hase\_mux),.iInterpolated(InputData2),.sq\_sp\_constant(sq\_sp\_constant),. iScalarData(q1\_ScalarData),.tp\_sp\_data(tp\_sp\_data),.tp\_sp\_gpr\_dst(q1\_t p\_gpr\_dst), .tp\_sp\_gpr\_cmask(q1\_tp\_gpr\_cmask), .tp\_sp\_data\_valid (q1\_tp\_data\_valid),.sclk(sclk), .srst(srst));

macc\_gpr umacc\_gpr3(.oVectorOutput(VectorResult3), .oScalarInput (ScalarInput3),.oScalarOpcode(ScalarOpcode3),.oRegData(RegData3),.sq\_s p\_instruct(q2\_instruct),.sq\_sp\_instruct\_start(q2 instruct start),.sq\_s p\_gpr\_rd\_addr(q2\_gpr\_rd\_addr),.sq\_sp\_gpr\_wr\_addr(q2\_gpr\_wr\_addr), .sq\_sp\_wr\_ena(q2\_gpr\_we),.sq\_sp\_mem\_rd\_ena(q2\_gpr\_mre),.sq\_sp\_mem\_wr\_e na(q2\_gpr\_mwe),.sq\_sp\_gpr\_cmask(q2\_gpr\_cmask),.sq\_sp\_gpr\_phase\_mux(q2\_ gpr\_phase\_mux),.iInterpolated(InputData3),.sq\_sp\_constant(sq\_sp\_consta nt), .iScalarData(q2\_ScalarData), .tp\_sp\_data(tp\_sp\_data), .sclk(sclk),.tp\_sp\_gpr\_dst(q2\_tp\_gpr\_dst), .tp\_sp\_gpr\_cmask (q2\_tp\_gpr\_cmask), .tp\_sp\_data\_valid(q2\_tp\_data\_valid),.srst(srst));

(vector.v, 14:1-16:7; (emphasis added))

#### 104. The macc gpr module inputs the selected data as the

iInterpolated signal, as shown in macc gpr.v at 1:20 and 2:11. The

macc\_gpr module is operative to process the selected one of the plurality of inputs

(the *iInterpolated* signal). (See macc\_gpr.v.)

## b. The shader including means for performing vertex operations and pixel operations

105. The shader also includes "means for performing vertex operations and pixel operations."

106. It is my understanding that the Board construed the above term to include a register, an instruction sequencer capable of providing instructions for performing vertex operations and pixel operations, and a processor capable of floating point arithmetic and logical operations on a selected input. Here, I opine on whether the R400 RTL code includes the functionality and the corresponding structure as construed by the Board.

107. Based on my understanding of the R400 RTL code, I have generated a figure below which represents my understanding of the components, and describe the code with reference to the figure.



108. The  $macc_gpr$  module includes a register that stores data. For example, the  $macc_gpr$  module includes register file output signal RegDatathat provides data retrieved from a register file memory called  $ugpr_mem$ " of module type " $rfsd2_128x128cm2sw1$ ". ( $macc_gpr.v, 8:1-12:20$ .) The values from RegData are then stored in the register called  $q_RegData$ . ( $macc_gpr.v, 3:15$  and 15:13.) As I describe below,  $q_RegData$  stores the selected input. As such, the shader includes a register.

109. The shader also includes an instruction sequencer capable of providing instructions. I discuss the instruction sequencer in greater detail below in Section IX.K.3., but briefly; the sq module includes an instruction sequencer. The instruction sequencer passes instructions to the shader included in the sp module using the  $SQ\_SP$  interface. The interface includes the  $SQ\_SP\_instruct$  signal which provides the instruction. (sq.v, 2:17, 12:9, and 80:11.)

110. The sp module receives the instruction using the  $SQ\_SP$  interface, and converts the instruction into  $q\_sq\_instruct$ , as shown using the R400 RTL code below:

module sp(/\*AUTOARG\*/

•••

SQ\_SP\_instruct\_start, SQ\_SP\_instruct, SQ\_SP\_stall,

input [20:0] SQ\_SP\_instruct;

...

•••

111. The *sp* module passes the  $q\_sq\_instruct$  instruction to the vector units *uvector0*, *uvector1*, *uvector2*, and *uvector3*. (*Id.* at 14:18-18:2.) Each of the vector units *uvector0*, *uvector1*, *uvector2*, and *uvector3* receives the instruction as  $q\_sq\_instruct$  and converts the instruction to  $sq\_sp\_instruct$ . (*Id.* at 15:20, 16:9, 17:10, 18:13; and *vector.v*, 1:19, 2:7.)

112. The vector unit passes the q\_sq\_instruct instruction to the macc\_gpr0, macc\_gpr1, macc\_gpr2, or macc\_gpr3 modules, as sq\_sp\_instruct, q0\_instruct, q1\_instruct, and q2\_instruct. (vector.v, 8:12-14, 14:10, 14:26, 15:11, 15:27.) The four instances of the mac\_gpr module (the macc\_gpr0, macc\_gpr1, macc\_gpr2, or macc\_gpr3) receive the instruction as sq\_sp\_instruct and pass the instruction to a *MACC* module called *umacc*, which is replicated using the R400 RTL code below:

macc umacc(.oResult(VectorResult), .oScalarOpcode(oScalarOpcode)
,.oScalarInput(oScalarInput),.oExportDst(oexport\_dst),

Case IPR2015-00326 of U.S. Patent No. 6,897,871 .iRegData(q\_RegData),.iConstantData(sq\_sp\_constant),.iScalarData( iScalarData), .iInstruction(sq\_sp\_instruct), .iInstStart(sq\_sp\_instruct\_start), .sclk(sclk), .srst(srst));

(macc gpr.v, 3:17-21.)

113. The MACC module receives instructions from the sequencer using the  $sq\_sp\_instruct$  signal and converts it to *iInstruction*. The MACC module also receives  $q\_RegData$ , and manipulates  $q\_RegData$  using *iInstruction*. For example, the MACC module includes a mad unit called macc32 that performs the required calculations, replicated below:

//Floating point Multiply and Accumulate macc32 mad(OperandAMod, OperandBMod, OperandCMod, VectorOpcode,MaccResult,sclk);

(macc.v, 24:25-25:2.)

114. The macc32 module receives OperandAMod, OperandBMod, OperandCMod as operands which include the data maintained in the register block (oRegData), and the VectorOpcode which includes instructions. The macc32 module is then operative to use OperandAMod, OperandBMod, OperandCMod and VectorOpcode to perform 1) floating point operations which are arithmetic operations, and 2) logical comparisons which are logical operations. See e.g. macc32.mc. 115. The vector modules, which include the macc\_gpr modules, and the MACC modules within the sp modules are the structures that perform the vertex operations and the pixel operations.

116. Within the instruction sequencer,  $SQ\_SP\_instruct$  is generated in the  $sq\_ais\_output$  module, as shown using the R400 RTL code below:

```
module sq ais output
(
SQ SP instr,
output [20:0] SQ SP instr;
reg [20:0] SQ SP instr;
// _____
  // -- SP instruction, write mask --
  // ------
  // - valid with instruction start
  always @(posedge clk)
   begin
     case (gpr phase)
       `SQ SRCB PHASE: begin
        case (alu phase)
       LO: begin
           SQ SP instr <= {3'b000, aiq0 instr[06:00],
aiq0 instr[55:48], aiq0 instr[58], aiq0 instr[101:99]};
           u0 SQ SP write mask <= aiq0 valid bits [3:0];</pre>
u1 SQ SP write mask <= aiq0 valid bits [7:4];
           u2_SQ_SP_write_mask <= aiq0_valid_bits [11:8];</pre>
u3 SQ SP write mask <= aiq0 valid bits [15:12];
         end
       HI: begin
           SQ SP instr <= {aiq1 instr[07:00], aiq1 instr[55:48],
aiq1 instr[58], aiq1 instr[101:99]};
           u0 SQ SP write mask <= aiq1 valid bits [3:0];</pre>
ul SQ SP write mask <= aiq1 valid bits [7:4];
           u2 SQ SP write mask <= aig1 valid bits [11:8];
u3 SQ SP write mask <= aiq1 valid bits [15:12];
         end
        endcase
```

```
end
       `SQ SRCC PHASE: begin
         case (alu phase)
       LO: begin
            SQ SP instr <= {aiq0 instr[15:08], aiq0 instr[47:40],
aiq0 instr[57], aiq0 instr[98:96]};
            u0_SQ_SP_write_mask <= aiq0_valid_bits [19:16];</pre>
ul SQ SP write mask <= aiq0 valid bits [23:20];
            u2 SQ SP write mask <= aiq0 valid bits [27:24];
u3 SQ SP write mask <= aiq0 valid bits [31:28];
          end
       HI: begin
            SQ SP instr <= {aiq1 instr[15:08], aiq1 instr[47:40],
aiq1 instr[57], aiq1 instr[98:96]};
            u0_SQ_SP_write_mask <= aiq1_valid_bits [19:16];</pre>
u1 SQ SP write mask <= aiq1 valid bits [23:20];
            u2 SQ SP write_mask <= aiq1_valid_bits [27:24];</pre>
u3 SQ SP write mask <= aiq1 valid bits [31:28];
          end
         endcase
       end
       `SQ FA PHASE: begin
         case (alu phase)
       LO: begin
            SQ SP instr <= {aiq0 instr[23:16], aiq0 instr[39:32],
aiq0 instr[56], aiq0 instr[95:93]};
            u0 SQ SP write mask <= aiq0 valid bits [35:32];</pre>
ul SQ SP write mask <= aiq0 valid bits [39:36];
            u2 SQ SP write mask <= aiq0 valid bits [43:40];
u3 SQ SP write mask <= aiq0 valid bits [47:44];
          end
       HI: begin
            SQ SP instr <= {aiq1 instr[23:16], aiq1 instr[39:32],
aiq1 instr[56], aiq1 instr[95:93]};
            u0 SQ SP write mask <= aiq1 valid bits [35:32];</pre>
ul SQ SP write mask <= aiq1 valid bits [39:36];
            u2 SQ SP write mask <= aiq1 valid bits [43:40];
u3 SQ SP write mask <= aiq1 valid bits [47:44];
          end
         endcase
       end
       `SQ SRCA PHASE: begin
         case (alu phase)
       LO: begin
            SQ SP instr <= {aiq0 instr[23:16], aiq0 instr[25:24],
aiq0 instr[31:26], aiq0 instr[92:88]};
            u0_SQ_SP_write_mask <= aiq0_valid bits [51:48];</pre>
ul SQ SP write mask <= aiq0 valid bits [55:52];
            u2 SQ SP write mask <= aiq0 valid bits [59:56];
u3 SQ SP write mask <= aiq0 valid bits [63:60];
          end
       HI: begin
```

```
Case IPR2015-00326 of

U.S. Patent No. 6,897,871

    SQ_SP_instr <= {aiq1_instr[23:16], aiq1_instr[25:24],
    aiq1_instr[31:26], aiq1_instr[92:88]};
    u0_SQ_SP_write_mask <= aiq1_valid_bits [51:48];
    u1_SQ_SP_write_mask <= aiq1_valid_bits [55:52];
    u2_SQ_SP_write_mask <= aiq1_valid_bits [59:56];
    u3_SQ_SP_write_mask <= aiq1_valid_bits [63:60];
    end
    endcase
    end
    (sq ais output.v, 2:7-8, 15, 7:1, 9:1, 16:9-19:13.)</pre>
```

117. These instructions come from the  $sq\_alu\_instr\_queue$  module which is instantiated in sq.v as  $u0\_sq\_alu\_instr\_queue$ . (sq.v, 68:6-69:24.) The instructions pass through the instruction sequencer which is instantiated as  $u0\_sq\_alu\_instr\_seq$  (sq.v, 70:2-71:21) and is defined in  $sq\_alu\_instr\_seq.v$ .

118. Further, signal *aif\_thread\_type\_q*, replicated below, shows that the instructions can be for vertex or pixel operations.

119. As such, the shader may perform one of vertex operations or pixel operations depending, in part, on aif thread type q.

# c. The shader also includes means for performing one of the vertex operations or pixel operations based on the selected one of the plurality of inputs.

120. The shader also includes the means for "*performing one of the vertex operations or pixel operations based on the selected one of the plurality of inputs.*"

121. As discussed in Section IX.A.2, the sp module receives 1) the  $sq\_sp\_gpr\_input\_mux$  signal which indicates to the sp module to perform vertex operations or pixel operations, and 2) the  $SQ\_SP\_instruct$  signal that provides the instructions of the selected operations. The  $macc\_gpr$  module then performs the selected operation as discussed in Section IX.A.2, and is the means for performing the vertex operations or the pixel operations.

#### d. And the shader provides a appearance attribute.

122. And "*the shader provides a appearance attribute*." Based on my understanding of the R400 RTL code, I have generated a figure below which represents my understanding of the components, and describe the code with reference to the figure.





123. Once the vector units complete processing, the vector units generate data called *sp\_sx\_data* (see vector.v, 4:5) and provide *sp\_sx\_data* to a shader export block, called the *sx* module (specified in *sx.v*).

124. For example, each *MACC* module generates a vector result, called *VectorResult0*, *VectorResult1*, *VectorResult2*, and *VectorResult3* respectively. (*vector.v*, 14:7, 14:25, 15:10, and 15:26.) In the *MACC* module the vector result is called *oResult*. (*macc.v*, 1:14, 3:6, and 29:1.) Signal *oResult* is generated based on the *iInstruction*, *iRegData*, and *iScalarData* that are inputs to the *MACC* module. (*Id.* at 1:16, 1:25, 2:50.)

The MACC module parses the *iInstruction* and assigns different bits of

iInstruction to color (red, green, blue) and alpha (transparency) signals, as

shown using R400 RTL code below:

```
//-----
_____
  //-----
_____
  //Registering the Instruction word (20 bits) in four
consecutive cycles
  //-----
_____
  always@(posedge sclk)
    if (srst)
     q Instruction0 <= 21'b0;</pre>
    else if (decode SrcA)
     q Instruction0 <= iInstruction;</pre>
  always@(posedge sclk)
    if (srst)
     q Instruction1 <= 21'b0;</pre>
    else if (decode SrcB)
     q Instruction1 <= iInstruction;</pre>
   always@(posedge sclk)
    if (srst)
     q Instruction2 <= 21'b0;</pre>
    else if(decode SrcC)
     q Instruction2 <= iInstruction;</pre>
  always@(posedge sclk)
    if(srst)
     q Instruction3 <= 21'b0;</pre>
    else if (decode Opcode)
     q Instruction3 <= iInstruction;</pre>
  //grabing the export destination ID.
  //If we are dealing with an export instruction...this value
identifies which
  //attribute is being exported ...please refer to the shader
pipe spec for more details
  //on this
  //-----
  assign oExportDst = q Instruction0[17:12];
  //-----
_____
```

```
Case IPR2015-00326 of
                                          U.S. Patent No. 6,897,871
   //decoding the instruction word into a set of select/modify
signals used
  //for argument selection and input modification on the way to
MACC unit
  //-----
_____
   assign SrcASel = q Instruction0[2:0];
   assign SrcANegate = q Instruction0[3:3];
   assign SrcAAlphaSwizzle = q Instruction0[11:10];
   assign SrcARedSwizzle = q_Instruction0[5:4];
   assign SrcAGreenSwizzle = q Instruction0[7:6];
   assign SrcABlueSwizzle = q_Instruction0[9:8];
   assign SrcBSel = q_Instruction1[2:0];
   assign SrcBNegate = q Instruction1[3:3];
   assign SrcBAlphaSwizzle = q Instruction1[11:10];
   assign SrcBRedSwizzle = q_Instruction1[5:4];
   assign SrcBGreenSwizzle = q Instruction1[7:6];
   assign SrcBBlueSwizzle = q Instruction1[9:8];
   assign SrcCSel = q Instruction2[2:0];
   assign SrcCNegate = q Instruction2[3:3];
   assign SrcCAlphaSwizzle = q Instruction2[11:10];
   assign SrcCRedSwizzle = q_Instruction2[5:4];
   assign SrcCGreenSwizzle = q_Instruction2[7:6];
   assign SrcCBlueSwizzle = q_Instruction2[9:8];
   assign VectorOpcode = q Instruction3[4:0];
   assign ScalarOpcode = q Instruction3[10:5];
   assign VectorClamp = q Instruction3[11:11];
   assign ScalarClamp = q_Instruction3[12:12];
   assign VectorWriteMask = q Instruction3[16:13];
   assign ScalarWriteMask = q Instruction3[20:17];
                                                (Id. at 10:12-13:6.)
```

125. The MACC module then uses these color and alpha signals to

manipulate the *iRegData* as shown using the RTL code below:

//-----//Argument Selectin for the three source operands going into the MACC unit

```
Case IPR2015-00326 of
                                         U.S. Patent No. 6,897,871
  //All information required for the selection logic in embedded
into the ALU
  //Instrution Word. Please refer to the Shade Processor Spec
for a delailed
  //definition of the select fields for the three sources
  //-----
_____
  always@(SrcASel or iConstantData or iRegData or VectorData or
     case(SrcASel)
       3'b000 : InputDataA = iConstantData;
       3'b100 : InputDataA = iRegData;
       3'b101 : InputDataA = iRegData;
       3'b110 : InputDataA = VectorData;
       3'b111 : InputDataA = iScalarData;
       default: InputDataA = iRegData;
     endcase // case(SrcASel)
    end // always@ (SrcASel or iConstantData or iReqData or
iVectorData or iScalarData)
   always@(SrcBSel or iConstantData or iRegData or VectorData or
     case(SrcBSel)
       3'b000 : InputDataB = iConstantData;
       3'b100 : InputDataB = iRegData;
       3'b101 : InputDataB = iRegData;
       3'b110 : InputDataB = VectorData;
       3'b111 : InputDataB = iScalarData;
       default: InputDataB = iRegData;
     endcase // case(SrcBSel)
    end // always@ (SrcBSel or iConstantData or iRegData or
```

```
iVectorData or iScalarData)
```

iScalarData) begin

iScalarData) begin

```
always@(SrcCSel or iConstantData or iReqData or VectorData or
iScalarData)
    begin
    case(SrcCSel)
      3'b000 : InputDataC = iConstantData;
      3'b100 : InputDataC = iRegData;
      3'b101 : InputDataC = iRegData;
      3'b110 : InputDataC = VectorData;
      3'b111 : InputDataC = iScalarData;
      default: InputDataC = iRegData;
    endcase // case(SrcCSel)
    end // always@ (SrcCSel or iConstantData or iRegData or
iVectorData or iScalarData)
  //-----
_____
```

```
_____
  //Input Modifiers ie. swizzle and negate are begin applied
  //------
 -----
  //Source A swizzling
  always@(InputDataA or SrcAAlphaSwizzle)
    case (SrcAAlphaSwizzle)
      2'b00: SrcAAlphaBus = InputDataA[127:96];
      2'b01: SrcAAlphaBus = InputDataA[95:64];
      2'b10: SrcAAlphaBus = InputDataA[63:32];
      2'b11: SrcAAlphaBus = InputDataA[31:0];
    endcase // case(SrcAAlphaSwizzle)
  always@(InputDataA or SrcARedSwizzle)
    case(SrcARedSwizzle)
      2'b00: SrcARedBus = InputDataA[95:64];
      2'b01: SrcARedBus = InputDataA[63:32];
      2'b10: SrcARedBus = InputDataA[31:0];
      2'b11: SrcARedBus = InputDataA[127:96];
    endcase // case(SrcARedSwizzle)
  always@(InputDataA or SrcAGreenSwizzle)
    case(SrcAGreenSwizzle)
      2'b00: SrcAGreenBus = InputDataA[63:32];
      2'b01: SrcAGreenBus = InputDataA[31:0];
      2'b10: SrcAGreenBus = InputDataA[127:96];
      2'b11: SrcAGreenBus = InputDataA[95:64];
    endcase // case(SrcAGreenSwizzle)
  always@(InputDataA or SrcABlueSwizzle)
    case (SrcABlueSwizzle)
      2'b00: SrcABlueBus = InputDataA[31:0];
      2'b01: SrcABlueBus = InputDataA[127:96];
      2'b10: SrcABlueBus = InputDataA[95:64];
      2'b11: SrcABlueBus = InputDataA[63:32];
    endcase // case(SrcAGreenSwizzle)
  //Source B swizzling
  always@(InputDataB or SrcBAlphaSwizzle)
    case (SrcBAlphaSwizzle)
      2'b00: SrcBAlphaBus = InputDataB[127:96];
      2'b01: SrcBAlphaBus = InputDataB[95:64];
      2'b10: SrcBAlphaBus = InputDataB[63:32];
      2'b11: SrcBAlphaBus = InputDataB[31:0];
```

```
endcase
```

```
always@(InputDataB or SrcBRedSwizzle)
  case(SrcBRedSwizzle)
    2'b00: SrcBRedBus = InputDataB[95:64];
    2'b01: SrcBRedBus = InputDataB[63:32];
    2'b10: SrcBRedBus = InputDataB[31:0];
    2'b11: SrcBRedBus = InputDataB[127:96];
  endcase // case(SrcBRedSwizzle)
always@(InputDataB or SrcBGreenSwizzle)
  case(SrcBGreenSwizzle)
    2'b00: SrcBGreenBus = InputDataB[63:32];
    2'b01: SrcBGreenBus = InputDataB[31:0];
    2'b10: SrcBGreenBus = InputDataB[127:96];
    2'b11: SrcBGreenBus = InputDataB[95:64];
  endcase // case(SrcBGreenSwizzle)
always@(InputDataB or SrcBBlueSwizzle)
  case(SrcBBlueSwizzle)
    2'b00: SrcBBlueBus = InputDataB[31:0];
    2'b01: SrcBBlueBus = InputDataB[127:96];
    2'b10: SrcBBlueBus = InputDataB[95:64];
    2'b11: SrcBBlueBus = InputDataB[63:32];
  endcase // case(SrcBGreenSwizzle)
//Source C swizzling
  always@(InputDataC or SrcCAlphaSwizzle)
  case(SrcCAlphaSwizzle)
    2'b00: SrcCAlphaBus = InputDataC[127:96];
    2'b01: SrcCAlphaBus = InputDataC[95:64];
    2'b10: SrcCAlphaBus = InputDataC[63:32];
    2'b11: SrcCAlphaBus = InputDataC[31:0];
  endcase
always@(InputDataC or SrcCRedSwizzle)
  case(SrcCRedSwizzle)
    2'b00: SrcCRedBus = InputDataC[95:64];
    2'b01: SrcCRedBus = InputDataC[63:32];
    2'b10: SrcCRedBus = InputDataC[31:0];
    2'b11: SrcCRedBus = InputDataC[127:96];
  endcase // case(SrcCRedSwizzle)
always@(InputDataC or SrcCGreenSwizzle)
  case(SrcCGreenSwizzle)
    2'b00: SrcCGreenBus = InputDataC[63:32];
    2'b01: SrcCGreenBus = InputDataC[31:0];
    2'b10: SrcCGreenBus = InputDataC[127:96];
    2'b11: SrcCGreenBus = InputDataC[95:64];
  endcase // case(SrcCGreenSwizzle)
```

ATI Ex. 2115 IPR2023-00922 Page 69 of 271

```
always@(InputDataC or SrcCBlueSwizzle)
    case(SrcCBlueSwizzle)
      2'b00: SrcCBlueBus = InputDataC[31:0];
      2'b01: SrcCBlueBus = InputDataC[127:96];
      2'b10: SrcCBlueBus = InputDataC[95:64];
      2'b11: SrcCBlueBus = InputDataC[63:32];
    endcase // case(SrcCGreenSwizzle)
  //-----
_____
  //Modeling stages for the Argument storing
  //-----
_____
  // always@(SrcAAlphaBus or decode SrcA)
  // if(decode SrcA)
        SrcAAlphaBusLatch1 = SrcAAlphaBus;
  11
  always@(posedge sclk)
    if (decode SrcB)
    begin
        SrcAAlphaBusLatch1 <= SrcAAlphaBus;</pre>
          SrcARedBusLatch0 <= SrcARedBus;</pre>
        SrcAGreenBusLatch0 <= SrcAGreenBus;</pre>
        SrcABlueBusLatch0 <= SrcABlueBus;</pre>
     end
  always@(posedge sclk)
    if (decode SrcC)
      begin
       SrcBAlphaBusLatch1 <= SrcBAlphaBus;</pre>
       SrcBRedBusLatch1 <= SrcBRedBus;</pre>
       SrcBGreenBusLatch0 <= SrcBGreenBus;</pre>
      SrcBBlueBusLatch0 <= SrcBBlueBus;</pre>
      end
  always@(posedge sclk)
    if (decode Opcode)
      begin
       SrcCAlphaBusLatch1 <= SrcCAlphaBus;</pre>
       SrcCRedBusLatch1 <= SrcCRedBus;</pre>
       SrcCGreenBusLatch1 <= SrcCGreenBus;</pre>
       SrcCBlueBusLatch0 <= SrcCBlueBus;</pre>
      end
  //second level of latches
  always@(posedge sclk)
    if (decode SrcA)
```

```
Case IPR2015-00326 of
                                           U.S. Patent No. 6,897,871
      begin
       SrcARedBusLatch1 <= SrcARedBusLatch0;</pre>
       SrcAGreenBusLatch1 <= SrcAGreenBusLatch0;</pre>
       SrcABlueBusLatch1 <= SrcABlueBusLatch0;</pre>
       SrcBGreenBusLatch1 <= SrcBGreenBusLatch0;</pre>
       SrcBBlueBusLatch1 <= SrcBBlueBusLatch0;</pre>
       SrcCBlueBusLatch1 <= SrcCBlueBusLatch0;</pre>
      end
  //-----
_____
  // register the outputs from the latches into the MACC unit
  //-----
 -----
  always@(posedge sclk)
    begin
     if (decode SrcA)
       OperandA <= SrcAAlphaBusLatch1;
     else if (decode SrcB)
       OperandA <= SrcARedBusLatch1;</pre>
     else if (decode SrcC)
       OperandA <= SrcAGreenBusLatch1;</pre>
     else
       OperandA <= SrcABlueBusLatch1;</pre>
    end // always@ (sclk)
  always@(posedge sclk)
    begin
     if (decode SrcA)
       OperandB <= SrcBAlphaBusLatch1;
     else if (decode SrcB)
       OperandB <= SrcBRedBusLatch1;</pre>
     else if (decode SrcC)
       OperandB <= SrcBGreenBusLatch1;</pre>
     else
       OperandB <= SrcBBlueBusLatch1;</pre>
    end // always@ (sclk)
  always@(posedge sclk)
    begin
     if (decode SrcA)
       OperandC <= SrcCAlphaBusLatch1;</pre>
     else if (decode SrcB)
       OperandC <= SrcCRedBusLatch1;</pre>
     else if (decode SrcC)
       OperandC <= SrcCGreenBusLatch1;</pre>
     else
       OperandC <= SrcCBlueBusLatch1;</pre>
    end // always@ (sclk)
```

```
//Input Modifier ....NEGATE.
  //-----
  always@(SrcANegate or OperandA)
    if (SrcANegate)
      OperandAMod[31:0]=
{OperandA[31]^SrcANegate,OperandA[30:0]};
    else
      OperandAMod = OperandA;
  always@(SrcBNegate or OperandB)
    if(SrcBNegate)
      OperandBMod[31:0] =
{OperandB[31]^SrcBNegate,OperandB[30:0]};
    else
      OperandBMod = OperandB;
  always@(SrcCNegate or OperandC)
    if(SrcCNegate)
      OperandCMod[31:0] =
{OperandC[31]^SrcCNegate,OperandC[30:0]};
    else
      OperandCMod = OperandC;
                                              (Id. at 13:8-23:22.)
```

126. Then, the MACC module generates oResult which includes, for

example, a color or alpha attribute as a results of instructions in the color and alpha

parameters, using the R400 RTL code below:

//MIN or MAX
```
//revisit this logic for the case when exp = 0 ... ANDI
   always @(/*AUTOSENSE*/OperandAMod or OperandBMod)
    begin
     if(OperandAMod[30:0] >= OperandBMod[30:0])
       begin
          if (!OperandAMod[31])
           begin
            ResultMax = OperandAMod;
            ResultMin = OperandBMod;
            end
          else
           begin
            ResultMax = OperandBMod;
            ResultMin = OperandAMod;
            end
       end // if (OperandAMod[30:0] >= OperandBMod[30:0])
     else if (OperandBMod[30:0] >= OperandAMod[30:0])
       begin
          if (!OperandBMod[31])
           begin
            ResultMax = OperandBMod;
            ResultMin = OperandAMod;
            end
          else
           begin
            ResultMax = OperandAMod;
            ResultMin = OperandBMod;
            end
       end // if (OperandBMod[30:0] >= OperandAMod[30:0])
    end // always @ (...
   //choose MIN vs. MAX
   assign ResultMaxMin = (opcode mux ctl[1]) ? ResultMax :
ResultMin;
   //delay the ResultMaxMin to match with the other path of the
pipeline that goes through the MACC
   always@(posedge sclk)
    begin
     q0 ResultMaxMin <= ResultMaxMin;</pre>
     q1 ResultMaxMin <= q0 ResultMaxMin;
     q2 ResultMaxMin <= q1 ResultMaxMin;
     q3 ResultMaxMin <= q2 ResultMaxMin;
     end
   reg [31:0] MaccResultMux;
   //-----
 _____
```

//Routing the Result into MaccResultMux based on the opcode

```
_____
  _____
  always @(/*AUTOSENSE*/MaccResult or q3 ResultMaxMin
       or q4 opcode mux ctl)
    begin
    case(q4 opcode mux ctl)
      2'b00: MaccResultMux = MaccResult;
      2'b01: MaccResultMux = q3 ResultMaxMin;
     2'b10: MaccResultMux = q3 ResultMaxMin;
     default : MaccResultMux = MaccResult;
    endcase // case(opcode mux ctl)
    end
  //------
    //Clamping the result and other output modifiers
  always@(/*AUTOSENSE*/MaccResultMux or ResultClamp)
    begin
    if (ResultClamp)
     begin
        if (MaccResultMux[31])
         MaccResultClamp = ZERO;
        else if (MaccResultMux[30:24] > GT ONE EXP)
           MaccResultClamp = ONE;
        else
         MaccResultClamp = MaccResultMux;
     end
    else
     MaccResultClamp = MaccResultMux;
    end // always@ (MaccResult or ResultClamp)
  //-----
_____
  //pipeline delays for the code....creating the 4 stage delay
for the VectorResult
  //-----
_____
  always@(posedge sclk)
    begin
    q0 MaccResultClamp <= MaccResultClamp;</pre>
    q1 MaccResultClamp <= q0 MaccResultClamp;
    q2 MaccResultClamp <= q1 MaccResultClamp;</pre>
    end
  assign VectorData = {q2 MaccResultClamp, q1 MaccResultClamp,
q0 MaccResultClamp, MaccResultClamp;;
  assign oResult = {q2 MaccResultClamp, q1 MaccResultClamp,
q0 MaccResultClamp, MaccResultClamp} ;
```

(Id. at 24:25-29:2.)

127. Each one of *MACC* modules passes the *OResult* output to the

respective VectorResult0, VectorResult1, VectorResult2, and

*VectorResult3* signals, which include an appearance attribute. The shader thus generates an appearance attribute.

128. The vector result signals (VectorResult0, VectorResult1,

VectorResult2, and VectorResult3) are assigned to sp sx data using

the R400 RTL code below:

end

```
//-----
_____
 //Muxing the gpr vector results into one final vector result
conrolled by the phase mux signal or a registered version of it
 //-----
____
 always @(/*AUTOSENSE*/VectorResult0 or VectorResult1
      or VectorResult2 or VectorResult3 or
sq sp gpr phase mux)
   begin
   case(sq sp gpr phase mux)
     2'b00: osp sx data = VectorResult0;
     2'b01: osp sx data = VectorResult1;
    2'b10: osp sx data = VectorResult2;
    2'b11: osp sx data = VectorResult3;
   endcase // case (sq sp gpr phase mux)
```

assign sp\_sx\_data = osp\_sx\_data;

(vector.v, 16:8-16:26.)

129. Additionally, the vector unit also sets the sp\_sx\_exporting

and sp sx exp pvalid signals which indicate that the shader in the sp

module will export *sp\_sx\_data* and that the data is valid. (*vector.v*, 19:23-20:22, 22:4, 22:7.)

130. The vector unit then passes the  $sp\_sx\_data$ ,  $sp\_sx\_exporting$ , and  $sp\_sx\_exp\_pvalid$  signals to the sp module. (*Id.* at 1:16-17.) The sp module assigns  $sp\_sx\_data$  from uvector0 to  $osp\_sx\_data0$ ,  $sp\_sx\_data$  from uvector1 to  $osp\_sx\_data1$ ,  $sp\_sx\_data$  from uvector2 to  $osp\_sx\_data2$ , and  $sp\_sx\_data$  from uvector3 to  $osp\_sx\_data3$ . (sp.v, 15:11, 16:16, 17:7, 17:26.) The spmodule interface also provides  $sp\_sx\_exporting$  to  $sp\_exporting$ , and  $sp\_sx\_exp\_pvalid$  to  $sp\_exp\_pvalid$ . (*Id.* at 15:12, 15:15.)

131. The sp module then assigns the osp\_sx\_data0, osp\_sx\_data1, osp\_sx\_data2, and osp\_sx\_data3 signals and the sp\_exporting, and sp\_sx\_exp\_pvalid signals to the SP\_SX interface, using the R400 RTL code below:

//----//SHADER(SP) - SX(SHADER EXPORT)
//This interface represents pixel/parameter data being
exported out of the shader pipe
//into the SX block
//-----output [127:0] SP\_SX\_data0,
SP SX data1,SP SX data2,SP SX data3;

```
Case IPR2015-00326 of
                                             U.S. Patent No. 6,897,871
                  q sp sx data0, q sp sx data1 , q sp sx data2 ,
   wire [127:0]
q sp sx data3;
   wire [127:0] osp sx data0, osp sx data1, osp sx data2,
osp sx data3;
   ati dff out #(128) usp sx data0(sclk,
osp_sx_data0,q_sp_sx_data0);
   ati dff out #(128) usp sx data1(sclk,
osp_sx_data1,q_sp_sx_data1);
  ati dff out #(128) usp sx data2(sclk,
osp sx data2,q sp sx data2);
   ati dff out #(128) usp sx data3(sclk,
osp sx data3,q sp sx data3);
   //export data going out to SX (shader export)
   assign SP SX data0 = q sp sx data0;
   assign SP SX data1 = q sp sx data1;
   assign SP_SX_data2 = q_sp_sx_data2;
assign SP_SX_data3 = q_sp_sx_data3;
                                                    (Id. at 3:18-4:10.)
   output [3:0] SP SX exp pvalid;
   output [0:0] SP SX exporting ;
   wire [3:0]
                 sp exp pvalid;
   wire [0:0]
                  sp exporting ;
   wire [3:0]
                 q sp exp pvalid;
   wire [0:0]
                  q sp exporting ;
  ati dff out #(4)
usp exp pvalid(sclk,sp exp pvalid,q sp exp pvalid);
   ati dff out #(1)
usp exporting(sclk, sp exporting, q sp exporting);
   ...
           SP SX exp pvalid = q sp exp pvalid;
   assign
   assign
            SP SX exporting = q sp exporting ;
```

(*Id.* at 7:14-15, 19-20, 24-25, 8:4-5, 9-10.)

132. When the SP\_SX\_exporting and SP\_SX\_exp\_pvalid parameters indicate that the SP\_SX\_data0-SP\_SX\_data3 data is valid, the sp module exports the data to the shader export block (the sx module). Because the *sp* module exports the *SP\_SX\_data0-SP\_SX\_data3* generated by the shader, the shader provides an appearance attribute.

## B. Claim 2

133. Claim 2 recites the graphics processor of claim 1, "*further including a vertex storage block for maintaining vertex information*." Based on my understanding of the R400 RTL code, I have generated a figure below which represents my understanding of the components, and describe the code with reference to the figure.





134. The vertex storage block includes a vertex thread buffer called  $u\_sq\_vtx\_thread\_buff(sq.v, 34:19-38:18)$ , a parameter cache called  $uparam\_caches(sx.v, 20:13-21:3)$ , and a position cache

u\_pos\_dum\_mem\_p2 (pa\_ag.v, 112:21-2113:5; also shown as lines 2786-2803 in my figure above).

## C. Claim 3

135. Claim 3 recites a vertex storage block that further includes a parameter cache and a position cache. I have already identified where the vertex storage block includes the parameter cache and the position cache in my analysis of claim 2 in Section IX.B.



### 1. The vertex storage block further includes a parameter cache

136. Claim 3 recites a graphics processor of claim 2, "vertex storage block further includes a parameter cache operative to maintain appearance attribute data for a corresponding vertex." As discussed in Section IX.C, the vertex storage block includes a parameter cache called uparam\_caches. (*sx.v*, 20:13-21:3.) Module *uparam\_caches* is an instance of a *parameter\_caches* module and is defined in *parameter\_caches.v*.

137. As I also described in Section IX.A.3, the shader provides appearance data in *SP\_SX\_data0-SP\_SX\_data3* to the shader export block included in the *sx* module. The *sx* module receives the *SP\_SX\_data0- SP\_SX\_data3* using the R400 RTL code replicated below:

module sx(/\*AUTOARG\*/
...
SQ\_SX\_pc\_channel\_mask, SP0\_SX\_data0, SP0\_SX\_data1, SP0\_SX\_data2,
 SP0\_SX\_data3, SP1\_SX\_data0, SP1\_SX\_data1, SP1\_SX\_data2,
 SP1\_SX\_data3, SP0\_SX\_exp\_pvalid, SP1\_SX\_exp\_pvalid,
...
input [127:0] P0\_SX\_data0,SP0\_SX\_data1,SP0\_SX\_data2,SP0\_SX\_data3;
input [127:0] P1\_SX\_data0,SP1\_SX\_data1,SP1\_SX\_data2,SP1\_SX\_data3;

(*sx.v*, 1:12, 2:8-10, 5:10-11.)

138. The the R400 RTL code above demonstrates that the shader export module receives *SP\_SX\_data0-SP\_SX\_data3* from two shaders, as *SP0\_SX\_data0-\_SP0\_SX\_data3* and *SP1\_SX\_data0-SP1\_SX\_data3*. For simplicity, I analyze the components here with respect to *SP\_SX\_data0-SP\_SX\_data3* as that is sufficient to meet the claim limitations.

139. The signals *SP\_SX\_data0-SP\_SX\_data3* include appearance attribute data for a corresponding vertex that was processed by the shader.

140. The shader export circuit passes SP0\_SX\_data0 -SP0\_SX\_data3 to uparam\_caches. (sx.v, 20:24-26.) Module uparam\_caches includes eight uparam\_cache\_ctl1 uparam\_cache\_ctl7 instances of the uparam\_cache\_ctl module. The uparam\_cache\_ctl module is defined in parameter\_cache\_ctl.v.

141. The first four instances maintain *SP\_SX\_data0-SP\_SX\_data3*. (parameter\_caches.v, 5:4-8:12.)

142. The uparam\_cache\_ctl module maintains SP\_SX\_data0-SP\_SX\_data3 which the uparam\_cache\_ctl module receives as SP\_SX\_data. (param\_cache\_ctl.v, 1:19-20.) The uparam\_cache\_ctl module then reads and writes (maintains) SP\_SX data in the memory module type "rfsd2\_128x128cm2sw0" called "u\_pc" as shown in using the R400 RTL code below:

```
always @(posedge sclk)
    begin
    if(srst)
        begin
        pc_ptr0 <= 11'b0;
        pc_ptr1 <= 11'b0;
        pc_ptr2 <= 11'b0;
        pc_wr_en <= 1'b0;
        pc_wr_addr <= 7'b0;
        pc_cmask <= 4'b0;
        vertex_data_in <= 127'b0;
        q0_vertex_data_out <= 127'b0;
        end
    else</pre>
```

```
begin
          pc ptr0 <= SQ SX ptr0;</pre>
          pc ptr1 <= SQ SX ptr1;</pre>
          pc ptr2 <= SQ SX ptr2;</pre>
          pc wr en <= SQ SX pc wr en;
          pc wr addr <= SQ SX pc wr addr;
          pc_cmask <= SQ_SX_pc_cmask;</pre>
          vertex data in <= SP SX data;
          q0 vertex data out <= vertex data out;
       end
     end // always @ (posedge sclk)
rfsd2 128x128cm2sw0 u pc
     // tp coord fifo ram utp coord fifo ram 0
     11
            (/*VRGIO tp coord fifo ram cfifo in cfifo out
q cfifo wptr q cfifo rptr cfifo ram wen cfifo ram ren I0*/
     // );
     (/*VRGIO rfsd2 128x128cm2sw0 vertex data in vertex data out
pc wr addr pc index pc wr en pc rd en null*/
      // READ INTERFACE
      .CLKB(iSCLK), // Read Clock
      .OEB(pc rd en), // Output enable
      .MEB(vdd), // Read enable
      .ADRB0(pc index[0]), .ADRB1(pc index[1]),
.ADRB2(pc index[2]), .ADRB3(pc index[3]), // Read Address
      .ADRB4(pc index[4]), .ADRB5(pc index[5]),
.ADRB6(pc index[6]), // Read Address
      .QB0(vertex data out[0]), .QB1(vertex data out[1]),
.QB2(vertex data out[2]), .QB3(vertex data out[3]), // Read Data
      .QB4(vertex data out[4]), .QB5(vertex data out[5]),
.QB6(vertex data out[6]), .QB7(vertex data out[7]), // Read Data
      .QB8(vertex data out[8]), .QB9(vertex data out[9]),
.QB10 (vertex data out[10]), .QB11 (vertex data out[11]), // Read
Data
      .QB12(vertex data out[12]), .QB13(vertex data out[13]),
.QB14 (vertex data out[14]), .QB15 (vertex data out[15]), // Read
Data
      .QB16(vertex data out[16]), .QB17(vertex data out[17]),
.QB18 (vertex data out[18]), .QB19 (vertex data out[19]), // Read
Data
      .QB20 (vertex data out[20]), .QB21 (vertex data out[21]),
.QB22(vertex data out[22]), .QB23(vertex data out[23]), // Read
Data
      .QB24 (vertex data out[24]), .QB25 (vertex data out[25]),
.QB26(vertex data out[26]), .QB27(vertex data out[27]), // Read
Data
      .QB28 (vertex data out[28]), .QB29 (vertex data out[29]),
.QB30 (vertex data out[30]), .QB31 (vertex data out[31]), // Read
Data
      .QB32(vertex data out[32]), .QB33(vertex data out[33]),
.QB34 (vertex data out[34]), .QB35 (vertex data out[35]), // Read
Data
```

.QB36(vertex data out[36]), .QB37(vertex data out[37]), .QB38 (vertex data out[38]), .QB39 (vertex data out[39]), // Read Data .QB40 (vertex data out[40]), .QB41 (vertex data out[41]), .QB42(vertex data out[42]), .QB43(vertex data out[43]), // Read Data .QB44 (vertex data out[44]), .QB45 (vertex data out[45]), .QB46(vertex data out[46]), .QB47(vertex data out[47]), // Read Data .QB48 (vertex data out[48]), .QB49 (vertex data out[49]), .QB50 (vertex data out[50]), .QB51 (vertex data out[51]), // Read Data .QB52 (vertex data out[52]), .QB53 (vertex data out[53]), .QB54 (vertex data out[54]), .QB55 (vertex data out[55]), // Read Data .QB56(vertex data out[56]), .QB57(vertex data out[57]), .QB58 (vertex data out[58]), .QB59 (vertex data out[59]), // Read Data .QB60 (vertex data out[60]), .QB61 (vertex data out[61]), .QB62 (vertex data out[62]), .QB63 (vertex data out[63]), // Read Data .QB64(vertex data out[64]), .QB65(vertex data out[65]), .QB66(vertex data out[66]), .QB67(vertex data out[67]), // Read Data .QB68(vertex data out[68]), .QB69(vertex data out[69]), .QB70 (vertex data out[70]), .QB71 (vertex data out[71]), // Read Data .QB72 (vertex data out[72]), .QB73 (vertex data out[73]), .QB74 (vertex data out[74]), .QB75 (vertex data out[75]), // Read Data .QB76(vertex data out[76]), .QB77(vertex data out[77]), .QB78 (vertex data out[78]), .QB79 (vertex data out[79]), // Read Data .QB80 (vertex data out[80]), .QB81 (vertex data out[81]), .QB82 (vertex data out[82]), .QB83 (vertex data out[83]), // Read Data .QB84 (vertex data out[84]), .QB85 (vertex data out[85]), .QB86(vertex data out[86]), .QB87(vertex data out[87]), // Read Data .QB88 (vertex data out[88]), .QB89 (vertex data out[89]), .QB90 (vertex data out[90]), .QB91 (vertex data out[91]), // Read Data .QB92 (vertex data out[92]), .QB93 (vertex data out[93]), .QB94 (vertex data out[94]), .QB95 (vertex data out[95]), // Read Data .QB96(vertex data out[96]), .QB97(vertex data out[97]), .QB98 (vertex data out[98]), .QB99 (vertex data out[99]), // Read Data .QB100(vertex data out[100]), .QB101(vertex data out[101]), .QB102(vertex data out[102]), .QB103(vertex data out[103]), // Read Data

.QB104(vertex data out[104]), .QB105(vertex data out[105]), .QB106(vertex data out[106]), .QB107(vertex data out[107]), // Read Data .QB108(vertex data out[108]), .QB109(vertex data out[109]), .QB110(vertex data out[110]), .QB111(vertex data out[111]), // Read Data .QB112(vertex data out[112]), .QB113(vertex data out[113]), .QB114 (vertex data out[114]), .QB115 (vertex data out[115]), // Read Data .QB116(vertex data out[116]), .QB117(vertex data out[117]), .QB118 (vertex data out[118]), .QB119 (vertex data out[119]), // Read Data .QB120(vertex data out[120]), .QB121(vertex data out[121]), .QB122(vertex data out[122]), .QB123(vertex data out[123]), // Read Data .QB124(vertex data out[124]), .QB125(vertex data out[125]), .QB126(vertex data out[126]), .QB127(vertex data out[127]), // Read Data // WRITE INTERFACE .CLKA(iSCLK), // Write Clock .WEA(pc wr en), // Write enable .MEA(vdd), // Memory enable .ADRA0(pc wr addr[0]), .ADRA1(pc wr addr[1]), .ADRA2(pc wr addr[2]), .ADRA3(pc wr addr[3]), // Write Address .ADRA4(pc wr addr[4]), .ADRA5(pc wr addr[5]), .ADRA6(pc wr addr[6]), // Write Address .DA0 (vertex data in[0]), .DA1 (vertex data in[1]), .DA2(vertex data in[2]), .DA3(vertex data in[3]), // Write Data .DA4(vertex data in[4]), .DA5(vertex data in[5]), .DA6(vertex data in[6]), .DA7(vertex data in[7]), // Write Data .DA8 (vertex data in[8]), .DA9 (vertex data in[9]), .DA10 (vertex data in[10]), .DA11 (vertex data in[11]), // Write Data .DA12 (vertex data in[12]), .DA13 (vertex data in[13]), .DA14 (vertex data in[14]), .DA15 (vertex data in[15]), // Write Data .DA16(vertex data in[16]), .DA17(vertex data in[17]), .DA18 (vertex data in[18]), .DA19 (vertex data in[19]), // Write Data .DA20(vertex data in[20]), .DA21(vertex data in[21]), .DA22(vertex data in[22]), .DA23(vertex data in[23]), // Write Data .DA24 (vertex data in[24]), .DA25 (vertex data in[25]), .DA26(vertex data in[26]), .DA27(vertex data in[27]), // Write Data .DA28(vertex data in[28]), .DA29(vertex data in[29]), .DA30(vertex data in[30]), .DA31(vertex data in[31]), // Write Data .DA32 (vertex data in[32]), .DA33 (vertex data in[33]), .DA34 (vertex data in[34]), .DA35 (vertex data in[35]), // Write Data

.DA36(vertex data in[36]), .DA37(vertex data in[37]), .DA38 (vertex data in[38]), .DA39 (vertex data in[39]), // Write Data .DA40 (vertex data in[40]), .DA41 (vertex data in[41]), .DA42(vertex data in[42]), .DA43(vertex data in[43]), // Write Data .DA44 (vertex data in[44]), .DA45 (vertex data in[45]), .DA46(vertex data in[46]), .DA47(vertex data in[47]), // Write Data .DA48 (vertex data in[48]), .DA49 (vertex data in[49]), .DA50 (vertex data in[50]), .DA51 (vertex data in[51]), // Write Data .DA52(vertex data in[52]), .DA53(vertex data in[53]), .DA54 (vertex data in[54]), .DA55 (vertex data in[55]), // Write Data .DA56(vertex data in[56]), .DA57(vertex data in[57]), .DA58 (vertex data in[58]), .DA59 (vertex data in[59]), // Write Data .DA60(vertex data in[60]), .DA61(vertex data in[61]), .DA62 (vertex data in[62]), .DA63 (vertex data in[63]), // Write Data .DA64(vertex data in[64]), .DA65(vertex data in[65]), .DA66 (vertex data in[66]), .DA67 (vertex data in[67]), // Write Data .DA68(vertex data in[68]), .DA69(vertex data in[69]), .DA70 (vertex data in[70]), .DA71 (vertex data in[71]), // Write Data .DA72(vertex data in[72]), .DA73(vertex data in[73]), .DA74 (vertex data in[74]), .DA75 (vertex data in[75]), // Write Data .DA76(vertex data in[76]), .DA77(vertex data in[77]), .DA78 (vertex data in[78]), .DA79 (vertex data in[79]), // Write Data .DA80 (vertex data in[80]), .DA81 (vertex data in[81]), .DA82 (vertex data in[82]), .DA83 (vertex data in[83]), // Write Data .DA84 (vertex data in[84]), .DA85 (vertex data in[85]), .DA86 (vertex data in [86]), .DA87 (vertex data in [87]), // Write Data .DA88 (vertex data in[88]), .DA89 (vertex data in[89]), .DA90 (vertex data in[90]), .DA91 (vertex data in[91]), // Write Data .DA92 (vertex data in[92]), .DA93 (vertex data in[93]), .DA94 (vertex data in[94]), .DA95 (vertex data in[95]), // Write Data .DA96(vertex data in[96]), .DA97(vertex data in[97]), .DA98 (vertex data in[98]), .DA99 (vertex data in[99]), // Write Data .DA100(vertex data in[100]), .DA101(vertex data in[101]), .DA102(vertex data in[102]), .DA103(vertex data in[103]), // Write Data

.DA104(vertex data in[104]), .DA105(vertex data in[105]), .DA106(vertex data in[106]), .DA107(vertex data in[107]), // Write Data .DA108(vertex data in[108]), .DA109(vertex data in[109]), .DA110(vertex data in[110]), .DA111(vertex data in[111]), // Write Data .DA112(vertex data in[112]), .DA113(vertex data in[113]), .DA114(vertex data in[114]), .DA115(vertex data in[115]), // Write Data .DA116(vertex data in[116]), .DA117(vertex data in[117]), .DA118 (vertex data in[118]), .DA119 (vertex data in[119]), // Write Data .DA120(vertex data in[120]), .DA121(vertex data in[121]), .DA122(vertex data in[122]), .DA123(vertex data in[123]), // Write Data .DA124(vertex data in[124]), .DA125(vertex data in[125]), .DA126(vertex data in[126]), .DA127(vertex data in[127]), // Write Data (param cache ctl.v, 3:4-4-3, 6:17-11:12.)

143. For example *param\_cache\_ctl* provides input data to *vertex\_data\_in* and then stores the *SP\_SX\_data* in the *u\_pc* memory, or uses the *vertex\_data\_out* signal to reads *SP\_SX\_data* from the *u\_pc* memory. Because the parameter cache is operative to store and read the *SP\_SX data* (the vertex data) from memory, the parameter cache is operative to maintain the appearance attribute data.

144. In this way, the vertex storage block includes a parameter cache operative to maintain appearance attribute data for a corresponding vertex.

### 2. The vertex storage block and a position cache

145. Claim 3 also recites a vertex storage block that includes "*a position cache operative to maintain position data for a corresponding vertex.*" A position

cache, which is called the position memory in the R400 RTL code, is instantiated

in pa ag. v, as replicated below:

```
// Instantiate the position memory
// 1 64d x 128w
dum mem p2 \#(
u pos ADDR WIDTH ,
u pos DATA WIDTH ,
u pos WORDS
u_pos DEBUG
u pos dum mem p2 (
     .iRCLK(sclk),
     .iWCLK(sclk),
     .iMER(pos re),
     .iMEW(pos mem we),
     .iWEN(pos mem we),
     .iRADR(pos raddr),
     .iWADR(pos mem waddr),
     .iD(pos pntsz ag mem data),
     .oQ(pos rdata));
```

```
(pa ag. v, 112:13-113:5.)
```

146. The input data to the position cache is provided on signal pos\_pntsz\_ag\_mem\_data at, for example, 113:4 of pa\_ag.v of the pa\_ag module. The pa\_ag module receives pos\_pntsz\_ag\_mem\_data at 3:13 and 8:3 of pa\_ag.v.

147. The pos\_pntsz\_ag\_mem\_data signal is provided by the pa module as signal ccg\_ag\_pos\_pntsz\_mem\_wrdata. (pa.v, 41:4.) The pa module receives the ccg\_ag\_pos\_pntsz\_mem\_wrdata signal from the shader export block interface and clip code generator called the upa sxifccg module at 49:11-53:11 in pa.v. In particular, the

ccg\_ag\_pos\_pntsz\_mem\_wrdata is assigned from the
oposition\_wrdata signal. (pa.v, 52:23.)

148. The upa\_sxifccg module is specified in pa\_sxifccg.v. In the upa\_sxifccg module, the oposition\_wrdata is defined as an output. (pa\_sxifccg.v, 8:22.)

149. The oposition\_wrdata signal is assigned from signal position\_wrdata at 17:24 in pa\_sxifccg.v. The position\_wrdata signal is defined as the output of the position memory at 26:2 of pa\_sxifccg.v. The position\_wrdata signal comes from upa\_ccg\_sxifsm(which is defined in pa\_ccg\_sxifsm module) on an output called omem\_position\_wrdata.(pa\_sxiccg.v, 15:23-26:25.)

150. In the pa\_ccg\_sxifsm module omem\_position\_wrdata is defined at 4:7 and 7:12 (pa\_ccg\_sxifsm.v), and is assigned a value from tcl\_scratch\_mem\_position\_data. (pa\_ccg\_sxifsm.v, 18:13.)

151. The tcl\_scratch\_mem\_position\_data signal receives data from sx\_to\_pa\_vector (*Id.* at 40:21, 41:21). The value in sx\_to\_pa\_vector is provided by isx\_to\_pa\_vector\_0 or isx to pa vector 1. (Id. at 17:5 or 17:9.) The isx to pa vector 0 or isx to pa vector 1 signals are inputs to the pa ccg sxifsm module. (Id. at 6:14, 6:18.) The isx to pa vector 0 or isx to pa vector 1 signals are connected to the signals *sx0* receive fifo rddata and sx1 receive fifo rddata respectively. (pa sxifccq.v, 25:3, 25:7). The sx0 receive fifo rddata and sx1 receive fifo rddata signals come from the read data signals at the "receive fifos" (the first-in, firstout, buffers). (Id. at 20:3, 21:2). The "receive fifos" have read data from the sx0 receive fifo wrdata and sx1 receive fifo wrdata signals. (Id. at 19:25, 20:24.) The sx0 receive fifo wrdata and sx1 receive fifo wrdata signals are provided by isx0 receive fifo wrdata and isx1 receive fifo wrdata (id. at 15:19, 15:22) which are defined as inputs at 6:21 and 6:24 of pa sxifccq.v.

152. The isx0\_receive\_fifo\_wrdata and isx1\_receive\_fifo\_wrdata signals are provided by SX0\_PA\_input\_data\_wrdata and SX1\_PA\_input\_data\_wrdata. (pa.v, 50:13, 50:17.) The SX0\_PA\_input\_data\_wrdata and SX1\_PA\_input\_data\_wrdata signals are assigned the values of SX0\_PA\_input\_data\_q and SX1\_PA\_input\_data\_q. (Id. at 36:12-13, 36:18-19.) The SX0\_PA\_input\_data\_q and SX1\_PA\_input\_data\_q signals are assigned values from SX0\_PA\_input\_data and SX1\_PA\_input\_data. (Id. at 33:7, 33:13.) The SX0\_PA\_input\_data and SX1\_PA\_input\_data signals come from u0\_SX\_PA\_data and u1\_SX\_PA\_data, (id. at 36:9-10, 36:18-19), that are defined as coming from the shader export block. (Id. at 4:18, 5:2, 8:7, and 8:15.)

153. The pa module receives u0 SX PA data and u1 SX PA data from the shader export block. The shader export block includes SX PA data. (sx.v, 19:19.) The SX PA data signal comes from q sx pa data (sx.v, 20:3) and q sx pa data comes from sx pa data (id. at 19:25,) which comes from the signal of the same name in the export control module. (sx.v. 22:1) The sx pa data signal is defined at 7:11 in export control.v and provided from the export buffers module as the oclipp data signal. (export control.v, 75:10.) The oclipp data signal is defined at 2:25 of export buffers.v and is assigned from q clipp data. (Id. at 83:16). The q clipp data signal is assigned from clipp data. (Id. at 83:8.) The clipp data signal is assigned in export buffers.v at 78:6-14 and 76:23-77:22, which comes through a queue at 8:13-22 or 8:25-16:4. The data in the queue comes from the shader processor and becomes *ipixel data0*. In

particular,  $SP\_SX\_data0$  is output from the sp module. (sp.v, 1:21, 3:23.). The  $SP\_SX\_data0$  signal provided by the sp module becomes  $SP0\_SX\_data0$ input in the sx module. (sx.v, 2:8, 5:10.) The  $SP0\_SX\_data0$  signal becomes  $q\_sp0\_sx\_data0$  (*id.* at 5:16), and is provided to the *export\_control* module as  $sp0\_sx\_data0$ . (*Id.* at 22:18.)

154. The export\_control module is specified in export\_control.v. The sp0\_sx\_data0 signal is defined as an input in export\_control.v and is then propagated to the export\_buffers module as ipixel\_data0.

(export\_control.v, 75:15.)

155. In this way, a position cache is operative to maintain position data for a corresponding vertex.

## D. Claim 5

### 1. The appearance attribute is position

156. Claim 3 recites "*wherein the appearance attribute is position*." In my analysis of claim 1 in Section IX.A.3, I explained how a shader provides an appearance attribute. As I described in my analysis of claim 3, the appearance attribute is position when the selected input is vertex data.

157. Also, when the MACC module parses *iInstruction*, as I discussed

in Section IX.A.3, the MACC module parses out an export destination called

oExportDst, as shown using R400 RTL code, replicated below:

158. The *oExportDst* parameter determines whether the data exported from the *sp* module is pixel data or vertex data, and is outputted from the *MACC* module to the *mac\_gpr* module as *oexport\_dst*. (*Id.* at 3:19.) The *mac\_gpr* module then outputs *oexport\_dst* to the *vector* unit as *sq\_sp\_exp\_dst*. (*macc\_gpr.v*, 14:8.) The *vector* unit outputs *sq\_sp\_exp\_dst*, to the *sp* module as shown using the R400 RTL code below:

q0_sq_exp_dst <= sq_sp_exp_dst;
q1_sq_exp_dst <= q0_sq_exp_dst;
q2_sq_exp_dst <= q1_sq_exp_dst;
q3_sq_exp_dst <= q2_sq_exp_dst;
q4_sq_exp_dst <= q3_sq_exp_dst;
q5_sq_exp_dst <= q4_sq_exp_dst;
q6_sq_exp_dst <= q5_sq_exp_dst;
q7_sq_exp_dst <= q6_sq_exp_dst;
q8_sq_exp_dst <= q7_sq_exp_dst;
q9_sq_exp_dst <= q8_sq_exp_dst;
q10_sq_exp_dst <= q9_sq_exp_dst;
q11_sq_exp_dst <= q10_sq_exp_dst;
•••
<pre>assign sp_sx_exp_dst = q10_sq_exp_dst;</pre>

(vector.v, 21:12-23, 22:7.)

159. The sp module outputs sp\_sx\_exp\_dst to the shader export block (the sx module) as SP SX exp\_dest. (See sp.v, 1:24, 7:22, 8:12.)

160. The *sx* module receives *SP\_SX\_exp\_dest* from one of two shaders as the *SP0\_SX\_exporting* and *SP1\_SX\_exporting* parameter and propagates the *SP0\_SX\_exporting* and *SP1\_SX\_exporting* parameters to *uexport\_control* defined in the *export\_control* module, which is shown using the R400 RTL code below:

```
module sx(/*AUTOARG*/
   SP1 SX exporting, SP0 SX exp dest, SP1 SX exp dest,
input [5:0] SPO SX exp dest, SP1 SX exp dest; //these are
coming straight from the destination pointer of the ALU
instruction
                                                      //SP does
nothing else other than pipelining them through.
ati dff in #(6)
usp0 sx exp dst(sclk,SP0 SX exp dest,q sp0 sx exp dest);
ati \overline{dff} in \overline{\#}(6)
usp1 sx exp dst(sclk,SP1 SX exp dest,q sp1 sx exp dest);
export control uexport control(
.sp0 sx exp dest(q sp0 sx exp dest),
.sp1 sx exp dest(q sp1 sx exp dest),
);
                 (sx.v, 1:12, 2:12, 6:7-9, 6:24-25, 21:5, 22:16-17, 23:29.)
```

161. The export control module identifies the types of appearance

attributes included in the shader export block (sx module) that are received from

the shader based on the *sp0\_sx\_exp\_dest* parameter. This is shown using

R400 RTL code below:

```
//00:no export
//01:vertex export
//10:pixel export
           export type = (sp0 sx exp alu id) ?
assign
{sp0_sx_exporting[0] & q_exp_pix_alu1,sp0_sx_exporting[0] &
~q exp pix alu1}:
            {sp0 sx exporting[0] &
q exp pix alu0, sp0 sx exporting[0] & ~q exp pix alu0};
   always @(/*AUTOSENSE*/`COLOR0 or `COLOR1 or `COLOR2 or `COLOR3
or `COLORFOG0 or `COLORFOG1 or `COLORFOG2 or `COLORFOG3 or
`PIXEL EXPORT or `POSITION or `SPRITE EDGE
or `VERTEX EXPORT or `Z DATA or export type or sp0 sx exp dest)
     begin
     case (export type)
        `PIXEL EXPORT:
         begin
            position aux = 1'b0;
            case(sp0 sx exp dest)
            `COLOR0:attribute offset = 3'h0;
            `COLOR1:attribute offset = 3'h1;
            `COLOR2:attribute offset = 3'h2;
            `COLOR3:attribute offset = 3'h3;
            `COLORFOG0:attribute offset = 3'h0;
            `COLORFOG1:attribute offset = 3'h1;
            `COLORFOG2:attribute offset = 3'h2;
            `COLORFOG3:attribute offset = 3'h3;
            `Z DATA:attribute offset = 3'h4;
            endcase // case(sp0 sx exp dest)
         end // case: VERTEX
        `VERTEX EXPORT:
         begin
             case(sp0 sx exp dest)
            `POSITION:
              begin
                 attribute offset = 3'h0; // + count of the
position vectors that have been exported so far
                 position aux = 1'b0;
              end
            `SPRITE EDGE:
```

162. At 35:12, the  $sp0\_sx\_exp\_dest$  parameter can be "POSITION," for and *export* type "VERTEX\_EXPORT" which indicates that the vertex data has an appearance attribute that is position. As such, the appearance attribute included in *SX SP data* is position.

# 2. The position attribute is associated with a corresponding vertex

163. Claim 5 also recites "the position attribute is associated with a corresponding vertex when the selected one of the plurality of inputs is vertex data." As I discussed in Section IX.A.1, the selected input includes vertex data. When the selected input is vertex data, the shader generates a position attribute using the corresponding  $SQ\_SP\_vsr\_data$  and  $SQ\_SP\_instruct$  inputs of the selected one of the plurality of inputs, which is included in  $SP\_SX\_Data$ .

### E. Claim 6

### 1. The appearance attribute is color

164. Claim 6 depends from claim 5 and recites the graphics processing system of claim 5 "*wherein the appearance attribute is color*." As I discussed in Section VI.A, the appearance attribute is color. In particular, the attribute is color, when the selected input is pixel data.

165. The *export\_control* module identifies the types of appearance attributes included in the shader export block (sx module) received from the shader based on the  $sp0\_sx\_exp\_dest$  parameter as shown using R400 RTL code below:

```
//00:no export
//01:vertex export
//10:pixel export
         export type = (sp0 sx exp alu id) ?
assign
{sp0 sx exporting[0] & q exp pix alu1, sp0 sx exporting[0] &
~q exp pix alu1}:
           {sp0 sx exporting[0] &
q exp pix alu0,sp0 sx exporting[0] & ~q exp pix alu0};
   always @(/*AUTOSENSE*/`COLOR0 or `COLOR1 or `COLOR2 or `COLOR3
or `COLORFOG0 or `COLORFOG1 or `COLORFOG2 or `COLORFOG3 or
`PIXEL EXPORT or `POSITION or `SPRITE EDGE
or `VERTEX EXPORT or `Z DATA or export type or sp0 sx exp dest)
     begin
     case (export type)
       `PIXEL EXPORT:
         begin
            position aux = 1'b0;
            case(sp0 sx exp dest)
            `COLOR0:attribute offset = 3'h0;
            `COLOR1:attribute offset = 3'h1;
            `COLOR2:attribute offset = 3'h2;
            `COLOR3:attribute offset = 3'h3;
            `COLORFOG0:attribute offset = 3'h0;
```

```
Case IPR2015-00326 of
                                            U.S. Patent No. 6,897,871
            `COLORFOG1:attribute offset = 3'h1;
            `COLORFOG2:attribute offset = 3'h2;
            `COLORFOG3:attribute offset = 3'h3;
            `Z DATA:attribute offset = 3'h4;
            endcase // case(sp0 sx exp dest)
         end // case: VERTEX
        `VERTEX EXPORT:
         begin
            case(sp0_sx_exp_dest)
            `POSITION:
              begin
                 attribute offset = 3'h0; // + count of the
position vectors that have been exported so far
                 position aux = 1'b0;
              end
            `SPRITE EDGE:
              begin
                 attribute offset = 3'h4; //starting offset is
always relative position 4
                position aux = 1'b1;
              end
             endcase // case(sp0 sx exp dest
         end // case: VERTEX
       default : attribute offset = 3'h0;
     endcase // case(sp0 sx exporting)
     end // always @ (...
                                 (export control.v, 34:5-38:12.)
```

166. At 34:24-35:5, the *sp0\_sx\_exp\_dest* parameter can be *"COLORO," "COLOR1," "COLOR2," "COLOR3," "COLORFOG0," "COLORFOG1," "COLORFOG2,"* and *"COLORFOG3"* for and *export type "PIXEL\_EXPORT"* which indicates that the pixel data has an appearance attribute that is color. As such, the appearance attribute included in the *SX\_SP\_data0-3* is color.

167. Further, as I described in Section IX.C.1, the *sx* module receives the *SX\_SP\_data0* data as *SP0\_SX\_data0*. (*sx.v*, 2:8, 5:10.) The

SP0\_SX\_data0 becomes q\_sp0\_sx\_data0 (Id. at 5:16.), and is provided to the export\_control module. (Id. at 22:18.)

168. The export\_control module receives q\_sp0\_sx\_data0 as sp0\_sx\_data0 (export\_control.v, 2:3, 3:13), and assigns sp0\_sx\_data0 to q0\_sp0\_data0. (Id. at 9:4.) The q0\_sp0\_data0 signal is provided to uexport\_buffers (defined in export\_buffers.v as export\_buffers module) as ipixel\_data0. (Id. at 75:15.) The ipixel\_data0 signal indicates that the data is pixel data.

169. In the export\_buffers module, ipixel\_data0 is passed through a queue, and outputted as buff0\_out. (export\_buffers.v, 8:13-22 or 8:25-16:4.) The buff0\_out parameters is assigned to bank0\_data0 (id. at 72:20) and then to rb0\_data. (Id. at 78:21.) The rb0\_data is assigned to orb0\_data (id at 83:12), which is defined as an output of export\_buffers module. (Id. at 2:24.)

170. The export\_control module receives the export\_buffers parameter from uexport\_buffers as sx\_rb0\_color\_data. (export\_control.v, 75:4.) The sx\_rb0\_color\_data signal is provided

as an output of the export control module and to the sx module. (Id. at 1:19,

5:9) The sx module receives the sx\_rb0\_color\_data signal as sx rb0 color data. (sx.v, 21:20.)

171. The *sx\_rb0\_color\_data* is assigned to *q\_sx\_rb0\_color\_data* (*id.* at 15:26) and *q\_sx\_rb0\_color\_data* is assigned to *SX\_RB0\_color\_data*, (*id.* at 16:9), which is an output of the *sx* module. (*Id.* at 1:22, 15:13.)

172. The same analysis also applies to *SPO\_SX\_data1*, *SPO\_SX\_data2*, and *SPO\_SX\_data3* using corresponding signal names.

173. Because  $SPO\_SX\_data0$ , which includes an appearance attribute, is converted to  $q\_sx\_rb0\_color\_data$  which includes color, the appearance attribute is color.

### 2. The color attribute is associated with a corresponding pixel.

174. Claim 6 also recites "the color attribute is associated with a corresponding pixel when the selected one of the plurality of inputs is pixel data." When the selected input is pixel data, the shader (sp module) generates a color attribute using the corresponding  $SX\_SP\_data0-3$  and  $SQ\_SP\_instruct$  inputs of the selected one of the plurality of inputs, which is included in  $SP\_SX\_Data0-3$ .

175. Further as I discussed in Section IX.E.1, the color is associated with the pixel data.

### F. Claim 8

176. Claim 8 recites the graphics processing system of claim 1 "wherein

the appearance value is depth." As I discussed in Section IX.A.3, the graphics

processor of claim 1 provides an appearance attribute, and as I discussed in Section

IX.E.1 and IX.E.2, the appearance attribute is associated with a corresponding

pixel.

177. Also, as I discussed in Section IX.E.1, the export\_control

module identifies the types of appearance attributes included in the shader export

block (sx module), and received from the shader based on the

sp0 sx exp dest parameter as shown using R400 RTL code below:

```
//00:no export
//01:vertex export
//10:pixel export
assign
           export type = (sp0 sx exp alu id) ?
{sp0 sx exporting[0] & q exp pix alu1,sp0 sx exporting[0] &
~q exp pix alu1}:
           {sp0 sx exporting[0] &
q exp pix alu0,sp0 sx_exporting[0] & ~q_exp_pix_alu0};
   always @(/*AUTOSENSE*/`COLOR0 or `COLOR1 or `COLOR2 or `COLOR3
or `COLORFOG0 or `COLORFOG1 or `COLORFOG2 or `COLORFOG3 or
`PIXEL EXPORT or `POSITION or `SPRITE EDGE
or `VERTEX EXPORT or `Z DATA or export_type or sp0_sx_exp_dest)
     begin
     case (export type)
       `PIXEL EXPORT:
         begin
            position aux = 1'b0;
```

```
Case IPR2015-00326 of
                                            U.S. Patent No. 6,897,871
            case(sp0 sx exp dest)
            `COLOR0:attribute offset = 3'h0;
            `COLOR1:attribute offset = 3'h1;
            `COLOR2:attribute offset = 3'h2;
            `COLOR3:attribute offset = 3'h3;
            `COLORFOG0:attribute offset = 3'h0;
            `COLORFOG1:attribute offset = 3'h1;
            `COLORFOG2:attribute offset = 3'h2;
            `COLORFOG3:attribute offset = 3'h3;
            Z DATA: attribute offset = 3'h4;
            endcase // case(sp0 sx exp dest)
         end // case: VERTEX
        `VERTEX EXPORT:
         begin
            case(sp0 sx exp dest)
            `POSITION:
              begin
                 attribute offset = 3'h0; // + count of the
position vectors that have been exported so far
                position aux = 1'b0;
              end
            `SPRITE EDGE:
              begin
                 attribute_offset = 3'h4; //starting offset is
always relative position 4
                 position aux = 1'b1;
              end
             endcase // case(sp0 sx exp dest
         end // case: VERTEX
       default : attribute offset = 3'h0;
     endcase // case(sp0 sx exporting)
     end // always @ (...
                                 (export control.v, 34:5-38:12.)
```

178. At 35:6, the  $sp0\_sx\_exp\_dest$  parameter can be "Z\_DATA," which indicates that the pixel data has a depth parameter. As such, the pixel data has appearance value that is depth.

#### G. Claim 9

179. Claim 9 recites the selection circuit and a control signal provided by an arbiter. Based on my understanding of the R400 RTL code, I have generated a

figure below which represents my understanding of the components, and describe





## 1. The selection circuit

180. Claim 9 recites a graphics processor of claim 1, "further including a selection circuit, wherein the selection circuit is a multiplexer." As discussed in Section IX.A.3, the input arbiter called  $u\_sq\_input\_arb$  selects between a vertex request ( $vtx\_req$ ) and a request ( $pix\_req$ ) and passes the  $vtx\_sel$  signal as  $ia\_vertex\_sel$  to the  $u\_sq\_ais\_output$ .

181. The u\_sq\_ais\_output module receives the ia\_vertex\_sel control signal from the arbiter and generates a SQ\_SP\_gpr\_input\_sel signal using a multiplexer decoder stage on 21:7 (indicated as line 493 in the figure in

Section IX.G), as shown using the R400 RTL code below:

```
// SQ_SP_gpr_phase
// SQ_SP_gpr_input_sel
//
always @(posedge clk)
begin
SQ_SP_gpr_phase <= gpr_phase;
SQ_SP_gpr_input_sel <= {ia_vertex_sel, ~ia_vertex_sel}; //
00: cnt, 01: pix, 10: vtx (fix needed for count)
end
(sq_ais_output.v, 21:1-9.)
```

182. The  $SQ\_SP\_gpr\_input\_sel$  is provided to the sq module as  $sq\_sp\_gpr\_input\_mux$ . The signal  $sq\_sp\_gpr\_input\_mux$  is the control signal to the multiplexer. The multiplexer is included inside each of the vector units uvector0-3 of the sp module.

183. The sp module receives the sq\_sp\_gpr\_input\_mux as sq\_sp\_gpr\_input\_mux (sp. v, 2:7, 9:11). The sp module converts sq\_sp\_gpr\_input\_mux to q\_sq\_gpr\_phase\_mux (*id.* at 17:16) and propagates q\_sq\_gpr\_phase\_mux to each vector unit uvector0-3. (*Id.* at 16:1, 16:25, 17:16, 18:8.)

184. The vector units uvector0-3 receive q\_sq\_gpr\_phase\_mux as sq\_sp\_gpr\_phase\_mux. (vector.v, 1:21, 3:2.) The selection circuitry in vector units uvector0-3 uses sq\_sp\_gpr\_phase\_mux as a control

signal to a selection circuit that selects one of a plurality of inputs from the vertex indicies (which are the vertex data) and the interpolated pixel inputs (which are the pixel data). For example, the vector module uses the  $sq\_sp\_gpr\_input\_mux$  to select the vertex data input (*iVertexIndices*) or the pixel data input (*iInterpolated*), using the R400 RTL code replicated below:

```
//------
_____
  //Muxing logic to select from data comming from the
Interpolators (in reality more than just interpolated
data....there can be
  //also faceness and XY data), AutoCount data and Vertex
Indices comming from the staging registers.
  //Each MACC unit has its own mux logic since the controls are
phased out by one cycle from one MACC to the other.
  //-----
_____
  //muxing logic for the inputs of the first MACC
  always @(/*AUTOSENSE*/iAutoCount or iInterpolated or
iVertexIndices
       or sq sp qpr input mux)
    begin
    case(sq sp gpr input mux)
      2'b00: InputData0 = iAutoCount ;
      2'b01: InputData0 = iInterpolated ;
      2'b10: InputData0 = iVertexIndices ;
      default: InputData0 = iInterpolated;
    endcase // case(sq sp gpr input mux)
    end
  //muxing logic for the inputs of the second MACC
  always @(/*AUTOSENSE*/iAutoCount or iInterpolated or
iVertexIndices
       or q0 gpr input mux)
    begin
    case(q0 gpr input mux)
      2'b00: InputData1 = iAutoCount ;
      2'b01: InputData1 = iInterpolated ;
      2'b10: InputData1 = iVertexIndices ;
      default: InputData1 = iInterpolated;
    endcase // case(q0 gpr input mux)
    end
```

```
Case IPR2015-00326 of U.S. Patent No. 6,897,871
```

```
//muxing logic for the inputs of the third MACC
   always @(/*AUTOSENSE*/iAutoCount or iInterpolated or
iVertexIndices
         or q1 gpr input mux)
     begin
     case(q1 gpr input mux)
       2'b00: InputData2 = iAutoCount ;
       2'b01: InputData2 = iInterpolated ;
       2'b10: InputData2 = iVertexIndices ;
       default: InputData2 = iInterpolated;
     endcase // case(q1 gpr input mux)
     end
   //muxing logic for the inputs of the fourth MACC
   always @(/*AUTOSENSE*/iAutoCount or iInterpolated or
iVertexIndices
         or q2 gpr input mux)
     begin
     case(q2 gpr input mux)
       2'b00: InputData3 = iAutoCount ;
       2'b01: InputData3 = iInterpolated ;
       2'b10: InputData3 = iVertexIndices ;
       default: InputData3 = iInterpolated;
     endcase // case(q2 gpr input mux)
     end
                                             (vector.v, 10:2-12:6.)
```

185. The selected input is provided as InputData0, InputData1,

InputData2, and InputData3.

186. In this way, the R400 RTL code includes a selection circuit that is a multiplexer.

### 2. The control signal

187. Claim 9 also recites "the control signal is provided by an arbiter,

wherein the arbiter is coupled to the multiplexer." As discussed above, the

u\_sq\_input\_arb input arbiter includes the arbiter that provides an

ia\_vertex\_sel signal which is the control signal. As discussed in Section IX.A.2, the u\_sq\_ais\_output receives the ia\_vertex\_sel signal (sq.v, 79:8) and converts ia\_vertex\_sel to SQ\_SP\_gpr\_input\_sel. (Id. at 80:6.) The u\_sq\_ais\_output signal provides the signal to the shader included in the sp module as Sq\_sp\_gpr\_input\_mux. (Id. at 2:16, 9:4, 80:6.) In this way, the control signal is provided by the arbiter.

### 3. The arbiter is coupled to the multiplexer.

188. Claim 9 also recites "wherein the arbiter is coupled to the multiplexer."

189. The multiplexer is included in the vector unit as shown in Section IX.A.2. The *u\_sq\_ais\_output* signal is generated by the arbiter is converted to *sq\_sp\_gpr\_input\_mux* in the *sp* module and to

sq\_sp\_gpr\_input\_mux in the vector unit. This is a control signal to the multiplexer in the vector unit and shows that the arbiter is coupled to the multiplexer.

## H. Claim 10

190. Claim 10 recites the graphics processor of claim 1. Based on my understanding of the R400 RTL code, I have generated a figure below which
represents my understanding of the components, and describe the code with

reference to the figure.



### 1. The vertex position data

191. Claim 10 recites the graphics processor of claim 1, "wherein the shader provides vertex position data." As discussed in Section IX.C.2, the *sp* module provides *SP\_SX\_data0*, *SP\_SX\_data1*, *SP\_SX\_data2*, and *SP\_SX\_data3* which includes vertex position data. The *SP\_SX\_data0*, *SP\_SX\_data1*, *SP\_SX\_data1*, *SP\_SX\_data2*, and *SP\_SX\_data3* signals are provided to the shader export block.

192. For simplicity, I limit my discussion to the shader providing SP\_SX\_data0 which is sufficient to practice the claim.

### 2. The primitive assembly block coupled to the shader

193. The primitive assembly block in the graphics processing system is included in the pa module. The pa module is defined in  $pa \cdot v$ . The primitive assembly block converts the vertex position data into a list of primitives. The pa module is coupled to the shader (included in the sp module) through one of the shader export blocks (the sx modules).The coupling between the shader and the shader export block (the sx module) is discussed in Section IX.A.3 and IX.C.1.

### 194. The primitive assembly block (the pa module) includes a

*PA\_SX/SX\_PA* interface to the two shader export blocks. Here, for simplicity, I limit my discussion to a single shader export block which is sufficient to practice the claim. The R400 RTL code for the *PA\_SX/SX\_PA* interface is replicated below.

// -----// interface to the shader export 0 block
// -----u0\_SX\_PA\_send,
u0\_SX\_PA\_data,
u0\_PA\_SX\_req,
u0\_PA\_SX\_req,
u0\_PA\_SX\_sp\_id,
u0\_PA\_SX\_offset,
u0\_PA\_SX\_aux,
u0\_PA\_SX\_last,

Case IPR2015-00326 of U.S. Patent No. 6,897,871 (pa.v, 4:14-23.)

195. The primitive assembly block requests data from the *sx* module (the shader export block) using *u0\_PA\_SX\_req*, *u0\_PA\_SX\_sp\_id*, *u0\_PA\_SX\_offset*, *u0\_PA\_SX\_aux*, and *u0\_PA\_SX\_last*.

196. In response, the primitive assembly block receives the data from the sx module using the u0 SX PA send and u0 SX PA data interface.

197. The u0\_SX\_PA\_data data is provided to the export buffers uexport\_buffers of the sx module. The sx module receives the request from the pa module using the PA\_SX\_req, PA\_SX\_sp\_id, PA\_SX\_offset, PA\_SX\_aux, PA\_SX\_last (sx.v, 2:23-24) and propagates the request to uexport\_control, using the R400 RTL code below:

export\_control uexport\_control(
...
.pa\_sx\_req(q\_pa\_sx\_req), .pa\_sx\_sp\_id(q\_pa\_sx\_sp\_id),
.pa\_sx\_offset(q\_pa\_sx\_offset),.pa\_sx\_aux(q\_pa\_sx\_aux),
.pa\_sx\_last(q\_pa\_sx\_last)
);
(Id. at 21:5, 23:26-29.)

198. The export\_control module passes the request to uexport\_buffers, and receives 1) the sx\_pa\_data which includes the vertex position data and 2) the sx\_pa\_send signals. (export\_control.v, 75:10.) The export\_control module then propagates those signals to the sx

module using the R400 RTL code below:

```
module export_control(/*AUTOARG*/
    // Outputs
...
sx_pa_send, sx_pa_data,
```

(*Id.* at 1:13-14, 1:23.)

199. The sx module transmits the sx\_pa\_send, sx\_pa\_data as SX\_PA\_data and SX\_PA\_send to the primitive assembly block (the pa module). (sx.v, 1:25-2:1.)

200. The primitive assembly block receives *SX\_PA\_data* as  $u0_{SX_PA_data}$  and  $u1_{SX_PA_data}$ .

201. As explained above, the primitive assembly block (the pa module) is coupled to the shader (included in the sp module) through the shader export shader block (the sx module).

# 3. The primitive assembly block is operative to generate primitives.

202. Claim 10 also recites the primitive assembly block is "operative to generate primitives in response to the vertex position data." The primitive assembly block (the pa module) receives SX\_PA\_data that includes the vertex position data. The pa module then generates primitives as coded in the pa

module. The primitive assembly block is an old component of the graphics processing system that has been adapted to receive data from the shader export block, and is necessary to generate primitives from the vertex position data.

203. Once the primitive assembly block generates primitives, the primitive assembly block provides the primitives to the raster engine (also referred to as the scan converter and defined in the *sc* module), using the *PA SC* interface below:

```
module pa (
// ------
   // interface to the scan converter
   // ------
   PA SC p0,
   PA SC p1,
   PA SC p2,
   PA SC p3,
   PA SC p4,
   PA SC XYO,
   PA SC XV1,
   PA SC xy2,
   PA SC zminmax,
   PA SC cntl,
   PA SC phase,
   PA SC valid,
   PA SC v0 indx,
   SC PA earlyfrz
   );
...
   // interface to scan converter
   output [17:0] PA SC xy0;
   output [17:0] PA_SC_xy1;
   output [17:0] PA SC xy2;
   output [31:0] PA SC p0;
   output [39:0] PA_SC_p1;
   output [31:0] PA SC p2;
   output [31:0] PA SC p3;
   output [31:0] PA SC p4;
   output [13:0] PA SC zminmax;
   output [29:0] PA SC cntl;
   output [1:0] PA SC phase;
          PA SC valid;
   output
```

output [1:0] PA SC v0 indx;

(pa.v, 2:2, 5:8-25, 8:21-9:9.)

204. In particular, the primitive assembly block transmits the generated primitives in at least the *PA\_SC\_p0*, *PA\_SC\_p1*, *PA\_SC\_p2*, *PA\_SC\_p3*, *PA\_SC\_p4*, *PA\_SC\_xy0*, *PA\_SC\_xy1*, *or PA\_SC\_xy2* signals to the raster engine (the *sc* module).

205. As explained above, the primitive assembly block (the *pa* module) is operative to generate primitives from the vertex position data.

### I. Claim 11

206. Claim 11 recites the graphics processor of claim 10. Based on my understanding of the R400 RTL code, I have generated a figure below which represents my understanding of the components, and describes the code with reference to the figure.

- 109 -





### 1. The Raster Engine

207. Claim 11 recites the graphics processor of claim 10, "*further including a raster engine*." The raster engine in the graphics processing system is included in the *sc* module (also referred to as a scan converter). The *sc* module receives the primitives from the primitive assembly block (the *pa* module), as I

have described in Section IX.C.2. Replicated below, is the R400 RTL code

showing the raster engine receiving the primitive data:

```
module sc (
•••
    // ------
   // Interface to the PA Setup Unit
   _____
   PA SC p0,
   PA SC p1,
   PA SC p2,
   PA SC p3,
   PA SC p4,
   PA SC XYO,
   PA SC xy1,
   PA SC xv2,
   PA SC zminmax,
   PA SC cntl,
   PA SC phase,
   PA SC v0 indx,
   PA SC valid,
   SC PA earlyfrz,
// _____
   // Interface to the PA Setup Unit
   // ------
   input [17:0] PA SC xy0;
   input [17:0] PA SC xy1;
   input [17:0] PA SC xy2;
   input [31:0] PA SC p0;
   input [39:0] PA_SC_p1;
   input [31:0] PA SC p2;
   input [31:0] PA SC p3;
   input [31:0] PA SC p4;
   input [13:0] PA SC zminmax;
   input [29:0] PA SC cntl;
   input [1:0] PA SC phase;
   input [1:0] PA SC v0 indx;
   input
          PA SC valid;
   output SC PA earlyfrz;
                            (sc.v, 2:4, 3:24-4:15, 9:20-10:11.)
```

208. Through the  $PS\_SC$  interface, the raster engine (the sc module) is coupled to the primitive assembly bock (the pa module).

### 2. Generating the pixel parameter

209. The sc module is operative to generate pixel parameter data using the

primitive data received from the primitive assembly block. Example pixel

parameter data that the raster engine generates is shown using the R400 RTL code below:

// Concatenate outputs of $\ensuremath{\mathit{sc}}\xspace_{\ensuremath{\textit{quadmask}}\xspace}$ to create	write data for
tile fifo.	
assign tile_ff_wr_data[`SC_TD_LAST_TILE]	= qm_last_tile;
assign tile ff wr data[`SC TD ZMASK NEEDED]	
qm z mask needed;	
assign tile ff wr data[`SC TD EVENT]	= qm_event;
assign tile_ff_wr_data[`SC_TD_XMIN]	= qm_xmin;
assign tile ff wr data[`SC TD XMAX]	= qm_xmax;
assign tile_ff_wr_data[`SC_TD_YMIN]	= qm ymin;
assign tile ff wr data[`SC TD YMAX]	= qm_ymax;
assign tile_ff_wr_data[`SC_TD_BBFRACTBITS]	
qm_bb_fract_bits;	
assign_tile_ff_wr_data[`SC_TD_XDIR]	= qm_xdir;
assign tile_ff_wr_data[`SC_TD_YDIR]	= qm_ydir;
assign tile_ff_wr_data[`SC_TD_TILEX]	= qm_tilex;
assign tile_ff_wr_data[`SC_TD_TILEY]	= qm_tiley;
assign tile_ff_wr_data[`SC_TD_TILEX_M3]	= qm_tilex_m3;
assign tile_ff_wr_data[`SC_TD_TILEY_M3]	= qm_tiley_m3;
assign tile_ff_wr_data[`SC_TD_XMAJOR]	= qm_xmajor;
assign tile_ff_wr_data[`SC_TD_E0_SAMPLE]	$= qm_e0;$
assign tile ff wr data[`SC TD E1 SAMPLE]	= qm e1;
assign tile_ff_wr_data[`SC_TD_E2_SAMPLE]	$= qm_e2;$
assign tile_ff_wr_data[`SC_TD_E0_DX]	$= qm_dxe0;$
assign tile_ff_wr_data[`SC_TD_E0_DY]	= qm_dye0;
assign tile_ff_wr_data[`SC_TD_E1_DX]	= qm_dxe1;
assign tile_ff_wr_data[`SC_TD_E1_DY]	= qm_dye1;
assign tile_ff_wr_data[`SC_TD_E2_DX]	= qm dxe2;
assign tile_ff_wr_data[`SC_TD_E2_DY]	$= qm_{dye2};$
assign tile_ff_wr_data[`SC_TD_STIPPLE_MASK]	= 8'b11111111;

(*Id.* at 83:19-84:19.)

210. As such, the primitive assembly block (the pa module) is operative to generate primitives from the vertex position data.

### *J. Claim* 13

211. Claim 13 recites three components, a register block, a computational element, and a sequencer. Below, I have generated a figure based on my understanding of the R400 RTL code that shows the relationship between these components.



### 1. The register block

212. Claim 13 recites a graphics processor of claim 1, "wherein the shader includes a register block for maintaining the selected one of the plurality of

inputs." As discussed in Section IX.A.3, each vector unit instantiates four register

blocks, umacc\_gpr0, umacc\_gpr1, umacc\_gpr2, and umacc\_gpr3, that

are defined in the macc\_gpr module. The macc\_gpr module is specified in

macc\_gpr.v. One or more of umacc gpr0, umacc gpr1, umacc gpr2, and

*umacc* gpr3 form a register block.

213. Each macc\_gpr module receives one instance of input data (InputData0, InputData1, InputData2, and InputData3) as the iInterpolated parameter, which is the selected one of a plurality of inputs, as shown using the R400 RTL code below.

### 214. The *macc* gpr module also includes a memory called

""ugpr\_mem" of module type "rfsd2\_128x128cm2sw1." (Id. at 8:1; also as shown in my figure in Section.IX.J.as lines 130-295.) The macc\_gpr module stores the data in the *iInterpolated* in this memory. To store the data in the *iInterpolated* into the memory, the macc\_gpr module includes a multiplexer that controls the input to the memory, as shown below, and selects an input (such as *iInterpolated*) that is stored in the "ugpr\_mem" memory as *InputGPR*:

```
/-----
_____/
  //The phase mux controlling the write input port into GPRs
(register file write port)
  //-----
     -----/
  always@(/*AUTOSENSE*/VectorResult or iInterpolated or
iScalarData
     or sq sp gpr phase mux or tp sp data)
   begin
   case (sq sp gpr phase mux)
     2'b00: InputGPR = iInterpolated;
     2'b01: InputGPR = tp sp data;
     2'b10: InputGPR = VectorResult;
     2'b11: InputGPR = iScalarData;
     default: InputGPR = iInterpolated;
   endcase // case(sq sp gpr phase mux)
   end // always@ ( ...
```

(*Id.* at 5:18-6:7.)

215. The macc gpr module writes the selected input into the memory

"ugpr mem" at a specified address, as shown using the R400 RTL code below:

// WRITE INTERFACE .CLKA(iSCLK), // Write Clock .WEA(gpr wr ena), // Write enable .MEA(vdd), // Memory enable .ADRA0(gpr wr addr[0]), .ADRA1(gpr wr addr[1]), .ADRA2(gpr wr addr[2]), .ADRA3(gpr wr addr[3]), // Write Address .ADRA4(gpr\_wr\_addr[4]), .ADRA5(gpr\_wr\_addr[5]), .ADRA6(gpr\_wr\_addr[6]), // Write Address .DA0(InputGPR[0]), .DA1(InputGPR[1]), .DA2(InputGPR[2]), .DA3(InputGPR[3]), // Write Data .DA4(InputGPR[4]), .DA5(InputGPR[5]), .DA6(InputGPR[6]), .DA7(InputGPR[7]), // Write Data .DA8(InputGPR[8]), .DA9(InputGPR[9]), .DA10(InputGPR[10]), .DA11(InputGPR[11]), // Write Data .DA12(InputGPR[12]), .DA13(InputGPR[13]), .DA14(InputGPR[14]), .DA15(InputGPR[15]), // Write Data .DA16(InputGPR[16]), .DA17(InputGPR[17]), .DA18(InputGPR[18]), .DA19(InputGPR[19]), // Write Data .DA20(InputGPR[20]), .DA21(InputGPR[21]), .DA22(InputGPR[22]), .DA23(InputGPR[23]), // Write Data .DA24(InputGPR[24]), .DA25(InputGPR[25]), .DA26(InputGPR[26]), .DA27(InputGPR[27]), // Write Data .DA28(InputGPR[28]), .DA29(InputGPR[29]), .DA30(InputGPR[30]), .DA31(InputGPR[31]), // Write Data .DA32(InputGPR[32]), .DA33(InputGPR[33]), .DA34(InputGPR[34]), .DA35(InputGPR[35]), // Write Data .DA36(InputGPR[36]), .DA37(InputGPR[37]), .DA38(InputGPR[38]), .DA39(InputGPR[39]), // Write Data .DA40(InputGPR[40]), .DA41(InputGPR[41]), .DA42(InputGPR[42]), .DA43(InputGPR[43]), // Write Data .DA44(InputGPR[44]), .DA45(InputGPR[45]), .DA46(InputGPR[46]), .DA47(InputGPR[47]), // Write Data .DA48(InputGPR[48]), .DA49(InputGPR[49]), .DA50(InputGPR[50]), .DA51(InputGPR[51]), // Write Data .DA52(InputGPR[52]), .DA53(InputGPR[53]), .DA54(InputGPR[54]), .DA55(InputGPR[55]), // Write Data .DA56(InputGPR[56]), .DA57(InputGPR[57]), .DA58(InputGPR[58]), .DA59(InputGPR[59]), // Write Data .DA60(InputGPR[60]), .DA61(InputGPR[61]), .DA62(InputGPR[62]), .DA63(InputGPR[63]), // Write Data .DA64(InputGPR[64]), .DA65(InputGPR[65]), .DA66(InputGPR[66]), .DA67(InputGPR[67]), // Write Data .DA68(InputGPR[68]), .DA69(InputGPR[69]), .DA70(InputGPR[70]), .DA71(InputGPR[71]), // Write Data .DA72(InputGPR[72]), .DA73(InputGPR[73]), .DA74(InputGPR[74]), .DA75(InputGPR[75]), // Write Data .DA76(InputGPR[76]), .DA77(InputGPR[77]), .DA78(InputGPR[78]), .DA79(InputGPR[79]), // Write Data .DA80(InputGPR[80]), .DA81(InputGPR[81]), .DA82(InputGPR[82]), .DA83(InputGPR[83]), // Write Data .DA84(InputGPR[84]), .DA85(InputGPR[85]), .DA86(InputGPR[86]), .DA87(InputGPR[87]), // Write Data

.DA88(InputGPR[88]), .DA89(InputGPR[89]), .DA90(InputGPR[90]), .DA91(InputGPR[91]), // Write Data .DA92(InputGPR[92]), .DA93(InputGPR[93]), .DA94(InputGPR[94]), .DA95(InputGPR[95]), // Write Data .DA96(InputGPR[96]), .DA97(InputGPR[97]), .DA98(InputGPR[98]), .DA99(InputGPR[99]), // Write Data .DA100(InputGPR[100]), .DA101(InputGPR[101]), .DA102(InputGPR[102]), .DA103(InputGPR[103]), // Write Data .DA104(InputGPR[104]), .DA105(InputGPR[105]), .DA106(InputGPR[106]), .DA107(InputGPR[107]), // Write Data .DA108(InputGPR[108]), .DA109(InputGPR[109]), .DA110(InputGPR[110]), .DA111(InputGPR[111]), // Write Data .DA112(InputGPR[112]), .DA113(InputGPR[113]), .DA114(InputGPR[114]), .DA115(InputGPR[115]), // Write Data .DA116(InputGPR[116]), .DA117(InputGPR[117]), .DA118(InputGPR[118]), .DA119(InputGPR[119]), // Write Data .DA120(InputGPR[120]), .DA121(InputGPR[121]), .DA122(InputGPR[122]), .DA123(InputGPR[123]), // Write Data .DA124(InputGPR[124]), .DA125(InputGPR[125]), .DA126(InputGPR[126]), .DA127(InputGPR[127]), // Write Data

(Id. at 10:13-12:20.)

216. The macc\_gpr module also retrieves the selected input from the "ugpr\_mem" memory. For example, upon request, the macc\_gpr module may read the selected input from memory an store the selected input in the RegData register, as shown using R400 RTL code below:

.CLKB(iSCLK), // Read Clock .OEB(sq\_sp\_gpr\_rd\_ena), // Output enable .MEB(vdd), // Read enable .ADRB0(sq\_sp\_gpr\_rd\_addr[0]), .ADRB1(sq\_sp\_gpr\_rd\_addr[1]), .ADRB2(sq\_sp\_gpr\_rd\_addr[2]), .ADRB3(sq\_sp\_gpr\_rd\_addr[3]), // Read Address .ADRB4(sq\_sp\_gpr\_rd\_addr[4]), .ADRB5(sq\_sp\_gpr\_rd\_addr[5]), .ADRB6(sq\_sp\_gpr\_rd\_addr[6]), // Read Address .QB0(RegData[0]), .QB1(RegData[1]), .QB2(RegData[2]), .QB3(RegData[3]), // Read Data .QB4(RegData[4]), .QB5(RegData[5]), .QB6(RegData[6]), .QB7(RegData[7]), // Read Data .QB8(RegData[8]), .QB9(RegData[9]), .QB10(RegData[10]), .QB11(RegData[11]), // Read Data

.QB12(RegData[12]), .QB13(RegData[13]), .QB14(RegData[14]), .QB15(ReqData[15]), // Read Data .QB16(RegData[16]), .QB17(RegData[17]), .QB18(RegData[18]), .QB19(RegData[19]), // Read Data .QB20(RegData[20]), .QB21(RegData[21]), .QB22(RegData[22]), .QB23(RegData[23]), // Read Data .QB24(RegData[24]), .QB25(RegData[25]), .QB26(RegData[26]), .QB27(RegData[27]), // Read Data .QB28(RegData[28]), .QB29(RegData[29]), .QB30(RegData[30]), .QB31(RegData[31]), // Read Data .QB32(RegData[32]), .QB33(RegData[33]), .QB34(RegData[34]), .QB35(RegData[35]), // Read Data .QB36(RegData[36]), .QB37(RegData[37]), .QB38(RegData[38]), .QB39(RegData[39]), // Read Data .QB40(RegData[40]), .QB41(RegData[41]), .QB42(RegData[42]), .QB43(RegData[43]), // Read Data .QB44(RegData[44]), .QB45(RegData[45]), .QB46(RegData[46]), .QB47(RegData[47]), // Read Data .QB48(RegData[48]), .QB49(RegData[49]), .QB50(RegData[50]), .QB51(RegData[51]), // Read Data .QB52(ReqData[52]), .QB53(ReqData[53]), .QB54(ReqData[54]), .QB55(RegData[55]), // Read Data .QB56(RegData[56]), .QB57(RegData[57]), .QB58(RegData[58]), .QB59(RegData[59]), // Read Data .QB60(RegData[60]), .QB61(RegData[61]), .QB62(RegData[62]), .QB63(RegData[63]), // Read Data .QB64(RegData[64]), .QB65(RegData[65]), .QB66(RegData[66]), .QB67(RegData[67]), // Read Data .QB68(RegData[68]), .QB69(RegData[69]), .QB70(RegData[70]), .QB71(RegData[71]), // Read Data .QB72(RegData[72]), .QB73(RegData[73]), .QB74(RegData[74]), .QB75(RegData[75]), // Read Data .QB76(RegData[76]), .QB77(RegData[77]), .QB78(RegData[78]), .QB79(RegData[79]), // Read Data .QB80(RegData[80]), .QB81(RegData[81]), .QB82(RegData[82]), .QB83(RegData[83]), // Read Data .QB84(RegData[84]), .QB85(RegData[85]), .QB86(RegData[86]), .QB87(RegData[87]), // Read Data .QB88(RegData[88]), .QB89(RegData[89]), .QB90(RegData[90]), .QB91(RegData[91]), // Read Data .QB92(RegData[92]), .QB93(RegData[93]), .QB94(RegData[94]), .QB95(RegData[95]), // Read Data .QB96(RegData[96]), .QB97(RegData[97]), .QB98(RegData[98]), .QB99(RegData[99]), // Read Data .QB100(RegData[100]), .QB101(RegData[101]), .QB102(RegData[102]), .QB103(RegData[103]), // Read Data .QB104(RegData[104]), .QB105(RegData[105]), .QB106(RegData[106]), .QB107(RegData[107]), // Read Data .QB108(RegData[108]), .QB109(RegData[109]), .QB110(RegData[110]), .QB111(RegData[111]), // Read Data .QB112(RegData[112]), .QB113(RegData[113]), .QB114(RegData[114]), .QB115(RegData[115]), // Read Data

Case IPR2015-00326 of U.S. Patent No. 6,897,871 .QB116(RegData[116]), .QB117(RegData[117]), .QB118(RegData[118]), .QB119(RegData[119]), // Read Data .QB120(RegData[120]), .QB121(RegData[121]), .QB122(RegData[122]), .QB123(RegData[123]), // Read Data .QB124(RegData[124]), .QB125(RegData[125]), .QB126(RegData[126]), .QB127(RegData[127]), // Read Data

(*Id.* at 8:5-10:12.)

217. The storage and retrieval of the selected input to the "ugpr\_mem" memory allows the macc\_gpr module to maintain the selected one of the plurality of inputs as recited in claim 13.

218. Each vector unit *uvector0-3* includes four instances of a *macc\_gpr* module. The vector units are included in the *sp* module, within the

shader. As such, the shader includes a register block.

### 2. The computation element

219. Claim 13 also recites "a computation element operative to perform arithmetic and logical operations on the data maintained in the register block." Each instance of the macc\_gpr module includes a MACC module called umacc, which is replicated using the R400 RTL code below:

macc umacc(.oResult(VectorResult), .oScalarOpcode(oScalarOpcode)
,.oScalarInput(oScalarInput),.oExportDst(oexport\_dst),
.iRegData(q\_RegData),.iConstantData(sq\_sp\_constant),.iScalarData(
iScalarData), .iInstruction(sq\_sp\_instruct),
.iInstStart(sq\_sp\_instruct\_start), .sclk(sclk), .srst(srst));

(*Id.* at 3:17-21.)

220. The MACC module receives q\_RegData (which it converts to *iRegData*) which is the data maintained in the register block in *macc\_gpr* module as *oRegData*. The *iRegData* signal is converted to *OperandAMod*, *OperandBMod*, and/or *OperandCMod* as shown in the MACC module at 13:8-23:22.

221. The MACC module also receives the instruction from the sequencer using the sq\_sp\_instruct parameter and converts sq\_sp\_instruct to iInstruction. The MACC module then parses iInstruction and retrieves VectorOpcode, as shown using the R400 RTL code below:

```
reg [20:0] q_Instruction0, q_Instruction1, q_Instruction2,
q Instruction3;
wire [4:0] VectorOpcode;
...
  //-----
  //-----
_____
  //Registering the Instruction word (20 bits) in four
consecutive cycles
  //-----
  always@(posedge sclk)
   if(srst)
     q_Instruction0 <= 21'b0;</pre>
   else if (decode SrcA)
     q Instruction0 <= iInstruction;</pre>
  always@(posedge sclk)
   if(srst)
     g Instruction1 <= 21'b0;</pre>
   else if(decode SrcB)
     q Instruction1 <= iInstruction;</pre>
   always@(posedge sclk)
```

```
if(srst)
      q Instruction2 <= 21'b0;</pre>
     else if (decode SrcC)
      q Instruction2 <= iInstruction;</pre>
   always@(posedge sclk)
    if (srst)
      q Instruction3 <= 21'b0;</pre>
     else if (decode Opcode)
      q Instruction3 <= iInstruction;</pre>
...
  //-----
_____
   //decoding the instruction word into a set of select/modify
signals used
  //for argument selection and input modification on the way to
MACC unit
  //-----
_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _
   assign SrcASel = q Instruction0[2:0];
   assign SrcANegate = q Instruction0[3:3];
   assign SrcAAlphaSwizzle = q Instruction0[11:10];
   assign SrcARedSwizzle = q Instruction0[5:4];
   assign SrcAGreenSwizzle = q Instruction0[7:6];
   assign SrcABlueSwizzle = q_Instruction0[9:8];
   assign SrcBSel = q Instruction1[2:0];
   assign SrcBNegate = q Instruction1[3:3];
   assign SrcBAlphaSwizzle = q Instruction1[11:10];
   assign SrcBRedSwizzle = q Instruction1[5:4];
   assign SrcBGreenSwizzle = q Instruction1[7:6];
   assign SrcBBlueSwizzle = q Instruction1[9:8];
   assign SrcCSel = q Instruction2[2:0];
   assign SrcCNegate = q Instruction2[3:3];
   assign SrcCAlphaSwizzle = q Instruction2[11:10];
   assign SrcCRedSwizzle = q Instruction2[5:4];
   assign SrcCGreenSwizzle = q Instruction2[7:6];
   assign SrcCBlueSwizzle = q Instruction2[9:8];
   assign VectorOpcode = q_Instruction3[4:0];
   assign ScalarOpcode = q Instruction3[10:5];
   assign VectorClamp = q_Instruction3[11:11];
   assign ScalarClamp = q_Instruction3[12:12];
   assign VectorWriteMask = q Instruction3[16:13];
```

Case IPR2015-00326 of U.S. Patent No. 6,897,871 (macc. v, 4:8, 4:10, 10:12-11:13, 11:22-13:6.)

222. In particular, the MACC module retrieves VectorOpcode, which includes instructions used to perform arithmetic and logical operations on the data maintained in the register block (the oRegData).

223. The computation element is included in the *MACC* module, and is called a *mad* unit. The *mad* unit is instantiated in the *macc32* module. The R400 RTL code that instantiates the *mad* unit in the *MACC* module is replicated below:

//Floating point Multiply and Accumulate macc32 mad(OperandAMod, OperandBMod, OperandCMod, VectorOpcode,MaccResult,sclk);

(*Id.* at 24:25-25:2.)

224. The macc32 module receives OperandAMod, OperandBMod, and OperandCMod as operands which include data maintained in the register block (the oRegData), and VectorOpcode which includes instructions that manipulate the data. The macc32 module is then operative to use OperandAMod, OperandBMod, OperandCMod (data) and VectorOpcode (instructions) to perform 1) floating point operations which are arithmetic operations, and 2) minimum, maximum, and compare operations, which are logical operations as specified in macc32.mc. The MACC module, receives the results from macc32 module as MaccResult.

225. Also, the MACC module includes a listing of additional operations that

macc32 module is operative to perform, that may be included in the floating point

operations. These operations as listed using R400 RTL code are replicated below:

```
//ALU opcodes declared as parameters
   //this definition is subject to change as more
   //opcodes are added. for the latest definition
   //please refer to Shader Pipe Spec: ALU instruction definition
  parameter [4:0] ADD = 5'h00,
              MUL = 5'h01,
              MAX = 5'h02,
              MIN = 5'h03,
              SETE = 5'h04,
              SETGT = 5'h05,
              SETGE = 5'h06,
              SETNE = 5'h07,
              FRACT = 5'h08,
              TRUNC = 5'h09,
              FLOOR = 5'h0a,
              MULADD = 5'hOb,
              CNDE = 5'hOc,
              CNDGE = 5'h0d,
              CNDGT = 5'h0e;
                                                     (Id. at 3:11-4:4.)
```

226. This listing of arithmetical opcodes further indicates that the *macc32* module is operative to perform arithmetic and logical operations on the data in the register block.

227. In this way, the R400 RTL code demonstrates how a computation element is operative to perform arithmetic and logical operation on the data maintained in the register block.

#### 3. The Sequencer

228. Claim 13 also recites a "sequencer for maintaining the instructions that are executed by the computation element." The file, sq.v, instantiates a sqmodule which is a hardware block of the graphics processor component which includes a sequencer. The sequencer (the sq module) maintains instructions and provides the instructions to the shader (included in the sp module) using an  $SQ\_SP\_instruct$  parameter, as described in detail below. (sq.v, 2:17, 9:11, 80:11.)

229. The sequencer maintains instructions in the instruction store. The instruction store is instantiated as *sq\_instruction\_store* using the *sq\_instruction\_store* module (*Id.* at 86:23-88:2). The *sq\_instruction\_store* module is defined in the *sq\_instruction\_store*.v. It consists of 4096 instruction words which are each 96-bits wide.

 $230. \ The \textit{u0} \textit{sq} alu instr fetch and$ 

u1\_sq\_alu\_instr\_fetch units defined in sq\_target\_instr\_fetch
module retrieve the instruction from the sq\_instruction\_store module. For
simplicity, I focus on the u0\_sq\_alu\_instr\_fetch unit. For example, the

sq\_target\_instr\_fetch module includes an interface with the

sq instruction store module, as replicated below:

231. The sq target instr fetch module uses the

*is\_read\_addr* interface to send the instruction pointer that communicates the address of the instruction to the *sq\_instruction\_store* module, using the R400 RTL code below:

```
output [11:0] is read addr;
                                                       (Id. at 5:13.)
assign is read addr = tip q;
                                                        (Id. at 8:8.)
always @(posedge clk)
    begin
                         tip_q <= cfs instr ptr;
     if (ld tip)
     else if ( inc tip )
        if (vtx wrap) tip q <= inst base vtx;
        else if ( pix wrap ) tip q <= inst base pix;
        else
                            tip q \leq tip q + 1;
     else
                             tip q \leq tip q;
     end
                                                     (Id. at 9:3-11.)
```

232. The q\_instruction\_store receives an is\_read\_addr request, from u0\_sq\_alu\_instr\_fetch, using the interface below:

input [11:0] i alu0 addr;

(sq\_instruction\_store.v, 2:20.)

233. In response to the *is* read addr request, the

q instruction store module retrieves the instruction and outputs the

instruction as the *o* is data signal, using the R400 RTL code below:

```
output [95:0] o is data;
                                                                                          (Id. at 3:2.)
wire [95:0] o_is_data = read_data;
                                                                                        (Id. at 3:19.)
assign
                      mem read data = d addr[11] ? mem1 rd data :
mem0 rd data;
                                                                                        (Id. at 7:25.)
// register instantiation
always @(posedge i_clk)
   begin
      if (i reset)
         begin
                             <= 1'b0;
        we

      addr
      <= 12'd0;</td>

      read_data
      <= 96'd0;</td>

      o_rtr
      <= 1'b0;</td>

      wrt_data
      <= 96'd0;</td>

11
        q r b i addr in <= 12' d0;
         end
      else
        begin
        we
                            <= d we;
      we <= d_we;
addr <= d_addr;
read_data <= mem_read_data;
o_rtr <= d_rtr;
wrt_data <= d_wrt_data;</pre>
11
         q rbi addr in <= d rbi addr in;
         end
   end
```

(*Id.* at 15:26-16:19.)

234. The sq target instr fetch module receives the instruction

from the *q* instruction store module using the R400 RTL code below:

235. The instruction is loaded into the sq\_target\_instr\_fetch

module's tif instr q register, as shown using the R400 RTL code below:

236. The sq target instr fetch module transmits the instruction

to an sq alu instr queue module using the interface below:

// outputs to the target instruction decoder (in the TIQ module)
...
tif\_thread\_type\_q, // vert:1, pix:0
tif\_thread\_id\_q, // the target thread id
tif\_instr\_q, // the target instruction register (TIR)
(Id. at 3:19-21.)

237. With respect to the shader, the sq\_target\_instr\_fetch module passes the instruction to the sq\_alu\_instr\_queue module. The

sq\_alu\_instr\_queue module calculates the gpr address (the address where the data is located that requires execution). The R400 RTL code for the sq\_alu\_instr\_queue module is included in sq\_alu\_instr\_queue.v. The sq.v file instantiates two instances of sq\_alu\_instr\_queue module called u0\_sq\_alu\_instr\_queue and u1\_sq\_alu\_instr\_queue, associated with each instance of a shader. (sq.v, 68:6-69:24.) For simplicity, I address only u0\_sq\_alu\_instr\_queue as that is sufficient to meet the claim limitations.

238. The sq\_alu\_instr\_queue module receives the instruction from the sq\_target\_instr\_fetch module, using the interface below:

239. The sq\_alu\_instr\_queue modules pass the instruction to the u\_sq\_ais\_output module. The R400 RTL code for the u\_sq\_ais\_output module is included in sq\_ais\_output.v. The sq.v instantiates an instance of the u\_sq\_ais\_output module called u\_sq\_ais\_output. (sq.v, 77:20-81:4.) 240. The *u\_sq\_ais\_output* module receives the instruction from the

*u0\_sq\_alu\_instr\_queue* using the interface below:

```
// inputs from the AIQs
...
aiq0_instr, // instruction
```

(sq\_ais\_output.v, 2:9, 2:14.)

241. The u sq ais output module converts the aiq0 instr

instruction into a  $SQ\_SP$  interface format, and then provides the instruction to the shader, as shown using the R400 RTL code below:

```
// ------
  // -- SP instruction, write mask --
  // ------
  // - valid with instruction start
  always @(posedge clk)
   begin
     case (gpr phase)
       `SQ SRCB PHASE: begin
        case (alu phase)
       LO: begin
           SQ SP instr <= {3'b000, aiq0 instr[06:00],
aiq0 instr[55:48], aiq0 instr[58], aiq0 instr[101:99]};
           u0_SQ_SP_write_mask <= aiq0_valid_bits [3:0];</pre>
u1 SQ SP write mask <= aiq0 valid bits [7:4];
           u2 SQ SP write mask <= aiq0 valid bits [11:8];
u3 SQ SP write mask <= aiq0 valid bits [15:12];
         end
     •••
        endcase
      end
       `SQ SRCC PHASE: begin
        case (alu phase)
       LO: begin
           SQ SP instr <= {aiq0 instr[15:08], aiq0 instr[47:40],
aiq0 instr[57], aiq0 instr[98:96]};
           u0 SQ SP write mask <= aiq0 valid bits [19:16];
u1 SQ SP write mask <= aiq0 valid bits [23:20];
```

```
Case IPR2015-00326 of
                                             U.S. Patent No. 6,897,871
            u2_SQ_SP_write_mask <= aiq0 valid bits [27:24];</pre>
u3 SQ SP write mask <= aiq0 valid bits [31:28];
          end
     •••
         endcase
       end
       `SQ FA PHASE: begin
         case (alu phase)
       LO: begin
            SQ SP instr <= {aiq0 instr[23:16], aiq0 instr[39:32],
aiq0 instr[56], aiq0 instr[95:93]};
            u0 SQ SP write mask <= aiq0 valid bits [35:32];
u1 SQ SP write mask <= aiq0 valid bits [39:36];
            u2 SQ SP write mask <= aiq0 valid bits [43:40];
u3 SQ SP write mask <= aiq0 valid bits [47:44];
          end
     ...
         endcase
       end
       `SQ SRCA PHASE: begin
         case (alu phase)
       LO: begin
            SQ SP instr <= {aiq0 instr[23:16], aiq0 instr[25:24],
aiq0 instr[31:26], aiq0 instr[92:88]};
            u0 SQ SP write mask <= aiq0 valid bits [51:48];
u1 SQ SP write mask <= aiq0 valid bits [55:52];
            u2 SQ SP write mask <= aiq0 valid bits [59:56];
u3 SQ SP write mask <= aiq0 valid bits [63:60];
          end
         endcase
       end
      endcase
   end
```

(*Id.* at 16:9-17:20, 17:29-18:11, 18:20-19:15.)

242. The SQ SP interface which includes instruction that the sequencer

passed to he shader is replicated below:

```
// outputs to SP
SQ_SP_gpr_wr_addr,
SQ_SP_gpr_wr_en,
SQ_SP_gpr_rd_addr,
SQ_SP_gpr_rd_en,
SQ_SP_gpr_phase,
SQ_SP_gpr_input_sel,
SQ_SP_gpr_channel_mask,
```

```
""
SQ_SP_instr,
SQ_SP_const,
""
//
SQ_SP_exporting,
SQ_SP_exp_id,
u0_SQ_SP_write_mask,
u1_SQ_SP_write_mask,
u2_SQ_SP_write_mask,
u3_SQ_SP_write_mask,
```

(*Id.* at 4:4-11, 4:15-16, 4:18-24.)

243. In particular, the interface includes the *SQ\_SP\_instruct* parameter which provides the instruction.

244. The shader (included in the *sp* module) receives the instruction using the  $SQ\_SP$  interface, and converts the instruction into  $q\_sq\_instruct$ , as shown using the R400 RTL code below:

input [20:0] SQ SP instruct;

(*sp*. v, 6:13.)

ati\_dff\_in #(21) sq\_instruct(sclk,SQ\_SP\_instruct,q\_sq\_instruct);

(*Id.* at 7:4.)

245. The *sp* module passes the instruction to the vector units *uvector0*, *uvector1*, *uvector2*, and *uvector3*, which pass the instruction to the *macc\_gpr* module, the *MACC* module and to the *mad* unit (which is the computation unit) as described in Sections IX.A.3 and IX.J.3.

246. In this way, the instruction maintained by the sequencer is executed by the computation element.

# K. Claim 15

247. Claim 15 recites "[a] unified shader" comprising three components: a general purpose register, a processor unit and a sequencer. Below, I have generated a figure based on my understanding of the R400 RTL code that shows the relationship between these components.



## 1. A general purpose register block

248. Claim 15 recites a unified shader comprising "*a general purpose* register block for maintaining data." As I discussed in Section IX.A.3, the shader instantiates umacc\_gpr0, umacc\_gpr1, umacc\_gpr2, and umacc\_gpr3 units using the macc\_gpr module. The macc\_gpr module is specified in macc\_gpr.v. One or more of the umacc\_gpr0, umacc\_gpr1, umacc\_gpr2, and umacc\_gpr3 form a register block.

249. The register block is a general purpose register block because it stores different types of data. For example, the data can be vector data

(VectorResult), scalar data (*iScalarData*), texture data (*tp\_sp\_data*) or

interpolated data (iInterpolated). As shown, macc gpr module selects the

type of data for storage in the general purpose register, using the R400 RTL code

below:

//-----\_\_\_\_\_/ //The phase mux controlling the write input port into GPRs (register file write port) //----------/ always@(/\*AUTOSENSE\*/VectorResult or iInterpolated or iScalarData or sq sp gpr phase mux or tp sp data) begin case(sq sp gpr phase mux) 2'b00: InputGPR = iInterpolated; 2'b01: InputGPR = tp sp data; 2'b10: InputGPR = VectorResult; 2'b11: InputGPR = iScalarData; default: InputGPR = iInterpolated; endcase // case(sq sp gpr phase mux) end // always@ (... (macc gpr.v, 5:18-6:7.)

250. The macc gpr module then writes the selected data using the

InputGPR signal into a memory called ugpr mem, as shown in Section IX.A.3.

251. Additionally, the macc\_gpr module reads the data from ugpr\_mem using the RegData signal as shown in Section IX. A. The reading and writing to a ugpr\_mem memory maintains the data in the general purpose register block as recited in claim 13.

### 2. The processor unit

252. Claim 13 also recites "*a processor unit*." The *MACC* module and the macc32 module, which I described in Section IX.A.3, together form a processor unit.

### 3. The Sequencer

253. Claim 13 also recites "*a sequencer, coupled to the general purpose register block and the processor unit.*" I described in Section IX.J.3 that a sequencer is the *sq* module.

### a. Coupled to the general purpose register

254. The sequencer is coupled to the general purpose register block and the processor unit. In particular, the sequencer is coupled to the processor unit by the  $SQ\_SP$  interface, and the general purpose register block by the  $SQ\_SP\_GPR$  interface. The sequencer side of the interface, included in the *sq* module, is replicated using the R400 RTL code below:

//-----

// SQ-SP GPR control Interface //-----output [6:0] SQ SP gpr wr addr; output [0:0] u0 SQ SP\_gpr\_wr\_en; output [0:0] u1 SQ SP gpr wr en; output [0:0] u2 SQ SP gpr wr en; output [0:0] u3\_SQ\_SP\_gpr\_wr\_en; output [6:0] SQ SP gpr rd addr; output [0:0] SQ SP\_gpr\_rd\_en; output [1:0] SQ SP gpr phase mux; output [3:0] SQ SP channel mask; output [3:0] u0 SQ SP pix mask; output [3:0] u1 SQ SP pix mask; output [3:0] u2\_SQ\_SP\_pix\_mask; output [3:0] u3 SQ SP pix mask; output [1:0] Sq sp qpr input mux; output [11:0] SQ SP auto count; (sq.v, 8:11-9:5.)

255. The sp module also includes the SQ SP interface, which receives the

above parameters using the R400 RTL code, replicated below:

```
//------/
//SEQUENCER(SQ)-SHADER(SP)
//GPR control and auto-counter interface
//-------/
input [6:0] SQ_SP_gpr_wr_addr;
input [6:0] SQ_SP_gpr_rd_addr;
input [0:0] SQ_SP_gpr_rd_en,SQ_SP_gpr_wr_en;
//these to read/write enable signals
//are used to enable the TP - GPR write path also
input [1:0] SQ_SP_gpr_phase_mux;
//control into GPR write port
input [3:0] SQ_SP_channel_mask;
input [3:0] SQ_SP_pix_mask;
input [1:0] SQ_SP_gpr_input_mux;
input [1:0] SQ_SP_auto_count;

wire [6:0] q_sq_gpr_wr_addr;
wire [6:0] q_sq_gpr_rd_en,q_sq_gpr_wr_en;
//these to read/write enable signals
```

```
//are used to enable the TP - GPR write path also
   wire [1:0] q sq gpr phase mux;
//control into GPR write port
   wire [3:0] q_sq_channel_mask;
wire [3:0] q_sq_pix_mask;
wire [1:0] q_sq_gpr_input_mux;
wire [11:0] q_sq_auto_count;
   ati dff in \#(7)
sq gpr wr addr(sclk,SQ SP gpr wr addr,q sq gpr wr addr);
   ati dff in \#(7)
sq qpr rd addr(sclk,SQ SP qpr rd addr,q sq qpr rd addr);
   ati dff in \#(1)
sq gpr rd en(sclk,SQ SP gpr rd en,q sq gpr rd en);
   ati dff in \#(1)
sq gpr wr en(sclk,SQ_SP_gpr_wr_en,q_sq_gpr_wr_en);
   ati dff in \#(2)
sq gpr phase mux(sclk,SQ SP gpr phase mux,q sq gpr phase mux);
   ati dff in \#(4)
sq channel mask(sclk,SQ SP channel mask,q sq channel mask);
   ati dff in \#(4)
sq pix mask(sclk,SQ SP pix mask,q sq pix mask);
   ati dff in #(2)
sq gpr input mux(sclk,Sq sp qpr input mux,q sq gpr input mux
);
   ati dff in \#(12)
sq auto count(sclk,SQ SP auto count,q sq auto count);
```

(sp.v, 8:24-10:8)

256. The *sp* module provides the above *SQ\_SP\_GPR* interface to vector units: *uvector0*, *uvector1*, *uvector2*, and *uvector3*. (*See sp.v*, 15:6-18:16.) Each of the vector units includes the general purpose registers called *umacc\_gpr0*, *umacc\_gpr1*, *umacc\_gpr2*, and *umacc\_gpr3*, as I described in Section IX.A.3.

257. As such, the sequencer is coupled to the general purpose register block.

258. Because the general purpose register block is included in the processor unit, the sequencer is also coupled to the processor unit. Additionally, as I discussed in Section IX.A.3, the sequencer is also coupled to the processor unit through the  $SQ\_SP$  instruction interface.

#### b. The sequencer maintains instructions

259. Claim 13 also recites "the sequencer maintaining instructions operative to cause the processor unit to execute vertex calculation and pixel calculation operations on selected data maintained in the general purpose register block."

260. As I discussed in Section IX.J.3, the sequencer maintains instructions. As I also discussed in Section IX.A.3, these instructions include pixel manipulation instructions and vertex manipulation instruction. When the vector unit passes the instruction to the *MACC* module, the *MACC* module executes the vertex calculation or the pixel calculation (as shown in macc.v and macc32.mc), depending on whether the instruction includes vertex manipulations or pixel manipulations.

261. The instruction also performs the operations on the selected data maintained in the general purpose register. As discussed in Section IX.K.1, the general purpose register maintains data, and the selected data is read from the *ugpr\_mem* memory using the *RegData* signal.

262. The data selected in the RegData is stored as  $q\_RegData$  and  $oRegData.(macc\_gpr.v, 15:13, 15:17.)$  The  $q\_RegData$  and instruction  $(q\_sp\_instruct)$  are passed to the MACC module called umacc that performs operations as described in macc.v, and generates a VectorResult that includes the result of the operations.  $(macc\_gpr.v, 3:17-21.)$ 

263. As such the instructions cause the processor unit to execute vertex and pixel calculations operations on the selected data maintained in the general purpose register block.

#### *L. Claim* 17

264. Claim 17 recites "a selection circuit operative to provide information to the general purpose block in response to a control signal."

265. I already discussed a selection circuit in Section IX.A. I have also discussed how the selection circuit provides an  $SQ\_SP\_gpr\_input\_sel$  signal to the sp module as the  $sq\_sp\_gpr\_input\_mux$  signal in response to a control signal. And I have described in Section IX.K.1 that the sp module includes the general purpose register block implemented as  $umacc\_gpr0$ ,  $umacc\_gpr1$ ,  $umacc\_gpr2$ , and  $umacc\_gpr3$  and that these blocks process data based on whether the  $sq\_sp\_gpr\_input\_mux$  signal is set to process the vertex
operations or the pixel operations. In this way, the selection circuit is operative to

provide information to the general purpose block in response to a control signal.





- 141 -

#### *M. Claim* 18

266. Claim 18 recites a shader of claim 17, "*wherein the selection circuit is a multiplexer and the control signal is provided by an arbiter*." I already discussed a selection circuit that is a multiplexer in Section IX.A.2. And I have discussed a control signal that is provided by the arbiter in Section IX.A.2.

#### *N. Claim 20*

267. Claim 20 recites a shader of claim 15, "wherein the processor unit executes vertex calculations while the pixel calculations are still in progress." I already discussed that the processor unit executes vertex calculations and pixel calculations. As I describe in Section IX.K.1, the general purpose register block described in  $macc_gpr.v$  can store the InputGPR data which can be either pixel data or vertex data. The general purpose register block in  $macc_gpr$  does not differentiate between the different data, and can store the pixel and vertex data at the same time.

268. A POSA would understand that in this architecture, the pixel calculations can stall while still in progress when the pixel threads wait for texture data. In this case, vertex calculations begin to execute, while the pixel calculations are stalled, but are still in progress – i.e., the pixel calculations still have pixel data that requires processing.

269. In this way, the R400 RTL code discloses the processor unit that executes vertex calculations while the pixel calculations are still in progress.

# X. THE CLAIMS OF THE '871 PATENT ARE SUPPORTED BY THE PRIORITY DOCUMENT

270. I understand that a specification must contain written description of the invention. I also understand that the purpose of this requirement is to satisfy the inventor's obligation to disclose to the public the technologic knowledge upon which the patent is based and also to demonstrate that the inventor was in possession of the claimed invention.

271. The '871 patent was filed on November 20, 2003 as the '318 application. I have examined the specification and figures of the '318 application. Based on my examination of the '318 application, I have generated a claim chart which demonstrates that the '318 application has written description support for all the instituted claims.

Support for the '871 Patent Claims in U.S. Patent Application No. 10/718,318	
'871 Patent Claim	
1. A graphics processor, comprising:	"The present invention generally relates to graphics processors and, more particularly, to a graphics processor architecture employing a single shader." (Ex. 2076, $\P$ 1.)
	processor architecture according to the present

Case IPR2015-00326 of U.S. Patent No. 6,897,871



	block 74 is the interpolated pixel parameter data that is transmitted to the second input of the multiplexer 66 on line 75." ( <i>Id.</i> at 10.) "In an exemplary embodiment, a graphics processor according to the present invention includes an arbiter circuit for selecting one of a plurality of inputs for processing in response to a control signal." ( <i>Id.</i> at 4.) "Referring now to FIG. 4A, in an exemplary embodiment, the graphics processor 60 of the present invention includes a multiplexer 66 having vertex (e.g. indices) data provided at a first input thereto and interpolated pixel parameter (e.g. position) data and attribute data from a rasterization engine 74 provided at a second input. A control signal generated by an arbiter 64 is transmitted to the multiplexer 66 on line 63. The arbiter 64 determines which of the two inputs to the multiplexer 66 is transmitted to a unified shader 62 for further processing. The arbitration scheme employed by the arbiter 64 is as follows: the vertex data on the first input of the multiplexer 66 is transmitted to the unified shader 62 on line 65 if there is enough resources available in the unified shader to operate on the vertex data; otherwise, the interpolated pixel parameter data present on the second input will be passed to the unified shader 62 for further processing." ( <i>Id.</i> at 7.)
1b. a shader, coupled to	"The architecture includes a shader, coupled to the
the arbiter circuit,	arbiter, operative to process the selected one of the
operative to process the	plurality of inputs, the shader including means for
selected one of the	performing vertex operations and pixel operations, and
plurality of inputs, the	wherein the shader performs one of the vertex
shader including means	operations or pixel operations based on the selected one
for performing vertex	of the plurality of inputs. The shader includes a register
operations and pixel	block which is used to store the plurality of selected
operations, and	inputs, a sequencer which maintains vertex manipulation
performing one of the	and pixel manipulations instructions and a processor
vertex operations or	capable of executing both floating point arithmetic and
pixel operations based	logical operations on the selected inputs in response to





"The shader includes a general purpose register block for storing at least the plurality of selected inputs, a sequencer for storing logical and arithmetic instructions that are used to perform vertex and pixel manipulation operations and a processor capable of executing both floating point arithmetic and logical operations on the selected inputs according to the instructions maintained in the sequencer. The shader of the present invention is referred to as a 'unified' shader because it is configured to perform both vertex and pixel operations." (*Id.* at 4.)

"[T]he unified shader is more computationally efficient because it allows the shader to be flexibly allocated to pixels or verticies based on workload." (*Id.* at 5.)

"[A]s illustrated [in FIG. 5], the unified shader 62 includes a general purpose register block 92, a plurality of source registers: including source register A 93, source register B 95, and source register C 97, a processor (e.g. CPU) 96 and a sequencer 99. The general purpose register block 92 includes sixty four registers, or available entries, for storing the information transmitted from the multiplexer 66 on line 65 or any other information to be maintained within the unified shader. The data present in the general purpose register block 92 is transmitted to the plurality of source

0.5.1 doint 110. 0,077,071
registers via line 109." (Id. at 7.)
"The processor 96 may be comprised of a dedicated piece of hardware or can be configured as part of a general purpose computing device (i.e. personal computer). In an exemplary embodiment, the processor 96 is adapted to perform 32-bit floating point arithmetic operations as well as a complete series of logical operations on corresponding operands. As shown, the processor is logically partitioned into two sections. Section 96 is configured to execute, for example, the 32- bit floating point arithmetic operations of the unified shader. The second section, 96A, is configured to perform scaler operations (e.g. log, exponent, reciprocal square root) of the unified shader." ( <i>Id.</i> at 8.)
"The sequencer 99 includes constants block 91 and an instruction store 98. The constants block 91 contains, for example, the several transformation matrices used in connection with vertex manipulation operations. The instruction store 98 contains the necessary instructions that are executed by the processor 96 in order to perform the respective arithmetic and logic operations on the data maintained in the general purpose register block 92 as provided by the source registers 93-95. The instruction store 98 further includes memory fetch instructions that, when executed, causes the unified shader 62 to fetch texture and other types of data, from memory 82 (FIG. 4A). In operation, the sequencer 99 determines whether the next instruction to be executed (from the instruction store 98) is an arithmetic or logical instruction or a memory (e.g. texture fetch) instruction. If the next instruction is a memory instruction or request, the sequencer 99 sends the required information from memory 82 (FIG. 4A). The retrieved information is then transmitted to the sequencer 99, through the vertex texture cache 68 (FIG. 4A)." ( <i>Id.</i> )
"If the next instruction to be executed is an arithmetic or

logical instruction, the sequencer 99 causes the appropriate operands to be transferred from the general purpose register block 92 into the appropriate source registers (93, 95, 97) for execution, and an appropriate signal is sent to the processor 96 on line 101 indicating what operation or series of operations are to be executed on the several operands present in the source registers. At this point, the processor 96 executes the instructions on the operands present in the source registers and provides the result on line 85. The information present on line 85 may be transmitted back to the general purpose register block 92 for storage, or transmitted to succeeding components of the graphics processor 60." (*Id.* at 9.)

"[T]he instruction store 98 maintains both vertex manipulation instructions and pixel manipulation instructions. Therefore, the unified shader 99 of the present invention is able to perform both vertex and pixel operations, as well as execute memory fetch operations. As such, the unified shader 62 of the present invention is able to perform both the vertex shading and pixel shading operations on data in the context of a graphics controller based on information passed from the multiplexer. By being adapted to perform memory fetches, the unified shader of the present invention is able to perform additional processes that conventional vertex shaders cannot perform; while at the same time, perform pixel operations." (*Id.*)

"The unified shader 62 has ability to simultaneously perform vertex manipulation operations and pixel manipulation operations at various degrees of completion by being able to freely switch between such programs or instructions, maintained in the instruction store 98, very quickly. In application, vertex data to be processed is transmitted into the general purpose register block 92 from multiplexer 66. The instruction store 98 then passes the corresponding control signals to the processor 96 on line 101 to perform such vertex

operations. However, if the general purpose register block 92 does not have enough available space therein to store the incoming vertex data, such information will not be transmitted as the arbitration scheme of the arbiter 64 is not satisfied. In this manner, any pixel calculation operations that are to be, or are currently being, performed by the processor 96 are continued, based on the instructions maintained in the instruction store 98, until enough registers within the general purpose register block 92 become available. Thus, through the sharing of resources within the unified shader 62, processing of image data is enhanced as there is no down time associated with the processor 96." ( <i>Id.</i> )
"[T]he graphics processor 60 of the present invention incorporates a unified shader 62 which is capable of performing both vertex manipulation operations and pixel manipulation operations based on the instructions stored in the instruction store 98." ( <i>Id.</i> at 11.)
"[A] as the unified shader 62 is capable of alternating between performing vertex manipulation operations and pixel manipulation operations, graphics processing efficiency is enhanced as one type of data operations is not dependent upon another type of data operations." ( <i>Id.</i> at 11-12.)
"[A] conventional shader 10 can be represented as a processing block 12 that accepts a plurality of bits of input data, such as, for example, object shape data (14) in object space (x,y,z); material properties of the object, such as color (16); texture information (18); luminance information (20); and viewing angle information (22) and provides output data (28) representing the object with texture and other appearance properties applied thereto (x', y', z')." ( <i>Id.</i> at 1.)
"[V]ertex shader accepts as inputs the data representing, for example, vertices Vx, Vv and Vz, among others of cube 30 and providing angularly oriented vertices Vx, Vv and Vz, including any

	appearance attributes of corresponding cube 30'." ( <i>Id.</i> at 2.)
	"[T]he pixel shader 54 generates the color and additional appearance attributes that are to be applied to a given pixel, and applies the appearance attributes to the respective pixels The generated pixel appearance attribute is then combined with a base color, as provided by the rasterization engine on line 53, to thereby provide a pixel color to the pixel corresponding at the position of interest. The pixel appearance attribute present on line 59 is then transmitted to post raster processing blocks (not shown)." ( <i>Id.</i> at 6.)
2. The graphics processor of claim 1, further including a vertex storage block for maintaining vertex information.	"[Referring to FIG. 3,] [a]fter performing the transformation operation, the data representing the transformed vertices are then provided to a vertex store 48 on line 47. The vertex store 48 then transmits the modified vertex information contained therein to a primitive assembly block 50 on line 49. The primitive assembly block 50 assembles, or converts, the input vertex information into a plurality of primitives to be subsequently processed. Suitable methods of assembling the input vertex information into primitives [are] known in the art and will not be discussed in greater detail here. The assembled primitives are then transmitted to a rasterization engine 52, which converts the previously assembled primitives into pixel data through a process referred to as walking. The resulting pixel data is then transmitted to a pixel shader 54 on line 53." ( <i>Id.</i> at 6.)



"Referring back to FIG. 4A, the graphics processor 60 further includes a cache block 70, including a parameter cache 70A and a position cache 70B which accepts the [vertex] based output of the unified shader 62 on line 85 and stores the respective [vertex] parameter and position information in the corresponding cache. The [vertex] information present in the cache block 70 is then transmitted to the primitive assembly block 72 on line 71. The primitive assembly block 72 is responsible for assembling the information transmitted thereto from the cache block 70 into a series of triangles, or other primitives. for further processing. suitable The assembled primitives are then transmitted on line 73 to rasterization engine block 74, where the transmitted primitives are then converted into individual pixel data information through a walking process, or any other suitable pixel generation process. The resulting pixel data from the rasterization engine block 74 is the interpolated pixel parameter data that is transmitted to the second input of the multiplexer 66 on line 75." (Id. at 10.)





(Id. at FIG. 4A.)



	information (20); and viewing angle information (22) and provides output data (28) representing the object with texture and other appearance properties applied thereto (x', y', z')." ( <i>Id.</i> at 1.)
	"[V]ertex shader accepts as inputs the data representing, for example, vertices Vx, Vv and Vz, among others of cube 30 and providing angularly oriented vertices Vx,Vv and Vz, including any appearance attributes of corresponding cube 30°." ( <i>Id.</i> at 2.)
6. The graphics processor of claim 5, wherein the appearance attribute is color, and	"[A]ny pixel calculation operations that are to be, or are currently being, performed by the processor 96 are continued, based on the instructions maintained in the instruction store 98." ( <i>Id.</i> at 10.)
the color attribute is associated with a corresponding pixel when the selected one of the plurality of inputs is pixel data.	"In those situations when [pixel] data is transmitted to the unified shader 62 through the multiplexer 66, the resulting [pixel] data generated by the processor 96, is transmitted to a render back end block 76 which converts the resulting [pixel] data into at least one of several formats suitable for later display on display device 84. For example, if a stained glass appearance effect is to be applied to an image, the information corresponding to such appearance effect is associated with the appropriate position data by the render back end 76." ( <i>Id.</i> at 11.)



	applied to the individual pixels that comprise the shape based on their location within the primitive and the primitives orientation with respect to the generated shape; thereby generating the object that is rendered to a corresponding display for subsequent viewing." ( <i>Id.</i> at 1.)
	"[A] conventional shader 10 can be represented as a processing block 12 that accepts a plurality of bits of input data, such as, for example, material properties of the object, such as color (16) and provides output data (28) representing the object with texture and other appearance properties applied thereto (x', y', z')." ( <i>Id</i> .)
	"The pixel shader 54 generates the color and additional appearance attributes that are to be applied to a given pixel, and applies the appearance attributes to the respective pixels The generated pixel appearance attribute is then combined with a base color, as provided by the rasterization engine on line 53, to thereby provide a pixel color to the pixel corresponding at the position of interest. The pixel appearance attribute present on line 59 is then transmitted to post raster processing blocks (not shown)." ( <i>Id.</i> at 6.)
	"Generally, the pixel shader provides the color value associated with each pixel of a rendered object." ( <i>Id.</i> at 2.)
8. The graphics processor of claim 1, wherein the appearance value is depth.	"[A] conventional shader 10 can be represented as a processing block 12 that accepts a plurality of bits of input data, such as, for example, object shape data (14) in object space $(x,y,z) \dots$ and provides output data (28) representing the object with texture and other appearance properties applied thereto $(x', y', z')$ ." ( <i>Id.</i> )
	"[T]he shader accepts the vertex coordinate data representing cube 30 (FIG. 2A) as inputs and provides data representing, for example, a perspectively corrected view of the cube 30' (FIG. 2B) as an output. The corrected view may be provided, for example, by

	applying an appropriate transformation matrix to the data representing the initial cube 30. More specifically, the representation illustrated in FIG. 2B is provided by a vertex shader that accepts as inputs the data representing, for example, vertices Vx, Vv and Vz, among others of cube 30 and providing angularly oriented vertices Vx, Vv and Vz, including any appearance attributes of corresponding cube 30°." ( <i>Id.</i> )
9. The graphics processor of claim 1, further including a	"The architecture includes a circuit operative to select one of a plurality of inputs in response to a control signal." ( <i>Id.</i> at 18.)
selection circuit, wherein the selection circuit is a multiplexer, and the control signal is provided by an arbiter, wherein the arbiter is coupled to the multiplexer.	"In an exemplary embodiment, a graphics processor according to the present invention includes an arbiter circuit for selecting one of a plurality of inputs for processing in response to a control signal." ( <i>Id.</i> at 4.)
	"[V]ertex information is coupled to the first input of multiplexer 66." ( <i>Id.</i> at 11.)
	"The resulting pixel data from the rasterization engine block 74 is the interpolated pixel parameter data that is transmitted to the second input of the multiplexer 66 on line 75." ( <i>Id.</i> at 10.)
	"Referring now to FIG. 4A, in an exemplary embodiment, the graphics processor 60 of the present invention includes a multiplexer 66 having vertex (e.g. indices) data provided at a first input thereto and interpolated pixel parameter (e.g. position) data and attribute data from a rasterization engine 74 provided at a second input. A control signal generated by an arbiter 64 is transmitted to the multiplexer 66 on line 63. The arbiter 64 determines which of the two inputs to the multiplexer 66 is transmitted to a unified shader 62 for further processing. The arbitration scheme employed by the arbiter 64 is as follows: the vertex data on the first input of the multiplexer 66 is transmitted to the unified shader 62 on line 65 if there is enough resources available in the unified shader to operate on the vertex



	information present in the cache block 70 is then transmitted to the primitive assembly block 72 on line 71. The primitive assembly block 72 is responsible for assembling the information transmitted thereto from the cache block 70 into a series of triangles, or other suitable primitives, for further processing." ( <i>Id.</i> at 10.)
11. The graphics processor of claim 10, further including a raster engine, coupled to the primitive assembly block, operative to generate pixel parameter data in response to the assembled vertex data.	"Referring back to FIG. 4A, the graphics processor 60 further includes a cache block 70, including a parameter cache 70A and a position cache 70B which accepts the pixel based output of the unified shader 62 on line 85 and stores the respective pixel parameter and position information in the corresponding cache. The pixel information present in the cache block 70 is then transmitted to the primitive assembly block 72 on line 71. The primitive assembly block 72 is responsible for assembling the information transmitted thereto from the cache block 70 into a series of triangles, or other suitable primitives, for further processing. The assembled primitives are then transmitted on line 73 to rasterization engine block 74, where the transmitted primitives are then converted into individual pixel data information through a walking process, or any other suitable pixel generation process. The resulting pixel data from the rasterization engine block 7 4 is the interpolated pixel parameter data that is transmitted to the second input of the multiplexer 66 on line 75." ( <i>Id.</i> )





"The shader includes a general purpose register block for storing at least the plurality of selected inputs, a sequencer for storing logical and arithmetic instructions that are used to perform vertex and pixel manipulation operations and a processor capable of executing both floating point arithmetic and logical operations on the selected inputs according to the instructions maintained in the sequencer. The shader of the present invention is referred to as a 'unified' shader because it is configured to perform both vertex and pixel operations." (*Id.* at 4.)

"[T]he unified shader 62 includes a general purpose register block 92, a plurality of source registers: including source register A 93, source register B 95, and source register C 97, a processor (e.g. CPU) 96 and a sequencer 99. The general purpose register block 92 includes sixty four registers, or available entries, for storing the information transmitted from the multiplexer 66 on line 65 or any other information to be maintained within the unified shader. The data present in the general purpose register block 92 is transmitted to the plurality of source registers via line 109." (*Id.* at 7.)

"The processor 96 may be comprised of a dedicated piece of hardware or can be configured as part of a general purpose computing device (i.e. personal

computer). In an exemplary embodiment, the processor 96 is adapted to perform 32-bit floating point arithmetic operations as well as a complete series of logical operations on corresponding operands. As shown, the processor is logically partitioned into two sections. Section 96 is configured to execute, for example, the 32bit floating point arithmetic operations of the unified shader. The second section, 96A, is configured to perform scaler operations (e.g. log, exponent, reciprocal square root) of the unified shader." (*Id.* at 8.)

"The sequencer 99 includes constants block 91 and an instruction store 98. The constants block 91 contains, for example, the several transformation matrices used in connection with vertex manipulation operations. The instruction store 98 contains the necessary instructions that are executed by the processor 96 in order to perform the respective arithmetic and logic operations on the data maintained in the general purpose register block 92 as provided by the source registers 93-95. The instruction store 98 further includes memory fetch instructions that, when executed, causes the unified shader 62 to fetch texture and other types of data, from memory 82 (FIG. 4A). In operation, the sequencer 99 determines whether the next instruction to be executed (from the instruction store 98) is an arithmetic or logical instruction or a memory (e.g. texture fetch) instruction. If the next instruction is a memory instruction or request, the sequencer 99 sends the request to a fetch block (not shown) which retrieves the required information from memory 82 (FIG. 4A). The retrieved information is then transmitted to the sequencer 99, through the vertex texture cache 68 (FIG. 4A) as described in greater detail below." (Id. at 8.)

"If the next instruction to be executed is an arithmetic or logical instruction, the sequencer 99 causes the appropriate operands to be transferred from the general purpose register block 92 into the appropriate source registers (93, 95, 97) for execution, and an appropriate

signal is sent to the processor 96 on line 101 indicating what operation or series of operations are to be executed on the several operands present in the source registers. At this point, the processor 96 executes the instructions on the operands present in the source registers and provides the result on line 85. The information present on line 85 may be transmitted back to the general purpose register block 92 for storage, or transmitted to succeeding components of the graphics processor 60." (*Id.* at 9.)

"[T]he instruction store 98 maintains both vertex manipulation instructions and pixel manipulation instructions. Therefore, the unified shader 99 of the present invention is able to perform both vertex and pixel operations, as well as execute memory fetch operations. As such, the unified shader 62 of the present invention is able to perform both the vertex shading and pixel shading operations on data in the context of a graphics controller based on information passed from the multiplexer. By being adapted to perform memory fetches, the unified shader of the present invention is able to perform additional processes that conventional vertex shaders cannot perform; while at the same time, perform pixel operations." (*Id.*)

"The unified shader 62 has ability to simultaneously perform vertex manipulation operations and pixel manipulation operations various degrees of at completion by being able to freely switch between such programs or instructions, maintained in the instruction store 98, very quickly. In application, vertex data to be processed is transmitted into the general purpose register block 92 from multiplexer 66. The instruction store 98 then passes the corresponding control signals to the processor 96 on line 101 to perform such vertex operations. However, if the general purpose register block 92 does not have enough available space therein to store the incoming vertex data, such information will not be transmitted as the arbitration scheme of the

	arbiter 64 is not satisfied. In this manner, any pixel calculation operations that are to be, or are currently being, performed by the processor 96 are continued, based on the instructions maintained in the instruction store 98, until enough registers within the general purpose register block 92 become available. Thus, through the sharing of resources within the unified shader 62, processing of image data is enhanced as there is no down time associated with the processor 96." ( <i>Id.</i> )
	incorporates a unified shader 62 which is capable of performing both vertex manipulation operations and pixel manipulation operations based on the instructions stored in the instruction store 98. In this fashion, the graphics processor 60 of the present invention takes up less real estate than conventional graphics processors as separate vertex shaders and pixel shaders are no longer required. In addition, as the unified shader 62 is capable of alternating between performing vertex manipulation operations and pixel manipulation operations, graphics processing efficiency is enhanced as one type of data operations. Therefore, any performance penalties experienced as a result of dependent operations in conventional graphics processors are overcome." ( <i>Id.</i> at 11.)
15. A unified shader, comprising:	"A graphics processing architecture employing a single shader is disclosed." ( <i>Id.</i> at 18.)
	"The present invention generally relates to a graphics processor architecture employing a single shader." ( <i>Id.</i> at 1.)
	"The shader of the present invention is referred to as a "unified" shader because it is configured to perform both vertex and pixel operations." ( <i>Id.</i> at 4.)
	"Briefly stated, the present invention is directed to a graphics processor that employs a unified shader that is

capable of performing both the vertex operations and the pixel operations in a space saving and computationally efficient manner." (*Id.* at 4.)

"FIG. 4A is a schematic block diagram of a graphics processor architecture according to the present invention." (*Id.* at 12.) "Referring . . . to FIG. 4A, . . . [t]he arbiter 64 determines which of the two inputs to the multiplexer 66 is transmitted to a unified shader 62 for further processing." (*Id.* at 3.)



"FIG. 5 is an exploded schematic block diagram of the unified shader employed in the graphics processor illustrated in FIG. 4A." (*Id.*)

"[T]he graphics processor 60 of the present invention incorporates a unified shader 62 which is capable of performing both vertex manipulation operations and



	available entries, for storing the information transmitted from the multiplexer 66 on line 65 or any other information to be maintained within the unified shader." ( <i>Id.</i> at 7.)
	"In application, vertex data to be processed is transmitted into the general purpose register block 92 from multiplexer 66." ( <i>Id.</i> at 9.)
15b. a processor unit; and	"The shader includes a processor capable of executing both floating point arithmetic and logical operations on the selected inputs in response to the instructions maintained in the sequencer." ( <i>Id.</i> at 18.)
	"The shader includes a processor capable of executing both floating point arithmetic and logical operations on the selected inputs according to the instructions maintained in the sequencer." ( <i>Id.</i> at 4.)
	FROM MUX from M
	"The processor 96 may be comprised of a dedicated piece of hardware or can be configured as part of a general purpose computing device (i.e. personal computer). In an exemplary embodiment, the processor
	90 is adapted to perform 32-bit floating point arithmetic

	0.0.1 atom 100.0,077,071
	operations as well as a complete series of logical operations on corresponding operands. As shown, the processor is logically partitioned into two sections. Section 96 is configured to execute, for example, the 32- bit floating point arithmetic operations of the unified shader. The second section, 96A, is configured to perform scaler operations (e.g. log, exponent, reciprocal square root) of the unified shader." ( <i>Id.</i> at 8.) "[T]he processor 96 executes the instructions on the operands present in the source registers and provides the result on line 85." ( <i>Id.</i> at 9.)
15c. a sequencer, coupled to the general purpose register block and the processor unit, the sequencer maintaining instructions operative to cause the processor unit to execute vertex calculation and pixel calculation operations on selected data maintained in the general purpose register block.	"The shader includes a sequencer which maintains vertex manipulation and pixel manipulations instructions and a processor capable of executing both floating point arithmetic and logical operations on the selected inputs in response to the instructions maintained in the sequencer." ( <i>Id.</i> at 18.) "The shader includes a sequencer for storing logical and arithmetic instructions that are used to perform vertex and pixel manipulation operations." ( <i>Id.</i> at 4.)
	"As illustrated, the unified shader 62 includes a sequencer 99." ( <i>Id.</i> at 7.)

"The sequencer 99 includes constants block 91 and an instruction store 98. The constants block 91 contains, for example, the several transformation matrices used in connection with vertex manipulation operations. The instruction store 98 contains the necessary instructions that are executed by the processor 96 in order to perform the respective arithmetic and logic operations on the data maintained in the general purpose register block 92 as provided by the source registers 93-95. The instruction store 98 further includes memory fetch instructions that, when executed, causes the unified shader 62 to fetch texture and other types of data, from memory 82 (FIG. 4A). In operation, the sequencer 99 determines whether the next instruction to be executed (from the instruction store 98) is an arithmetic or logical instruction or a memory (e.g. texture fetch) instruction. If the next instruction is a memory instruction or request, the sequencer 99 sends the request to a fetch block (not shown) which retrieves the required information from memory 82 (FIG. 4A). The retrieved information is then transmitted to the sequencer 99, through the vertex texture cache 68 (FIG. 4A)." (Id. at 8.) "If the next instruction to be executed is an arithmetic or logical instruction, the sequencer 99 causes the

appropriate operands to be transferred from the general purpose register block 92 into the appropriate source registers (93, 95, 97) for execution, and an appropriate signal is sent to the processor 96 on line 101 indicating what operation or series of operations are to be executed on the several operands present in the source registers." (*Id.* at 9.)

"[T]he instruction store 98 maintains both vertex manipulation instructions and pixel manipulation instructions. Therefore, the unified shader 99 of the present invention is able to perform both vertex and pixel operations, as well as execute memory fetch operations. As such, the unified shader 62 of the present

	invention is able to perform both the vertex shading and pixel shading operations on data in the context of a graphics controller based on information passed from the multiplexer. By being adapted to perform memory fetches, the unified shader of the present invention is able to perform additional processes that conventional vertex shaders cannot perform; while at the same time, perform pixel operations." ( <i>Id.</i> )
	"The instruction store 98 then passes the corresponding control signals to the processor 96 on line 101 to perform such vertex operations. However, if the general purpose register block 92 does not have enough available space therein to store the incoming vertex data, such information will not be transmitted as the arbitration scheme of the arbiter 64 is not satisfied. In this manner, any pixel calculation operations that are to be, or are currently being, performed by the processor 96 are continued, based on the instructions maintained in the instruction store 98, until enough registers within the general purpose register block 92 become available." ( <i>Id.</i> at 10.)
	"[T]he graphics processor 60 of the present invention incorporates a unified shader 62 which is capable of performing both vertex manipulation operations and pixel manipulation operations based on the instructions stored in the instruction store 98." ( <i>Id.</i> at 11.)
17. The shader of claim 15, further including a selection circuit operative to provide information to the general purpose block in response to a control signal.	"The architecture includes a circuit operative to select one of a plurality of inputs in response to a control signal." ( <i>Id.</i> at 18.)
	"In an exemplary embodiment, a graphics processor according to the present invention includes an arbiter circuit for selecting one of a plurality of inputs for processing in response to a control signal." ( <i>Id.</i> at 4.)
	"[V]ertex information is coupled to the first input of multiplexer 66." ( <i>Id.</i> at 11.)

	"The resulting pixel data from the rasterization engine block 74 is the interpolated pixel parameter data that is transmitted to the second input of the multiplexer 66 on line 75" (Id at 10)
	"Referring now to FIG. 4A, in an exemplary embodiment, the graphics processor 60 of the present invention includes a multiplexer 66 having vertex (e.g. indices) data provided at a first input thereto and interpolated pixel parameter (e.g. position) data and attribute data from a rasterization engine 74 provided at a second input. A control signal generated by an arbiter 64 is transmitted to the multiplexer 66 on line 63. The arbiter 64 determines which of the two inputs to the multiplexer 66 is transmitted to a unified shader 62 for further processing. The arbitration scheme employed by the arbiter 64 is as follows: the vertex data on the first input of the multiplexer 66 is transmitted to the unified shader 62 on line 65 if there is enough resources available in the unified shader to operate on the vertex data; otherwise, the interpolated pixel parameter data present on the second input will be passed to the unified shader 62 for further processing." ( <i>Id.</i> at 7.)
	ARBITER $MUX$ $-66$ 64 $-65$ $-62$ (See id. at FIG. 4A.)
18. The shader of claim 17, wherein the selection circuit is a multiplexer and the control signal is provided by an arbiter.	"Referring now to FIG. 4A, in an exemplary embodiment, the graphics processor 60 of the present invention includes a multiplexer 66 having vertex (e.g. indices) data provided at a first input thereto and interpolated pixel parameter (e.g. position) data and attribute data from a rasterization engine 74 provided at a second input. A control signal generated by an arbiter 64 is transmitted to the multiplexer 66 on line 63. The arbiter 64 determines which of the two inputs to the multiplexer 66 is transmitted to a unified shader 62 for

	further processing. The arbitration scheme employed by the arbiter 64 is as follows: the vertex data on the first input of the multiplexer 66 is transmitted to the unified shader 62 on line 65 if there is enough resources available in the unified shader to operate on the vertex data; otherwise, the interpolated pixel parameter data present on the second input will be passed to the unified shader 62 for further processing." ( <i>Id.</i> at 7.)
20. The shader of claim 15, wherein the processor unit executes vertex calculations while the pixel calculations are still in progress.	"In an exemplary embodiment, a graphics processor according to the present invention includes a shader, the shader including means for performing vertex operations and pixel operations." ( <i>Id.</i> at 4.) "The unified shader 62 has ability to simultaneously perform vertex manipulation operations and pixel manipulation operations at various degrees of completion by being able to freely switch between such programs or instructions, maintained in the instruction store 98, very quickly. In application, vertex data to be processed is transmitted into the general purpose register block 92 from multiplexer 66. The instruction store 98 then passes the corresponding control signals to the processor 96 on line 101 to perform such vertex operations. However, if the general purpose register block 92 does not have enough available space therein to store the incoming vertex data, such information will not be transmitted as the arbitration scheme of the arbiter 64 is not satisfied. In this manner, any pixel calculation operations that are to be, or are currently being, performed by the processor 96 are continued, based on the instructions maintained in the instruction store 98, until enough registers within the general purpose register block 92 become available. Thus,

through the sharing of resources within the unified
shader 62, processing of image data is enhanced as there
is no down time associated with the processor 96." (Id.
at 9.)
"[A]s the unified shader 62 is capable of alternating between performing vertex manipulation operations and pixel manipulation operations, graphics processing efficiency is enhanced as one type of data operations is not dependent upon another type of data operations. Therefore, any performance penalties experienced as a result of dependent operations in conventional graphics processors are overcome." ( <i>Id.</i> at 11-12.)

#### XI. CONCEPTION

272. It is my understanding that conception is a mental formulation and disclosure by the inventor or inventors of a complete idea for a product or process. I also understand that conception turns on the inventor's ability to describe his or her invention with particularity, and conception must be sufficiently complete so as to enable the POSA to reduce the concept to practice.

273. I have reviewed a document titled "R400 Top Level Specification" (Ex. 2041), a document titled "Shader Processor" (Ex. 2042), and two versions of a document titled "R400 Sequencer Specification" (Exs. 2010, 2028). These specification documents show that the inventors of the '871 patent—Steven Morein, Laurent Lefebvre, Andy Gruber, and Andi Skende—were collectively in possession of a complete embodiment of the claimed subject matter.
274. Each and every claim element is shown in the R400 specification documents. Further, the R400 specification documents provide sufficient detail to enable the POSA to reduce the concept to practice. Reducing the concept to practice could require substantial work, but would not require undue experimentation.

275. The following claim chart shows that the inventors conceived of the claimed subject matter no later than the date of these R400 specification documents.

Support fo	or the '871 Patent Claims in ATI Specifications
'871 Patent Claim	
1. A graphics	The R400 Sequencer Specification, the Shader Processor
processor,	specification, and the R400 Top Level Specification are
comprising:	architectural specifications for the R400. (Ex. 2028, p. 1
	("This is an architectural specification for the R400
	Sequencer block (SEQ)"); Ex. 2042, p. 5 ("ShaderPipe
	(SP) [is] for the R400 Graphics Processor"); Ex. 2041.)
	The R400 was a graphics-chip product, which was
	designed to include a unified processing pipe (i.e., a single
	programmable pipeline for 2D video, 3D vertex, and 3D











#### (*Id*.)

"The control of all the multiplexers present at the input . . . of the GPRs . . . and output of the parameter caches is done by the sequencer." (*Id.* at 30.)

The sequencer first arbitrates between vectors of vertices that arrive from a primitive assembly and vectors of pixels that are generated in the scan converter/rasterizer. (*See* Ex. 2028, p. 6; Ex. 2041, p. 28; *see also* Ex. 2042, p. 28 (stating that the scan converter to shader pipe interface is the IJ bus).)

For selecting vertex vectors, "[w]hich of the four shader

pipelines [a vertex vector] is issued to [is] determined either by some effort of load balancing or a simple round robin." (Ex. 2041, p. 10.)

For pixel vectors generated by the rasterizer, "the rasterizer (which includes the sequencer and the shader pipeline) checks to make sure that there are enough free registers in the shader pipeline for the pixel shader program. If not, it stalls until there are enough. The rasterizer also needs to arbitrate between the three streams of vectors to be shaded: the vertex stream, the pixel stream, and the real time stream. I think it will be sufficient for the real time stream to have priority over the vertex stream which has priority over the pixel stream." (*Id.* at 11.)

The arbiter circuit selects in response to a control signal.

The GPR input multiplexers of the arbiter circuit selects an input in response to a control signal, which is the SQ\_SP\_gpr\_input\_mux.

The GPR input multiplexers are "controlled by

	SQ_SP_gpr_input_mux part of the 'SQ_SP: Interpolation
	bus' interface to route between vertex data/indices and
	interpolated pixel parameters." (Ex. 2042, p. 28.) The
	claimed control signal (the SQ_SP_gpr_input_mux) is
	sent along this interface.
1b. a shader, coupled	There is a shader.
to the arbiter circuit,	"[T]he R400 Shader Pipe truly represents an Unified
operative to process	Shader Architecture. In R400, both vertex and pixel
the selected one of the	shading operations are implemented through the shader
plurality of inputs, the	units." Ex. 2042, p. 5.)
shader including	
means for performing	"The unified shader is a simd/vector engine that performs
vertex operations and	the same instructions on four sets of four (16 total)
pixel operations, and	elements." (Ex. 2041, p. 9.)
performing one of the	"As shown in the figure reproduced below, "four identical
vertex operations or	processing units comprise a shader unit." (Ex. 2042, p.
pixel operations based	15.)
on the selected one of	
the plurality of inputs,	







The multiplexers are part of the arbiter circuit, which receive the SQ\_SP\_gpr\_input\_mux signal provided by the input arbiter component of the arbiter circuit and propagate the selected input to the shader. (*See supra* Claim 1a.) So, the shader is coupled to the arbiter circuit.

The shader includes a means for performing vertex operations and pixel operations.

The shader includes ALUs, which perform both vertex operations and pixel operations because the "Shader Pipe (SP) serves as the central Arithmetic and Logic Unit (ALU) for the R400 Graphics Processor, and "both vertex and pixel shading operations are implemented through the shader units." (See id. at 5.) The shader comprises ALUs. (See Ex. 2010, p. 11; see also Ex. 2042, p. 7.) "ALU consist of two distinct units: 'Vector' ALU and the 'Scalar' ALU. The Vector ALU performs operations in parallel across a 4-component vector, while the Scalar ALU performs operations on a single component of a vector which is then replicated across all components." (Ex. 2042, p. 7.) "An ALU can do simple math, conditional moves, and permutations on the registers, and the ability to do a limited number of memory reads using the texture cache." (Ex. 2041, p. 10.) The shader can performs one of the vertex operations or pixel operations based on the selected one of the plurality of inputs

"All the shader units of each and every pipe execute the same ALU instruction on different sets of vertex parameters/pixel values." (Ex. 2042, p. 5.)

"For 3D rendering data is passed twice through the unified shader- once to transform the vertices and a second time to determine the color of the pixels." (Ex. 2041, p. 10.)

(1) "The input to the 3D pipe is expected to be indexed vertex arrays." (*Id.* at 10.) When either a vector is filled with 16 entries or a state change happens . . . the vector is issued to one of the 'shader' pipelines for transformation. Which of the four shader pipelines it is issued to [is] determined either by some effort of load balancing or a simple round robin." (*Id.*) "[When t]he shader pipeline receives the vector of 16 indices from the primitive assembly block[,] [t]he shader pipeline operates, when rendering pixels, by processing a vector of four 2x2 pixel footprints, a total of 16 pixels." (*Id.*) "At the end of the vertex program, the transformed coordinates must be

output." (Id.)

(2) "Before starting the processing of a vector the rasterizer (which includes the sequencer for the shader pipeline) checks to make sure that there are enough free registers in the shader pipeline for the pixel shader program." (*Id.* at 11.) "The vector is then processed by the shader pipeline. We will probably support up to eight sequentially dependent texture fetches . . . . 16 (8?) textures are supported, but each texture can be accessed multiple times by a single pixel shader." (*Id.* at 11.)

The shader provides an appearance attribute.

"The location where the data should be put in the event of an export is specified by in the destination address field of the ALU instruction word." (Ex. 2042, p. 10.) The Shader specification lists the possible types of exports and the range of addresses. (*Id.* at 10-11.) The list is divided into vertex shading and pixel shading. (*Id.*) And the list comprises of different appearance attributes such as

	position and color. (See id.)
	"One output will be the x, y, z, w position The vertex program may also output a number of parameter values (colors, texture coordinates, other interpolated inputs into the pixel shader)." (Ex. 2041, p. 10.) "The output of the pixel shader is the final color of the fragment." ( <i>Id.</i> at 11.)
2 The graphics	There is a vertex storage block
2. The graphics	There is a vertex storage block.
processor of claim 1,	The claimed vertex storage block is a vertex cache, a
further including a	parameter cache, and a position cache.
vertex storage block	
for maintaining vertex	The R400 specifications describe a vertex cache. (See id.
information.	at 10-11.) "Vertices are located in the vertex cache after
	the vertices were transformed. (See id. at 25.) "The shader
	pipeline will fetch the vertex array data through the cache
	infrastructure that is also used for texture fetches." (Id. at
	10.)
	The R400 specifications also disclose a parameter cache

	and a position cache. (See infra Claim 3).
	The vertex storage block maintains vertex information.
	The vertex storage block maintains vertex information
	because "[t]he vertex cache stores transformed vertices."
	( <i>Id.</i> at 10.)
	The parameter cache and the position cache also maintain
	vertex information. (See infra Claim 3.)
3. The graphics	See supra Claim 2 (showing support for the vertex storage
processor of claim 2,	block).
wherein the vertex	The vertex storage block includes a parameter cache
storage block further	
includes a parameter	The R400 specifications describe a parameter cache. (See
cache operative to	<i>id.</i> at 10-13; Ex. 2028, p. 36.)
maintain appearance	The parameter cache is included in the vertex storage
attribute data for a	block. (See Ex. 2041, pp. 10-11 (describing the parameter
corresponding vertex	cache as the "parameter portion of the vertex cache"), 28
and a position cache	(describing the parameter cache as the "vertex parameter
operative to maintain	cache").
position data for a	







"The vertex program may . . . output a number of parameter values (color, texture coordinates, other interpolated inputs." (Ex. 2041, p. 10.) "The rasterizer will request the parameter data from the parameter cache for the primitives . . . . The parameter cache is 512 bits wide," and the rasterizer can fetch parameters stored in the cache. (*Id.* at 11.).

"The output of the vertex shader program, transformed parameter data is written into Parameter cache memories." (Ex. 2042, p. 32.) "The read address into parameter cache is a result of a muxing of three possible 7-bit address pointers broadcasted by the Sequencer to all shader pipes. These three pointers are part of 'Parameter Cache Read Control Bus' . . . . There are 512-bit worth of data transferred from Shader Pipe to SX blocks for every read of the parameter cache. Once read from the parameter caches, the parameter data is then routed by the SX units into the interpolation units at the top of the shader pipe." (*Id.* at 33.)

"Parameter Cache Read control bus . . . provides three different pointers specifying the location of the parameter values in the Parameter Caches. Depending on the way the vertices get mapped into primitives, it might happen that the parameter values come from different relative offsets in the parameter caches from one parameter cache to the other across a shader pipe." (*Id.* at 18.)

The vertex storage block includes a position cache.

The R400 specifications describe a position cache. (*See* Ex. 2041, pp. 10, 26; Ex. 2028, p. 37 ("Position or parameter caches can be exported in any order in the shader program. It is always better to export posistion [sic] as soon as possible.").)

The position cache is included in the vertex storage block. (*See* Ex. 2041, p. 10 (describing the position cache as the "position cache portion of the vertex cache").

The position cache is operative to maintain position data for a corresponding vertex.

	"At the end of the vertex program, the transformed
	coordinates must be output. One output will be the x, y, z,
	w position which we be [sic] stored in the position cache."
	( <i>Id</i> .)
	"The primitive assembly block accesses the position
	cache portion of the vertex cache." (Id.) The primitive
	assembly "receives the transformed vertex position data
	from the shader pipes." (Id. at 25.)
5. The graphics	See supra Claim 1b (showing support for the appearance
processor of claim 1,	attribute).
wherein the	The appearance attribute can be a position attribute.
appearance attribute	
is position, and the	"One output will be the x, y, z, w position." ( <i>Id.</i> at 10.)
position attribute is	The R400 specifications list "the possible types of exports
associated with a	and the range of addresses," which includes position. (Ex.
corresponding vertex	2042, pp. 10-11.)
when the selected one	The position attribute is associated with a corresponding
of the plurality of	unite position autoute is associated with a corresponding
	vertex when the selected one of the pluranty of inputs is

inputs is vertex data.	vertex data.
	"For 3D rendering data is passed twice through the unified
	shader- once to transform the vertices." (Ex. 2041, p. 10.)
	Position is associated with vertex shading. (See Ex. 2042, pp. 10-11.)
	"At the end of the vertex program, the transformed
	coordinates must be output. One output will be the x, y, z,
	w position." (Ex. 2041, p. 10.)
6. The graphics	See supra Claim 1b (showing support for the appearance
processor of claim 5,	attribute).
wherein the	The appearance attribute can be a color.
appearance attribute	
is color, and the color	"The output of the pixel shader is the final color of the
attribute is associated	fragment." (Id. at 11.)
with a corresponding	The R400 specifications list "the possible types of exports
pixel when the	and the range of addresses," which includes color. (Ex.
selected one of the	2042, pp. 10-11.)
plurality of inputs is	"The vertex program may also output a number of

pixel data.	parameter values (colors, texture coordinates [etc.])." (Ex.
	2041, p. 10.)
	"When exporting Fog, color must be exported at the same
	time. Fog will be exported in the Scalar pipe and Color in
	the Vector pipe." (Ex. 2042, p. 10.)
	The color attribute is associated with a corresponding pixel
	when the selected one of the plurality of inputs is pixel
	data.
	"For 3D rendering data is passed twice through the unified
	shader- once to determine the color of the pixels." (Ex.
	2041, p. 10.)
	Color is associated with pixel shading. (See Ex. 2042, p.
	11.)
	"The output of the pixel shader is the final color of the
	fragment." (Ex. 2041, p. 11; see also Ex. 2041, p. 14
	("override the color output from the pixelshader with an
	ugly shade of green").)

r	· · ·
8. The graphics	See supra Claim 1b (showing support for the appearance
processor of claim 1,	attribute).
wherein the	The appearance attribute can be depth
appearance value is	<u>The appearance attribute can be deput.</u>
depth.	"At the end of the vertex program, the transformed
-	coordinates must be output. One output will be the x, y, z,
	w position." (Id. at 10.) A person having ordinary skill in
	the art would understand the z position to be depth.
	"Result of pixel kill in the shader pipe, which must be
	output for all pixel exports (depth and all color buffers)."
	(Ex. 2028, p. 51.)
9. The graphics	There is a selection circuit.
processor of claim 1,	The at least one GPR input multiplever is the claimed
further including a	
selection circuit,	selection circuit. The GPR input multiplexers are circled in
wherein the selection	red on the diagram below. "The diagram below shows all
	the possible data paths going into the GPR write paths,
circuit is a	their selection, and routing."
multiplexer, and the	
control signal is	







	sequencer." (See Ex. 2042, p. 30.) And the sequencer's
	input arbiter "first arbitrates between vectors of
	vertices and vectors of pixels." (See Ex. 2028, pp.
	6, 10.)
	The arbiter is coupled to the multiplexer.
	The arbiter is coupled to the multiplexers via the
	SQ_SP_gpr_input_mux. (See Ex. 2042, pp. 18-19; Ex.
	2028, p. 51; supra Claim 1b (having both the multiplexer
	and the arbiter part of the arbiter circuit).)
10. The graphics	The shader provides vertex position data.
processor of claim 1,	"At the end of the vertex program, the transformed
wherein the shader	coordinates must be output. One output will be the x, y, z,
provides vertex	w position The vertex program may also output a
position data and	number of parameter values (colors, texture coordinates,
further including a	other interpolated inputs into the pixel shader)." (Ex. 2041,
primitive assembly	p. 10.)
block, coupled to the	
shader, operative to	There is a primitive assembly block.
generate primitives in	The claimed primitive assembly is outlined in red on the



cache portion of the vertex cache. It assembles the verticesinto primitives (lines, triangles, rectangles, quads?, points,<br/>?).").)As circled in red on the figure of the shader pipe shown<br/>below, output data from the shader unit can go "to<br/>Primitive Assembly Unit."



	· · ·
	"The primitive assembly subblock then creates primitives
	(lines, points, rectangles, triangles) from the vertices." (Id.
	at 25.)
	"The resulting primitive data, including the indices back into the parameter portion of the vertex cache are
	broadcast to the four pipes." ( <i>Id.</i> at 10.)
11. The graphics	There is a raster engine.
processor of claim 10,	The claimed raster engine is outlined in red on the top
further including a	level block diagram shown below
raster engine, coupled	
to the primitive	R400 Top Level Block Diagram
assembly block,	Image: standard transfer standa
operative to generate	
pixel parameter data	
in response to the	
assembled vertex	
data.	Menory Statistier Menory Gatabler Menory Gatabler Menory Gatabler
	( <i>See id.</i> at 15.)
	The R400 specifications also include a raster engine block



r	
	data in response to the assembled vertex data.
	"[V]ectors of 4 quads (16 pixels) are generated in the raster engine." ( <i>Id.</i> at 28.)
	"The rasterizer will request the parameter data from the
	parameter cache for the primitives." (Id. at 11.) The
	rasterizer will generate four pixels per clock if there are no
	more than eight interpolated parameters. The rasterizer
	generates vectors of four 2x2 footprints (16 pixels)." (Id.
	at 11.)
	The primitive assembly $\rightarrow$ raster engine interface is
	described as "[r]equests to transform packets of vertices."
	( <i>Id.</i> at 28.)
13. The graphics	See supra Claim 1b (showing support for the shader).
processor of claim 1,	The shader includes a register block.
wherein the shader	
includes a register	"The user model for the unified shader is composed of a
block for maintaining	variable number of general purpose registers, a subset of
the selected one of the	which are usually initialized with data." (Id. at10.)
plurality of inputs, a	

Case IPR2015-00326 of U.S. Patent No. 6,897,871




plurality of inputs.

"The general-purpose registers are 128 bits wide, composed of four 32-bit values. (*Id.*)

General purpose registers are allocated based on the number of general purpose registers a program needs. (*See id.*; Ex. 2028, p. 39.) "The register file allocation for vertices and pixels can either be static or dynamic." (Ex. 2028, p. 31; *see also id.* at 40.)

The figure shown below is an example of the general purpose registers' allocation. (*Id.* at 32.) "Vertices come in from top to bottom; pixels come in from bottom to top. Vertices are in orange and pixels in green. The blue line is the tail of the vertices and the green line is the tail of the pixels. Thus anything between the two lines is shared. When pixels meets vertices the line turns white and the boundary is static until both vertices and pixels share the same 'unallocated bubble'. Then the boundary is allowed to move again." (*Id.*)



#### (*Id*.)

The register block maintains the selected input because as shown above, data is written to the register files. (*See also id.* at 14.) And the data can be written to a pixel portion or vertex portion. (*See id.* at 41.)

The shader includes a computation element.

The shader includes ALUs, which are computation elements.

The shader comprises ALUs. (See Ex. 2010, p. 11; see also Ex. 2042, p. 7.)

"ALU consist of two distinct units: 'Vector' ALU and the

'Scalar' ALU. The Vector ALU performs operations in parallel across a 4-component vector, while the Scalar ALU performs operations on a single component of a vector which is then replicated across all components." (Ex. 2042, p. 7.)

"An ALU can do simple math, conditional moves, and permutations on the registers, and the ability to do a limited number of memory reads using the texture cache." (Ex. 2041, p. 10.)

The computation element is operative to perform arithmetic and logical operations on the data maintained in the register block.

ALU stands for "Arithmetic and Logic Unit." (Ex. 2042, p. 5.) The R400 specifications list the ALU operations. (*See id.* at 11-13 for a listing of ALU operations). The R400 specifications also list the scalar unit's operations. (*See id.* at 33-42.)

The ALUs are operative to perform operations on data maintained in the register block. (See Ex. 2028, pp. 24-25,







Page 223 of 271



	pipeline does all of its calculations in 32 bit floating
	point." (Ex. 2041, p. 7.) The unified pipeline results in a
	single math/register structure compared to the separate
	structures in a more traditional design." (Id.)
	"[T]he R400 Shader Pipe truly represents an Unified
	Shader Architecture. In R400, both vertex and pixel
	shading operations are implemented through the shader
	units." (Ex. 2042, p. 5.)
15a. a general	The shader includes a general purpose register block.
purpose register block	"The user model for the unified shader is composed of a
for maintaining data	The user model for the unified shader is composed of a
for maintaining data;	variable number of general purpose registers, a subset of
	which are usually initialized with data." (Ex. 2041, p. 10.)
	A shader unit is represented by the grav area on the figure
	reproduced below. (Ex. 2010, p. 11.) The shader unit
	includes a register file, outlined in red. (Id.)





"The general-purpose registers are 128 bits wide, composed of four 32-bit values. (*Id.*)

General purpose registers are allocated based on the number of general purpose registers a program needs. (*See id.*; Ex. 2028, p. 39.) "The register file allocation for vertices and pixels can either be static or dynamic." (Ex. 2028, p. 31; *see also id.* at 40.)

The figure shown below is an example of the general purpose registers' allocation. (*Id.* at 32.) "Vertices come in from top to bottom; pixels come in from bottom to top. Vertices are in orange and pixels in green. The blue line is the tail of the vertices and the green line is the tail of the pixels. Thus anything between the two lines is shared. When pixels meets vertices the line turns white and the boundary is static until both vertices and pixels share the same 'unallocated bubble'. Then the boundary is allowed to move again." (*Id.*)

	( <i>Id.</i> )
	As shown above, data is written to the register files. (See
	also id. at 14.) And the data can be written to a pixel
	portion or vertex portion. (See id. at 41.)
15b. a processor unit;	The shader includes a processor unit.
and	An ALU of the shader is the claimed processor unit.
	The shader comprises ALUs. (See Ex. 2010, p. 11; see
	<i>also</i> Ex. 2042, p. 7.)
	"ALU consist of two distinct units: 'Vector' ALU and the
	'Scalar' ALU. The Vector ALU performs operations in
	parallel across a 4-component vector, while the Scalar

	ALU performs operations on a single component of a
	vector which is then replicated across all components."
	(Ex. 2042, p. 7.)
	"An ALU can do simple math, conditional moves, and
	permutations on the registers, and the ability to do a
	limited number of memory reads using the texture cache."
	(Ex. 2041, p. 10.)
15c. a sequencer,	The shader includes a sequencer.
coupled to the general	The figure of the R400 architecture, reproduced below,
purpose register block	shows a sequencer highlighted in red.
and the processor	
unit, the sequencer	
maintaining	Register Nagewith CP CP CONSTANTS CONTROL
instructions operative	
to cause the processor	INST STORE + INST STORE + INTER + INTE
unit to execute vertex	
calculation and pixel	
calculation operations	
on selected data	( <i>See</i> Ex. 2028, p. 7.)









U.S. Patent No. 6,897,871
operations on selected data maintained in the general
purpose register block.
See supra Claim 15b (showing support for the processor
unit).
The shader includes ALUs, which perform both vertex
calculation and pixel calculation operations because the
"Shader Pipe (SP) serves as the central Arithmetic and
Logic Unit (ALU) for the R400 Graphics Processor, and
"both vertex and pixel shading operations are implemented
through the shader units." (See Ex. 2042, p. 5.)
The ALUs are operative to perform the operations on
selected data maintained in the general purpose register
block. (See Ex. 2028, pp. 24-25, 51-52, 54-58.) "An ALU
can do simple math, conditional moves, and permutations
on the registers, and the ability to do a limited number of
memory reads using the texture cache." (Ex. 2041, p. 10.)
The instructions are operative to cause the ALUs to
execute the operations. "The sequencer chooses two ALU
threads and a fetch hread [sic] to execute, and executes all

	of the instructions in a block before looking for a new
	clause of the same type. Two ALU threads are executed
	interleaved to hide the ALU latency." (Ex. 2028, p. 6.)
17. The shader of	The shader includes a selection circuit.
claim 15, further	The at least one GPR input multiplexer is the claimed
including a selection	selection circuit. The GPR input multiplexers are circled in
circuit operative to	red on the diagram below. "The diagram below shows all
provide information	the possible data paths going into the GPR write paths,
to the general purpose	their selection, and routing."
block in response to a	
control signal.	<pre>Str bit with the trip</pre>
	The figure below also shows the GPR input multiplexers.



information GPRs the to in response to the SQ SP gpr input mux control signal. input multiplexers are "controlled The GPR by SQ SP gpr input mux part of the 'SQ SP: Interpolation bus' interface . . . to route between vertex data/indices and interpolated pixel parameters." (Id. at 28.) The claimed control signal is sent along this interface. This interface is circled in red on the figure below.



registers.

18. The shader of	See supra Claim 17 (showing support for the selection
claim 17, wherein the	circuit).
selection circuit is a	The selection circuit is a multiplexer.
multiplexer and the	
control signal is	The GPR input selection circuits shown in the figures
provided by an	above are multiplexers. The R400 specifications call a
arbiter.	GPR input a "multiplexer" and a "MUX." (See id. at 28,
	30; Ex. 2028, p. 40.)
	An arbiter provides the control signal.
	See supra Claim 17 (showing support for the control
	signal).
	The claimed arbiter is the input arbiter outlined in red on
	the figure below.



pixel calculations are	While waiting for texture data, the pixel calculations can
still in progress.	stall while the vertex calculations are in progress, and in
	such an instance, the vertex calculations can execute while
	pixel calculations are still in progress.
	The stall occurs because vertex calculations have priority.
	"[T]he vertex stream has priority over the pixel
	stream," so, when pixel data reaches the rasterizer, a pixel
	calculation may wait until other vertex calculations are
	completed. (See Ex. 2041, p. 11.)
	The R400 specifications describe state management,
	which tracks the progress of pixel and vertex operations
	that execute at the same time. (See id. at 13.)

#### XII. OVERVIEW OF THE APPLIED REFERENCES FOR GROUNDS 1-4

276. In this section, I provide an overview of Rich and Kurihara. This overview is relevant for my comparison of these references with the '871 patent.

A. Rich

277. Rich discloses an image-generation system that has a sequential, pipelined architecture. This system performs four functions: "geometric

processing, rasterization, shading/texturing and composition." Ex. 1005, Rich,8:61-62. Rich's system performs these functions in discrete, sequential phases.

278. The "first function" that Rich's system performs is vertex operations. *Id.* at 9:1-2; *see also id.* at 5:3-4. During this vertex-processing phase, primitives are assigned to specific processing elements 32. *Id.* at 9:5-7, 14:45-48, 15:43-47, 16:44-47. These assigned processing elements 32 may then perform one of three different vertex operations: (i) transform primitives from model coordinates to screen coordinates; (ii) determine lighting values for the primitives; or (iii) generate linear coefficients of the primitives. *Id.* at 9:18-25; *see also id.* at 14:10-18-27 (describing the "[c]onversion from model to screen coordinates").

279. After the vertex operations, Rich's "processing elements 32 write the list of transformed primitives to external memory." *Id.* at 9:27-29. According to Rich, "[t]he use of the external memory circuit may be necessitated by the fact that the processing elements 32 have only a small amount of memory 34 in their own dedicated circuitry." *Id.* at 16:52-55; *see also id.* at 17:60-64. Rich's vertex processing is "complete" when all the vertex data has been written to external memory. *Id.* at 9:36-39.

280. After the vertex data is written to external memory, Rich's system performs rasterization and pixel operations. *Id.* at 9:40-10:5. During the pixel

- 237 -

operations, each processing element 32 is assigned to process pixels within a unique region of a computer screen display. *Id.* at 8:32-40, 9:43-46. In particular, the pixel operations begin when each processing element 32 has been assigned pixel information to process. *Id.* at 10:2-5; *see also id.* at 9:61-64 (defining the pixel information as a "contribution").

281. Each processing element 32 in Rich is assigned a small number of "home pixels." The processing element is responsible for calculating the final value of a home pixel by combining "contribution values." This is done by repeatedly blending the colors of each contribution value with the prior values. *See id.* at 4:46-49; 8:33-40; 9:40-41; 10:35-37.

282. In other words, Rich's pixel processing occurs *only after* the completion of the vertex processing. And the processing element 32 that operates on a piece of data during the vertex-processing phase is not necessarily the same processing element 32 that operates on that data during the pixel-processing phase. So, to make the output of the vertex-processing phase accessible to the processing elements 32 during the pixel-processing phase, Rich teaches that this output (i.e., the transformed vertex data) is stored in an external, shared memory—*not* in the dedicated memory of a single processing element 32.

283. Additionally, it is important to understand that Rich discloses an extremely restrictive architecture that is quite different from a general purpose processor or a modern GPU. In the first place, Rich teaches a SIMD array with 256 or 1024 processing elements (PEs). This means that all of the PEs must run the exact same instruction every cycle. *Id.* at 7:19-23; 17:28-42; 18:19-28. Moreover, if a PE is to read or write its corresponding PE memory 34 block, the location to be accessed is specified in that same shared instruction which means that in general, every PE must access the same memory address (or corresponding addresses in quadrants of the memory) at the same time. *Id.* at 33:14-47. This provides very little programming flexibility and is configured to support addressing of pixels which naturally can be arranged in quadrants.

284. The PE memories are also extraordinarily small. The total memory size in each PE is only 128 bytes. This would be very ineffective at storing vertices as the vertex information for a single triangle is generally 48 bytes. Moreover, the PE itself cannot direct transfers of data between PEs or from the host memory or video memory to the PE. *See e.g. id.* 32:2-13. In order to support transfers into and out of PE memory 34, this already small memory is partitioned into a main section and an overflow section each used for different purposes. *See e.g. id.* 34:12-51.

285. Each PE also only has very limited calculating ability. This means that the floating-point calculations used for vertex operations like transform and lighting are very slow. Each PE only includes an 8-bit integer ALU (which can add and subtract) and no specific circuit for multiplication. See e.g. id. 30:56-31:37. In my class, I have my students measure how long it takes to perform floating-point arithmetic using commercially-available software on a more powerful 8-bit processor that includes more registers and a multiplier. I have also performed these measurements myself. On that more powerful 8-bit processing element, it takes approximately 110 cycles to perform a 32-bit floating-point add operation and 140 cycles to perform a 32-bit floating-point multiply. One would expect a multiply on Rich to take even longer. A transform calculation on one vertex requires 9-16 multiplications and 9-12 additions. This means that performing just the transform operation (and not lighting) on the Rich PE likely requires at least 2250-3560 steps. Given the long amount of time that the vertex calculation takes, the amount of time it takes to get the vertex data from memory is not significant to performance.

#### B. Kurihara

286. Kurihara is directed to a graphics-processing system that includes a plurality of graphics processors 6, as shown in Kurihara's Figure 1(A) (reproduced below). Each graphics processor is coupled to a corresponding FIFO 5. The FIFO

- 240 -

memories store graphics data to be processed in parallel by the graphics processors 6. Kurihara, 4:38-40. The graphics data in the FIFO memories can be either vertex (coordinate) data or pixel (attribute) data. *Id.* at 4:56-65. These FIFO memories then simultaneously transfer the data to the graphics processors 6. *Id.* at 4:61-62. The graphics processors 6 then process the graphics data in parallel. *Id.* at 5:37. In other words, in Kurihara's system, each graphics processor 6 performs one type of graphics-processing operation on the data type that it receives from the corresponding FIFO memory 5.



287. It's also important to note what Kurihara does not disclose. First,Kurihara has no disclosure of interleaving a pixel operation and a vertex operation.Second, Kurihara does not disclose that one type of operation can be started before

another type of operation has finished. These points are important for my analysis below.

#### XIII. GROUNDS 6 AND 9: OBVIOUSNESS GROUND BASED ON RICH AND KURIHARA

288. I understand that the Board instituted trial for claim 15 as allegedly obvious over Rich. I also understand that the Board instituted trial for claim 20 as allegedly obvious over the combination of Rich and Kurihara.

289. In my opinion, these claims are patentable over these references.

First, for claim 15, a POSA would not have been motivated to modify Rich to store

vertex data in an on-chip memory, as LG proposes. Second, in my opinion,

Kurihara does not teach or suggest a single "processor unit" that "executes vertex

calculations while the pixel calculations are still in progress," as in claim 20. Third,

I discuss so-called objective indicia that, in my opinion, show that the "unified

shader" of claims 15 and 20 is not obvious.

### A. A POSA would not have modified Rich in the way that LG and Dr. Bagherzadeh propose.

290. In my opinion, claim 15 is not obvious in view of Rich's sequential, pipelined system. This claim is directed to "[a] unified shader," comprising:

a general purpose register block for maintaining data; a processor unit; and

- 242 -

a sequencer, coupled to the general purpose register block and the processor unit, the sequencer maintaining instructions operative to cause the processor unit to execute *vertex calculation and pixel calculation operations on selected data maintained in the general purpose register block.* 

I understand that LG acknowledges that Rich does not explicitly disclose the italicized feature. *See* Pet. at 47. And, in my opinion, a POSA would not have been motivated to make the modifications to Rich that LG proposes.

291. I understand that LG maps Rich's system to claim 15 in the following way: (i) Rich's on-processor memory 34 and registers allegedly correspond to the claimed "general purpose register block"; (ii) Rich's ALU 33 allegedly corresponds



to the claimed "processor unit"; and (iii) Rich's processing element array control 40 allegedly corresponds to the claimed "sequencer." *Id.* at 47. And I understand that, according to LG and Dr. Bagherzadeh, it would have been obvious to modify

Rich to store vertex data and pixel data in on-chip memory 34. *See id.* at 48. I disagree.

292. In the first place, Rich explicitly teaches that vertex data is to be stored in an external memory. It is clear to a POSA that this is not an arbitrary decision in Rich but rather that is necessitated by the Rich architecture that aims to keep each PE very simple and small with limited capabilities. In fact, when discussing primitive data, Rich explains that the use of external memory requires a relatively large memory storage circuit and that the use of external memory may be necessitated. He also teaches that the memory identified by LG as the alleged general purpose register block is quite small.

Each processing element is assigned to one specific primitive which has associated with it a primitive specific applicability word.

All of the processing elements 32 are electrically connected to a common communications bus and to *a relatively large memory storage circuit.* This connection may be established through the central control unit 38 and the video memory interface 44 or PCI Interface 42. *The use of the external memory circuit may be necessitated by the fact that the processing elements 32 have only a small amount of memory 34 in their own dedicated circuitry*.

Rich, 16:45-55 (emphasis added).

[T]he processing elements 32 write the list of transformed primitives to external memory as seen in block 53.

*Id.* at 9:28-30.

Because the screen is divided into a number of regions, a list for each region is generated which lists the primitives which touch that region. This list is written to external memory as seen in block 54.

Id. at 9:33-36.

The processing elements 32 assign starting memory locations for their working space within the external memory in accordance with the precise requirements of processing their assigned primitives.

Id. at 16:58-65.

The plurality of processing elements 32 examine the nature of the specific primitive to which they have been assigned, and determine the amount of memory required for use in external memory in the process of calculating and storing the transformed primitive.

*Id.* at 17:56-60.

293. A POSA would not consider moving the large data structures of vertices (described as a list or a database in Rich) into the very small (128 byte) local memories in each PE. In the first place, this would require redesigning these data structures since only a tiny portion of the list or database could be stored in a PE. Also, since Rich is a SIMD architecture with shared instructions, the data stored in a specific location in each PE memory must be used in exactly the same way. Rich does not disclose any way to do this. In the second place, the small memories in Rich would be understood to be configured specifically to support one specific type of pixel operation which I explain below. The performance advantages of this memory are tied to this pixel operation.

294. Additionally, a POSA would not increase the size of the PE memories in Rich. Rich emphasized having many simple PEs rather than large memories. *See e.g. id.* at FIG. 12. The size of the PE memory is hardcoded into the instruction architecture in Rich to use a 7-bit address. *Id.* at 33:15-34. It also uses memory address specific bits for specific purposes during the combining phase. *Id.* at 34:39-51. Modifying the memory size would require redesigning the instructions, expanding the instruction memory, redesigning the control signals for combining, and distributing extra address bits from the instruction to 1000 or more PEs. This would not be simple to do in Rich. 295. In my opinion, the reason that Rich stores pixel data in PE memories is to facilitate a "combination" operation for home pixels assigned to each PE. This operation repeatedly applies a color-blending calculation to the same data and thus benefits substantially from storing a small amount of data in a local memory. Additionally, the local memories are used to gather pixel contributions from neighboring PEs that share a local bus. They have direct access to a shared bus 258 provided for this purpose and have been designed to allow PE to PE pixel data transfers at the same time as other calculations are taking place in the PE. *Id.* at 7:30-32, 25:18-20, 32:3-14. No similar motivations are present for storing vertex calculation data locally. The disclosed vertex calculations (transformation, lighting) are performed once for each vertex in the scene.

> The contribution values are then returned to the processing element assigned to the home pixel corresponding to the contribution and combined to provide a final pixel value.

Id. at 4:46-49; see also id. at 8:33-40.

A final pixel value is then created by a combination of contribution values associated with a given pixel.

Id. at 9:40-41.
The composition function begins in block 75 where contribution values are combined for the home pixels in the processing elements 32 to give the final RGB pixel value.

*Id.* at 10:35-37.

Each PE has its own memory resource and a bus structure which allows for sharing of data between processing elements 32.

Id. at 12:38.

Objects which are made up of primitives are processed by transforming each primitive separately.

Id. at 16:9-10.

Each processing element is assigned to one specific primitive which has associated with it a primitive specific applicability word.

Id. at 16:45-47.

296. Additionally, since the PE memories are very small, they would not be very effective for storing vertices. While the 128 memories in each PE in Rich might reasonably hold up to 64 pixels using the predominant format at the time of the filing, it would only be able to hold 8-10 vertex positions. Storing so few vertices in a local memory would be unlikely to improve performance in any situation. *See id.* at 7:27-30, 14:42-15:8. More importantly, Rich does not even hint at any calculation in his system that would benefit from storing a small number of vertices in this memory. In fact, if this memory is used at all during vertex calculations, it appears to be used in its entirety for the creation of the transformation matrix and not to store vertex data. *See id.* at 16:66-18:27.

297. Rich also disclaims any ability for the PE memory to hold both pixel and primitive data at the same time. Instead, Rich clearly explains that there is not room in each PE to store the vertex (primitive) data and thus it may be necessary to provide it to the PE multiple times during the calculations.

Because a primitive may have an interior which requires a contribution from more than one home pixel for a particular processing element 32 it may be necessary to repeatedly provide to the processing elements 32 the primitives for a region. Thus, in the present case where there are 4 home pixels assigned to each processing element it may be necessary to provide a primitive to the processing element array 30 4 times if one processing element has a contribution for all 4 of its home pixels. In such a case the primitive is evaluated a subregion at a time.

Id. at 11:25-33.

298. In my opinion, LG has mischaracterized Rich in its petition and reached errant conclusions about the impact of the proposed modifications. In the first place, the representation that Rich suggests that databases containing vertex data may be stored in PE memory 34 is unfounded. *See* Pet. at 47. Although petitioners refer to PE memory 34 as "local processor memory 34," Rich never uses this term and does not refer to the PE memory as "local memory." Moreover, the section of the Rich specification cited for support (Rich, 9:1-12) discusses only the operation of block 50 of Figure 3. Block 50 reads "HOST UPDATES THE DATABASE OF PRIMITIVES." It is discussing the operation of the host computer and not the PEs. Therefore, a POSA would read this portion of Rich to most likely refer to memory 34 as PE memory, and not as local memory.

299. LG agrees that Rich does not disclose storing vertex data in PE memory 34, and LG and its expert, Dr. Bagherzadeh, provide only a single reason to modify Rich to allow storing of vertex data in PE memory 34. *See* Pet. at 47; Ex. 1003, ¶216. That alleged modification is that Rich could "maintain or temporarily store both primitive and vertex data from database in the processor memory 34 for the purpose of local access by the ALU unit to process and transform primitives and their vertices." *See* Pet. at 47. As noted above, PE memory 34 is very small and has no additional room for storing vertex data.

- 250 -

300. Moreover, the alleged reason for this modification is "for the purpose of faster and more efficient access because storing of temporary data just before processing operations will reduce the stall time required when data is directly accessed from external memory." This statement represents a misunderstanding of Rich. The PEs in Rich do not request vertices from memory. If they did, such a request might involve stall time as the PE would wait for the data.

301. But this is not how Rich operates. In Rich, vertex data is sent to the PEs by central control unit 38. *See e.g.* Rich, 7:45-55; 8:1-13; 9:1-39; 17:65-18:9. As explained above, these memory transfers occur simultaneously with PE calculations and thus there is no stall or delay waiting for the next item of vertex data. Therefore, there is no performance improvement from storing such vertex data in PE memory 34.

302. Also, each vertex calculation would take thousands of clock cycles as explained above. This provides ample time for transferring the next item of vertex data without any performance impact. In fact, there is no reason or any clear benefit to modifying Rich as suffested by petitioner.

303. Moreover, the proposed modification, as stated, would not provide an operable system. The system in Rich is very rigid and limited in capabilities. Rich explains that his motivation is to "reuse the amount of hardware required to

- 251 -

provide high speed image generation." *Id.* 2:64-65. Each PE has very limited capabilities and has been tailored to only include what is necessary for what Rich has disclosed. If one were to modify Rich to store vertex and primitive data in PE memory 34, one would need to redesign substantial portions of Rich. This would require experimentation and a substantial redesign of Rich's system.

304. For example, Rich only discloses how to keep a database of vertices in a central memory. If one were to move these vertices to PE memories, one would need to design an algorithm to determine which location in memory to use for each item of vertex data. One would need to design a buffering algorithm to allow one portion of the PE memory to be written with new vertex data while calculations are being performed using existing data in the same memory. The vertex calculation algorithms must then be modified to relocate that data or to use it from a different location in different phases of operation. One would need to understand what is stored in PE memory 34 in the current Rich system in detail to determine if those values need be retained. If so, one must find somewhere else to put those values and design a mechanism to manage them. One would need to design a new mechanism to return the transformed vertices to the central database. One would need to rewrite all of the vertex operation instructions to include memory addressing and determine how such addressing could be performed using Rich's pixel-oriented addressing modes.

- 252 -

305. In a tightly coupled system like Rich, changing the way vertex data is stored and attempting to use a PE memory designed for pixel storage for vertex data would require substantial redesign of algorithms, data structures, addressing modes, data transfer hardware, and many other parts of the system. Moreover, there is no clear benefit to storing vertices in the PE memory.

306. Furthermore, Rich's system and the systems of the '871 patent both must solve a fundamental input-routing issue. This issue arises because these systems have a single type of computational resource that performs operations on two different types of inputs—vertex inputs and pixel inputs. See, e.g., '871 patent, FIG. 5 (CPU 96); Rich, FIG. 2 (processing element 32). As such, some structure and/or policy must be present to determine which calculations can access the shared computational resource at any point in time. The unified-shader architecture disclosed in the '871 patent uses an arbiter and a multiplexer to route the appropriate input data to the shared computation resource at the appropriate time and a shared instruction scheduler to schedule interleaved computational threads. This solves numerous problems related to efficiency, most importantly the ability to schedule a vertex thread to run when a pixel thread has stalled due to the need for high-latency texture data. In order to support such a high-level of efficiency, a general-purpose register block that can store vertex or pixel data is required. This provides for the ability to switch rapidly between data types.

- 253 -

307. Rich's system solves the input-routing issue by performing vertex and pixel operations in discrete, sequential phases. Specifically, Rich's processing elements 32 first perform vertex operations and then write the transformed vertex data to an external memory. Rich, 9:18-25, 9:27-29, 9:36-39, 17:60-64. Instead of using hardware structures such as the general-purpose register file and the sequencer claimed in '871, Rich uses a software and architecture-based policy to separate the vertex and pixel calculations into distinct phases with distinct modes of operation. Since Rich does not interleave pixel and vertex operations and does not use threads, there is no need to have a general-purpose register file that can maintain data of two types or to have a sequencer capable of maintaining instructions operative to cause the processor unit to execute vertex calculation and pixel calculation operations on selected data maintained in the general purpose register block.

308. Also, Rich specifically designed his computational phases based on storing vertex data in a list or database in a large external memory. As a result, the results of the vertex processing phase can be treated as a single global data structure and sorted, assigned, and routed to the appropriate processing elements 32 for use during the pixel-processing phase. *See e.g. id.* at 8:32-40, 9:43-46.

309. Thus, by sequentially performing vertex and pixel operations, Rich's processing elements 32 can execute the appropriate instructions on the appropriate data at the appropriate time without a need for the hardware support structures in the '871 and can devote more of his hardware to having more PEs on a single chip. In my opinion, Rich does not disclose a "general purpose register block" and a "sequencer" as in claim 15, because Rich's system has no need for these structures.

310. In my opinion, Rich's system would not work for its intended if it was modified to store vertex data in on-chip memory 34, as LG proposes. During the pixel-processing phase, Rich's processing elements 32 need access to the transformed vertex data. To give the processing elements access to this data, Rich's system stores this data in the external—shared—memory. *Id.* at 9:18-25, 9:27-29, 9:36-39, 17:60-64. If this vertex data was instead maintained or stored in on-chip memory 34, as LG proposes, then it would *not* be easily accessible to the processing elements assigned to operate on that data during the pixel-processing phase. Moreover, Rich does not disclose any algorithms or mechanisms for moving elements of his vertex database onto PE memories and then back into the vertex database. As noted, one would need to invent additional functionality and make additional unspecified modifications to Rich to permit the proposed modification to work.

311. In my opinion, a POSA would have understood that Rich teaches that the external memory is a shared memory for all the processing elements 32. *See id.* at 9:28-36, 16:45-55, 16:58-65, 17:56-6. In contrast, a POSA would have understood that the on-chip memory 34 is a dedicated memory for just one processing element. *See id.* at 7:30-32, 25:18-20, 32:3-14. A POSA would have understood, therefore, that the transformed vertex data would have to be stored in the external, shared memory to be efficiently accessible by Rich's other processing elements 32.

## B. Kurihara does not teach or suggest a "processor unit" that "executes vertex calculations while the pixel calculations are still in progress," as in claim 20.

312. Claim 20 depends from independent claim 15 and recites that "the processor unit executes vertex calculations while the pixel calculations are still in progress." In my opinion, claim 20 is not obvious in view of Rich and Kurihara for at least two reasons. First, neither LG nor Dr. Bagherzadeh have explained how a POSA would modify Rich's system based on Kurihara's teachings. Second, even if these references are combined, neither of them teaches or suggests the limitations of claim 20.

313. LG concedes that Rich does not disclose this limitation. *See* Pet. at 58 ("Rich does not explicitly disclose that both vertex and pixel processing occur

- 256 -

simultaneously . . . . "). To fix this deficiency, LG seeks to combine Kurihara's teachings with Rich. *See id*.

314. First, in my opinion, Rich's and Kurihara's teachings are incompatible. Rich discloses a system with a plurality of processing elements that sequentially perform operations on different data types.

Modeling transformation and the viewing operation (i.e. converting from a 3D model to a two dimensional view of that model) are next sequentially performed, followed by rasterization.

Rich, 2:7-10.

After geometry processing, the next function carried out by the image generation system is rasterization.

*Id.* at 9:40-41.

315. Kurihara discloses a SIMD system that can perform multiple identical calculations at the same time using multiple graphics processors. It does not, however, disclose simultaneously operating on two different types of data or interleaving calculations of different types. In fact, Kurihara teaches almost nothing about what its graphics processors can do or how they are structured. Kurihara merely notes that its multiple graphics processors can simultaneously

process multiple sets of coordinate data at one time or multiple sets of attribute data at one time.

316. Kurihara is a patent about deciding how and when to refill FIFO memories. The only aspect of Kurihara that relates to pixel and vertex data is that the refill threshold for the FIFO depends on the data type. In fact, although Kurihara discloses that a FIFO can hold either coordinate data or attribute data, it does not disclose that this FIFO can hold both types of data at the same time. Separate detection mechanisms are provided for each data type, but Kurihara implies that all of the data in the FIFO must be of one type for the corresponding detector to operate.

317. The FIFO memories in Kurihara are not general-purpose register files as claimed in '871 at least for the reason that they do not include addressable registers. Neither the graphics processor, nor any other instruction or sequencer in Kurihara, can select which data in the FIFO to process next. Kurihara does not teach or suggest the register file or sequencer of claim 15 nor the simultaneous operation of claim 20.

318. Because Rich's system and Kurihara's system operate in different ways, combining their teachings would be problematic for several reasons. Rich

- 258 -

specifically relies on addressable memories for its operands, and not FIFOs. *See e.g.* Rich, 33:2-34:11.

319. Additionally, in my opinion, Kurihara does not teach or suggest the "processor unit" of claim 20. Kurihara is directed to a graphics-processing system that includes a plurality of graphics processors 6, as shown in Kurihara's Figure 1(A) (reproduced below). Each graphics processor is coupled to a corresponding FIFO 5. The FIFO memories store graphics data to be processed in parallel by the graphics processors 6. Kurihara, 4:38-40. The graphics data in the FIFO memories can be either vertex (coordinate) data or pixel (attribute) data. *Id.* at 4:56-65. These FIFO memories then simultaneously transfer the data to the graphics processors 6. *Id.* at 4:61-62. The graphics processors 6 then process the graphics data in parallel. *Id.* at 5:37. In other words, in Kurihara's system, each graphics processor 6 performs one type of graphics-processing operation on the data type that it receives from the corresponding FIFO memory 5.



320. Kurihara's individual graphics processors function differently than the claimed "processor unit" of claim 20. In claim 20, the single claimed "processor unit" executes a first type of graphics-processing operation (i.e., "vertex calculations") while a second type of graphics-processing operation (i.e., "pixel calculations") is still in progress. In other words, the claimed "processor unit" can stall one type of graphics-processing operation—while that operation is still in progress—in order to perform another type of graphics-processing operation. Kurihara does not disclose threads or any other mechanism for interleaving calculations of different types. Moreover, the FIFO descriptions indicate that only one type of data can be in the FIFO structures at a time.

321. Kurihara does not teach or suggest executing a first type a graphicsprocessing operation while a second type of graphics-processing operation is still

- 260 -

in progress. Instead, each of Kurihara's graphics processors 6 simply performs a graphics-processing operation on the data it receives from the corresponding FIFO memory. If one of Kurihara's graphics processors receives vertex data, it will operate on that vertex data; if it receives pixel data, it will operate on the pixel data. All of the processors receive the same type of data at the same time. Nowhere does Kurihara disclose that one of these graphics processors can stall a first type of operation (e.g., an attribute-based operation) in order to perform a second type of operation (e.g., a coordinate-based operation). In other words, unlike the claimed "processor unit," none of Kurihara's graphics processors 6 can perform one type of graphics operation while a second type of graphics operation is still in progress.

## C. Objective indicia of non-obviousness

322. I have been asked to consider a number of factual questions relating to the inventions claimed in the '871 patent. I understand that these are called objective indicia of non-obviousness. I view them more as windows into the state of the art when ATI's engineers performed the work underlying the '871 patent and released their innovations to the public.

323. Two indicia that I consider are initial skepticism and later industry acceptance. These two indicia straddle the commercial release of ATI's Xenos chip, which appeared in the Microsoft<sup>®</sup> Xbox 360<sup>®</sup>.

- 261 -

324. In particular, ATI's Xenos chip became the first commercially available GPU with a unified shader. This is reported by one of my former students, Greg Humphreys, in an article he co-authered for *Computer. See* Ex. 2078, p. 4 ("Unified shaders were first realized in the ATI Xenos chip for the Xbox 360 game console . . . ."). *Computer* is an IEEE publication that is peer reviewed and is considered the flagship publication of the IEEE computer society. *See* http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=2. In my experience, *Computer* is a reliable publication. In addition, a textbook, co-authored by a member of the LG Electronics Institute of Technology, states that "[t]he first unified shader was implemented in Xenos by ATI for X-Box 360." Ex. 2082, p. 114.

325. Based on ATI's design, Microsoft had the Xenos chip fabricated for inclusion in the Xbox 360. This is reported in Dean Takahashi's book regarding the Xbox 360. *See* Ex. 2119, Dean Takahashi, The Xbox 360 Uncloaked 187 (Spider Works LLC 2006) ("Microsoft would check progress on [ATI's] work and then set up the fabrication schedule at its chip contract manufacturer, Taiwan Semiconductor Manufacturing Co."). Dean Takahashi is a respected journalist with expertise in the 3D graphics hardware industry. In my experience, Dean Takahashi's book is a reliable publication. In fact, I know that he interviewed Microsoft staff extensively to develop the facts reported in his book. 326. In 2004, before ATI's commercial release of the Xenos chip, Nvidia's chief architect, David Kirk, questioned whether a unified-shader architecture would even work. He said:

It's not clear to me that an architecture for a good, efficient, and fast vertex shader is the same as the architecture for a good and fast pixel shader. A pixel shader would need far, far more texture math performance and read bandwidth than an optimized vertex shader. So, if you used that pixel shader to do vertex shading, most of the hardware would be idle, most of the time.

Ex. 2080, Anton Shilov, "ATI and NVIDIA Proclaim Different Graphics Processors Architecture Goals," at p. 1 (Dec. 23, 2004).

327. Mr. Kirk also said that it would be a "challenge" and that it would be "difficult" to design a GPU with a unified shader:

It's far harder to design a unified processor – it has to do, by design, twice as much. Another word for 'unified' is 'shared,' and another word for 'shared' is 'competing.' It's a challenge to create a chip that does load balancing and performance prediction. It's extremely important, especially in a console architecture, for the performance to be predictable. With all that balancing, it's difficult to make the performance predictable.

Ex. 2081, Anton Shilov, "NVIDIA Says It Would Make a Chip with Unified Pipes "When it Makes Sense" (July 11, 2005).

328. Since the Xenos chip was released in the Xbox 360, the graphicsprocessing industry has moved toward a unified-shader architecture. For example, Microsoft's DirectX (DX10) has adopted the unified shader model. See Ex. 2087, p. 14. ("Shader Model 4.0 (SM4.0) is the new instruction set architecture (ISA) for DX10 that looks at the graphics in a unified way.") One advantage of SM4.0 for DirectX is "Flexible Load Balancing." (Id.) "The unified shader is made up of shader blocks that can handle all vertex, pixel, and geometry instructions, so the GPU is fully utilized without concern for shader loading imbalances." Id. For flexible load balancing, "[t]here is also additional logic to load balance the shader units to keep all functional units fully utilized. If more pixel processing is needed, then more of the unified shader blocks can be allocated to pixel processing to increase throughput." Id. Dr. Bagherzadeh also agrees that both DX10 and OpenGL "require a unified shader." Ex. 2074, 103:16-20. Many companies' graphics products use the unified shader architecture, including the S3 Graphics Chrome 400 (see Ex. 2087, p. 14), NVIDIA GeForce 8800 GPU and GeForce GTX 200 GPU (see Ex. 2090, pp. 9, 21), Intel Processor Graphics (see Ex. 2091, p. 12), and Qualcomm Adreno GPUs (see Ex. 2092, p. 5).

329. The mobile environment has also been moving towards adapting the unified-shader architecture. "In the mobile environment, a fully programmable 3D graphics pipeline is required. Owing to the need for low power consumption and small area, the conventional architecture with separate vertex shader and pixel shader is hard to implement. Since a unified shader can compute vertex shading and pixel shading in a single hardware, it is a good solution for programmable 3D graphics." Ex. 2082, p. 114. For example, a "mobile unified shader is designed to perform both programmable vertex operation and programmable pixel operation, which are fully compatible with the mobile 3-D graphics API – OPENGL|ES2.0." Ex. 2089, p. 2049. Companies implementing the unified shader architecture in their products are thus able to remain competitive.

## **XIV. CONCLUSION**

330. In signing this declaration, I recognize that the declaration will be filed as evidence in a contested case before the Patent Trial and Appeal Board of the United States Patent and Trademark Office. I also recognize that I may be subject to cross-examination in the case and that cross-examination will take place within the United States. If cross-examination is required of me, I will appear for cross-examination within the United States during the time allotted for crossexamination.

- 265 -

## Case IPR2015-00326 of U.S. Patent No. 6,897,871

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true. The statements in this declaration were made with the knowledge that willful false statements and the like are made punishable by fine or imprisonment under Section 1001 of Title 18 of the United States Code and that willful false statements may jeopardize the validity of the '871 patent.

Executed this 14th day of October in Los Gatos, CA

Respectfully submitted,

 $\leq l_{i}$ 

Andrew Wolfe