

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

UNITED STATES DISTRICT COURT
NORTHERN DISTRICT OF CALIFORNIA
SAN FRANCISCO DIVISION

ADVANCED MICRO DEVICES,
INC., AND ATI TECHNOLOGIES
ULC,

Plaintiffs-Counter
Defendants

v.

LG ELECTRONICS, INC., LG
ELECTRONICS U.S.A., INC.,
AND LG ELECTRONICS
MOBILECOMM U.S.A., INC.,

Defendants-Counter
Claimants.

CASE NO. 3:14-CV-1012-SI

VIDEOTAPED DEPOSITION of ANDREW E. GRUBER
July 27, 2017
Boston, Massachusetts

Reporter: Michael D. O'Connor, RMR, CRR, CRC

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

UNITED STATES INTERNATIONAL TRADE COMMISSION
WASHINGTON, D. C. 20436

In the Matter of:)
CERTAIN GRAPHICS SYSTEMS,)
COMPONENTS THEREOF, AND CONSUMER)
PRODUCTS CONTAINING THE SAME)
_____)

Investigation No.
337-TA-1044

Thursday, July 27, 2017
8:44 a. m.

VIDEOTAPED DEPOSITION of ANDREW E.
GRUBER, held at Fish & Richardson, P.C., One
Marina Park Drive, Boston, Massachusetts,
pursuant to notice, before Michael D.
O'Connor, Registered Merit Reporter,
Certified Realtime Reporter, Certified
Realtime Captioner, and Notary Public in and
for the Commonwealth of Massachusetts.

1 APPEARANCES:

2

3 ATTORNEYS FOR DEFENDANTS – COUNTER

4 CLAIMANTS:

5 FISH & RICHARDSON, P. C.

6 901 15th Street, N.W.

7 Washington, D.C. 20005

8 (202) 626-6355

9 BY: R. ANDREW SCHWENTKER, ESQ.

10 schwentker@fr.com

11 BY: MIN SUK HUH, ESQ.

12 huh@fr.com

13

14 ATTORNEYS FOR PLAINTIFFS – COUNTER

15 DEFENDANTS:

16 ROBINS KAPLAN LLP

17 800 Lasalle Avenue, Suite 2800

18 Minneapolis, Minnesota 55402

19 (612) 349-0172

20 BY: BRYAN J. MECHELL, ESQ.

21 bmechell@robinskaplan.com

22

23

24

25

1 APPEARANCES (Continued):

2

3 ATTORNEYS FOR ADVANCED MICRO DEVICES,

4 INC.:

5 MINTZ, LEVIN, COHN, FERRIS, GLOVSKY &

6 POPEO, P.C.

7 One Financial Center

8 Boston, Massachusetts 02111

9 (617) 348-1884

10 BY: MICHAEL McNAMARA, ESQ.

11 mmcnamara@mintz.com

12

13 ATTORNEY FOR THE DEPONENT:

14 NORTON ROSE FULBRIGHT US, LLP

15 1301 McKinney, Suite 5100

16 Houston, Texas 77010

17 (949) 852-7705

18 BY: DANIEL LEVENTHAL, ESQ.

19 daniel.leventhal@nortonrosefulbright.com

20

21 Also Present: Alex Daunais, Videographer

22

23

24

25

1	I N D E X	
2	Deposition of:	Page
3	ANDREW E. GRUBER	
4	By Mr. Schwentker	9, 227
5	By Mr. Mechell	196
6	By Mr. McNamara	198

7 *****

8	E X H I B I T S	
9	No.	Page
10	Exhibit 1 Subpoena to Testify at a	
11	Deposition in a Civil	
12	Action	12
13	Exhibit 2 Subpoena to Produce	
14	Documents, Information, or	
15	Objects or to Permit	
16	Inspection of Premises in	
17	a Civil Action	12
18	Exhibit 3 Application For Issuance of	
19	Subpoena Duces Tecum and	
20	Ad Testificandum to Andrew E.	
21	Gruber	12
22	Exhibit 4 Document entitled "R400	
23	Architecture Proposal"	107
24	Exhibit 5 Document entitled "Shader	
25	Processor"	98

	E X H I B I T S (Continued)	
	No.	Page
1		
2		
3	Exhibit 6	Document entitled "R400 Top
4		Left Specification" 115
5	Exhibit 7	Document entitled "ATI
6		Technologies Inc. R400
7		Program" 123
8	Exhibit 8	U.S. Patent No. 6,897,871 134
9	Exhibit 9	U.S. Patent No. 8,760,454 135
10	Exhibit 10	U.S. Patent No. 9,582,846 135
11	Exhibit 11	Document entitled "R400
12		Sequencer Specification
13		SQ" 148
14	Exhibit 12	Document entitled, "ATI and
15		NVIDIA Proclaim Different
16		Graphics Processors
17		Architecture Goals" 207
18	Exhibit 13	Document has a title that
19		says, "NVIDIA Chief
20		Architect: Unified Pixel
21		and Vertex Pipelines - The
22		Way to Go" 208
23		
24		
25		

	E X H I B I T S (Continued)	
	No.	Page
1		
2		
3	Exhibit 14	Document entitled, "Microsoft
4		and ATI Technologies Announce
5		Technology Development
6		Agreement" 210
7	Exhibit 15	Document entitled, "R400
8		Sequencer Specification
9		SEQ" 211
10	Exhibit 16	Document entitled
11		"Executive Review - R400,
12		October 15, 2002" 214
13	Exhibit 17	Document entitled "ATI
14		Technologies Inc. PD Team
15		Meeting January 9, 2003" 216
16	Exhibit 18	Screen capture 218
17	Exhibit 19	Transcript of Andrew E.
18		Gruber, dated 3/17/15 221
19	Exhibit 20	FAQ from NVIDIA website 224

20 *****

21

22

23

24

25

1 P R O C E E D I N G S

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

VIDEOGRAPHER: We are on the record. This is the videographer, Alex Daunais, speaking. Today's date is July 27, 2017, and the time is 8:44 a.m.

We are here in Boston, Massachusetts to take the deposition of Andrew E. Gruber in the matter of Certain Graphic Systems Components Thereof and Consumer Products Containing the Same, ITC investigation number 337-TA-1044, and also Advanced Micro Devices, Inc. and ATI Technologies ULC versus LG Electronics, Inc., LGE Electronics USA, Inc. and Electronics MobileComm USA, Inc., case number 3:14-CV-1012-S1.

Will counsel please state themselves.

MR. SCHWENTKER: Andrew Schwentker from Fish & Richardson on behalf of the LG Defendants in the Northern District of California case and on behalf of the LG Respondents in the ITC investigation.

1 Also with me is Andrew Huh from
2 Fish & Richardson.

3 MR. MECHELL: Bryan Mechell from
4 Robins Kaplan on behalf of Advanced
5 Micro Devices, Inc. and ATI Technologies
6 ULC in the Northern District of
7 California matter for Plaintiffs.

8 MR. McNAMARA: Michael McNamara
9 from Mintz Levin on behalf of AMD and
10 ATI.

11 MR. LEVENTHAL: Daniel Leventhal,
12 Norton Rose Fulbright US LLP on behalf
13 of the witness.

14

15 ANDREW E. GRUBER

16

17 having been satisfactorily identified by the
18 production of his driver's license, and duly
19 sworn by the Notary Public, was examined and
20 testified as follows:

21

22 EXAMINATION BY

23 MR. SCHWENTKER:

24 Q. Good morning, Mr. Gruber. Can you
25 please state your full name for the record.

1 A. Andrew Evan Gruber.

2 Q.

3 A.

4

5 Q. Have you been deposed before?

6 A. Yes.

7 Q. How many times?

8 A. At least twice. It could be three
9 times. Probably three.

10 Q. And what was the subject matter of
11 those depositions?

12 A. It was an action between NVIDIA
13 and Qualcomm over multiple patents. So I was
14 deposed multiple times in that case.

15 Q. Multiple times in that same case?

16 A. In that same case, because there
17 were multiple patents involved.

18 Q. What were the patents involved in
19 those depositions?

20 A. I don't recall the numbers. They
21 dealt in, in general, with 3D graphics.

22 Q. I assume you're aware that you're
23 a named inventor on some patents with Steve
24 Morein, Laurent Lefebvre and Andi Skende?

25 A. Yes, I am.

1 Q. Were the depositions about those
2 patents or other patents or both?

3 MR. LEVENTHAL: Form.

4 A. They were about those patents.
5 I'm not sure that they were exclusively about
6 those patents.

7 Q. Okay. So you may have been
8 deposed about other patents?

9 MR. LEVENTHAL: Form.

10 A. Yes.

11 Q. You have been through the
12 deposition process two or three times at this
13 point, but I'll just go over some quick
14 background with you.

15 You understand that you are under
16 oath as if you were in a court of law?

17 A. Yes.

18 Q. Is there any reason that you
19 cannot give accurate and complete testimony
20 today?

21 A. No.

22 Q. So I'll be asking a series of
23 questions today, and unless you're instructed
24 not to answer by your counsel, you'll be
25 expected to answer my questions.

1 Do you understand that?

2 A. Yes.

3 Q. I will assume that you understand
4 my questions unless you ask for me to clarify.
5 Okay?

6 A. Okay.

7 Q. We can take a break any time you
8 want. The only thing that I would ask is that
9 you answer any pending question, and then we
10 can take a break.

11 A. Okay.

12 (Document marked as Exhibit 1
13 for identification)

14 (Document marked as Exhibit 2
15 for identification)

16 (Document marked as Exhibit 3
17 for identification)

18 Q. Mr. Gruber, the court reporter has
19 handed you three exhibits. The first exhibit,
20 Exhibit 1, is a subpoena to testify at a
21 deposition in a civil action.

22 Do you see that?

23 A. Yes.

24 Q. And Exhibit 2 is a subpoena to
25 produce documents, information or objects or to

1 permit inspection of a premises in a civil
2 action?

3 A. Yes.

4 Q. And Exhibits 1 and 2 are from the
5 Northern District of California.

6 Exhibit 3 is a subpoena duces
7 tecum and ad testificandum from the
8 International Trade Commission. Do you see
9 that?

10 A. Yes.

11 Q. Have you seen these documents
12 before?

13 A. I received the subpoena to produce
14 documents and to testify. I don't know if
15 these are the exact same ones, but they look
16 certainly similar.

17 I don't think that I've seen
18 Exhibit 3 before.

19 Q. Do you understand that you are
20 here today in response to a subpoena?

21 A. Yes.

22 Q. And do you understand that you're
23 here to testify in connection with both a
24 District Court litigation between AMD and ATI
25 versus LG Electronics, as well as an

1 International Trade Commission investigation?

2 A. Yes.

3 Q. Could you turn to Exhibit 3.

4 There are two attachments, Attachments A and B.

5 If you could turn to Attachment A first. What

6 I'm referring to is Attachment A.

7 A. Is that near the end?

8 Q. No. It's towards the beginning.

9 A. Attachment A. I see what you're
10 saying, yes.

11 Q. If you could turn to Page 10 of
12 Attachment A.

13 A. Okay.

14 Q. Do you see requests for
15 production?

16 A. Yes.

17 Q. Have you seen these requests for
18 production before?

19 A. I believe that I have. I
20 certainly received a request for production,
21 and this could have been it. I don't have a
22 clear memory of whether this exactly was what
23 the request was.

24 Q. Okay.

25 A. There was a request for production

1 associated with the subpoena that I received.

2 Q. Okay. So if we could turn to
3 Exhibit 2, Page 4, there's a list of requests
4 for production there. Is that the list of
5 requests for production that you were referring
6 to?

7 A. Yes.

8 Q. Did you search for documents in
9 response to these requests for production?

10 A. Yes, I did.

11 Q. And did you find anything?

12 A. I found things related to my
13 employment at AMD and ATI. Anything else that
14 I had would have been transferred as part of
15 Qualcomm's acquisition of ATI's mobile group,
16 and was owned by Qualcomm, and on the advice of
17 my counsel, I did not produce those.

18 Q. But you had -- you did find
19 documents that you did not produce?

20 A. I didn't look through all of my
21 electronic-related information that was on my
22 Qualcomm-owned equipment. So I can't -- I
23 can't say definitively that I found documents
24 there.

25 I didn't look through those

1 electronic documents that were owned by
2 Qualcomm based on the advice of my counsel that
3 they weren't required as part of the
4 production.

5 Q. Okay. You mentioned you found
6 documents related to your employment at AMD and
7 ATI. Did you provide those to your counsel?

8 A. I did.

9 Q. Do you recall what those documents
10 were?

11 A. They were mostly related to
12 employment agreements and stock option grants.

13 Q. Okay. Anything else?

14 A. I don't recall anything else.

15 Q. Then turning back to Exhibit 3,
16 the request for production that we were looking
17 at.

18 A. Yes.

19 Q. So I take it that you did not
20 specifically search for documents responsive to
21 these requests for production?

22 A. I did within my personally owned
23 papers. I did not within information that I
24 didn't have personal ownership of.

25 MR. LEVENTHAL: To interject, the

1 production that was made in ND Cal was
2 reproduced in ITC with both
3 confidentiality designations as
4 responsive to Exhibit 3, and then the
5 LinkedIn profile that were produced
6 yesterday was produced responsive to
7 request for production No. 1 in Exhibit
8 3.

9 MR. SCHWENTKER: Okay.
10 Understood.

11 Q. If you could turn in Exhibit 3 to
12 -- after Attachment A, there's an Attachment
13 B --

14 A. Yes.

15 Q. -- which lists a number of
16 deposition topics. Do you see those?

17 A. Yes.

18 Q. Have you seen those deposition
19 topics before?

20 A. Yes.

21 Q. You understand you're here to
22 testify with respect to these topics?

23 MR. LEVENTHAL: Object to the
24 form.

25 A. Yes.

1 Q. What did you do to prepare for
2 your deposition?

3 A. I produced my personal papers
4 associated with my employment at AMD and ATI.
5 Other than that -- and I had some depo prep as
6 to form with my lawyer, but that was it.

7 MR. LEVENTHAL: I caution you not
8 to reveal the contents of any
9 communication.

10 Q. When did you meet with your
11 attorney?

12 MR. LEVENTHAL: Form.

13 A. I met with him over the phone
14 earlier in the week.

15 Q. For how long?

16 A. I'd say about 45 minutes.

17 Q. Did you review any documents to
18 prepare for your deposition?

19 A. No.

20 Q. When did you find out that you
21 would be deposed?

22 MR. LEVENTHAL: Form.

23 A. Well, I received a subpoena early
24 in the year. I didn't find out the actual date
25 of the deposition until a few weeks ago.

1 Q. Do you have an understanding of
2 what -- strike that.

3 So you understand that there are
4 two separate lawsuits at issue here today?

5 A. Yes.

6 Q. So one is the Northern District of
7 California lawsuit and one is the ITC
8 investigation; do you understand that?

9 A. Yes.

10 Q. Do you have an understanding of
11 what the Northern District of California
12 lawsuit is about?

13 A. No.

14 Q. No?

15 A. No.

16 Q. Do you have an understanding of
17 what the ITC investigation is about?

18 A. No.

19 Q. Did you speak with anyone else in
20 preparation for your deposition besides your
21 attorney?

22 A. No.

23 Q. I'd like to turn to your
24 background. Are you currently employed?

25 A. I am.

1 Q. Where?
2 A. At Qualcomm.
3 Q. What's your position?
4 A. I'm a vice-president of GPU
5 architecture.
6 Q. GPU architecture?
7 A. Yes.
8 Q. How long have you been at
9 Qualcomm?
10 A. Since 2009.
11 Q. And where did you work before
12 that?
13 A. I worked for AMD.
14 Q. How long have you worked for AMD?
15 A. Since the acquisition of ATI.
16 Q. When was that?
17 A. I believe it was 2004, but I can't
18 say with certainty.
19 Q. Before the acquisition, you were
20 with ATI?
21 A. I was.
22 Q. How long had you been with ATI?
23 A. I started with ATI in 1994.
24 Q. Can you take me through your roles
25 at ATI and AMD, starting in 1994?

1 A. Do you have a specific question
2 about that or do you just want like an overall
3 summary?

4 Q. An overall summary.

5 MR. McNAMARA: Objection.

6 A. I was involved in the architecture
7 of the initial 3D graphics at ATI, their
8 initial 3D graphics product, and I continued
9 that role throughout my ATI employment.

10 At one point ATI had multiple
11 design teams, and I was in charge of the GPU
12 architecture for the East Coast design team.

13 Q. And when you say the East Coast
14 design team, where is that based?

15 A. It was based in Marlboro, Mass. at
16 the time. It's now based in Boxboro,
17 Massachusetts. But I was at the Marlboro
18 location.

19 Q. What was your position when you
20 started at ATI in 1994?

21 A. I was a -- my role was to drive
22 the 3D architecture. I might have started on a
23 contracting basis and switched over to a
24 full-time employment. I switched over at some
25 point. I don't recall when that happened.

1 Q. From a contractor to a full-time
2 employee?

3 A. Yes.

4 Q. And then did you have different
5 titles during your time at ATI?

6 A. Yes. Most of the time I was a
7 principal.

8 Q. And do you recall when you became
9 a principal?

10 A. I do not.

11 Q. Do you recall any other titles you
12 had?

13 A. I don't. I mean, it, you know,
14 was some kind of engineering title, senior
15 engineer or something like that, but I don't
16 recall the exact title.

17 Q. Would that have been before or
18 after principal?

19 A. That would be prior to principal.
20 Principal was my last title at ATI and AMD.

21 Q. Okay. So you became a principal
22 at ATI, and then that title carried over to
23 AMD?

24 A. I cannot say for sure that I was a
25 principal at ATI. I don't recall when I became

1 a principal.

2 Q. Okay. And did you have any other
3 titles at AMD?

4 A. No. Well, as I say, if I started
5 at AMD and I was not a principal, I could have
6 been a senior engineer, and then made a
7 principal during my time at AMD.

8 Q. But at the time of the acquisition

9 --

10 A. I was a principal.

11 Q. -- by Qualcomm, you were a
12 principal?

13 A. Yes.

14 Q. Okay. And what did Qualcomm
15 acquire from ATI?

16 A. The mobile graphics --

17 MR. SCHWENTKER: Strike that.

18 Q. What did Qualcomm acquire from
19 AMD?

20 A. The mobile graphics group, as well
21 as some assets associated with that.

22 Q. How large is that group?

23 MR. LEVENTHAL: Form.

24 A. It was not very large as to the
25 group that I was immediately associated with.

1 I would say under ten people, but they also
2 acquired some display group assets that were
3 based in Toronto that were larger, but I'm not
4 sure how large.

5 Q. And you also mentioned some assets
6 associated with the mobile graphics group.

7 What are those assets?

8 A. Some of our like physical laptops,
9 but I believe they also acquired some
10 intellectual property assets as well.

11 Q. Do you know what those are?

12 A. I don't know in any detail. I
13 just know that Qualcomm did acquire some rights
14 to use AMD intellectual property, so that we
15 did not have to worry about impinging on AMD
16 intellectual property in future Qualcomm
17 designs.

18 Q. What's your educational
19 background?

20 A. I have a Bachelor's of Science in
21 electrical engineering and computer science
22 from MIT.

23 Q. When did you receive --

24 A. 1981.

25 Q. Do you have any postgraduate

1 education?

2 A. No.

3 Q. Did you work on specific products
4 while you were at ATI and AMD?

5 A. Yes.

6 Q. What products did you work on?

7 A. As I mentioned, I worked on their
8 first 3D product, which is called the Rage. We
9 had a Rage II, a Rage III, after which I worked
10 on a product called the R400, which -- I'm
11 sorry, after the Rage series was the Radeon
12 series. There was the Radeon 100 and the
13 Radeon 200. The Radeon 300 or something called
14 R300 was one that I did not work on, because
15 that was done out of our California group. The
16 R400 was done out of my group. The successor
17 to that was the R500 and the R600, which I also
18 worked on.

19 Q. Just to make sure I understand.
20 You worked on the Radeon 100 and Radeon 200,
21 you did not work on the R300, but then you
22 worked on the R400, R500 and R600?

23 A. Correct. Some of those products
24 were never produced, but there was still
25 internal projects.

1 Q. Which ones did you not produce?

2 A. The R400 was never produced. The
3 R500 was never produced either. The R400 and
4 R500 -- the R400 was delayed and turned into
5 the R500, and the R500 was delayed and turned
6 into the R600, and the R600 was eventually
7 produced.

8 Q. When was the R600 produced?

9 A. I don't recall.

10 Q. Do you recall an approximate time
11 frame?

12 A. If you pressed me, I would say
13 around 2006, but I could be wrong about that.

14 Q. You said the R400 was delayed.
15 Why was it delayed?

16 A. There were two reasons for it.
17 One was it was simply a difficult product. It
18 was a lot of stuff that had to get right.
19 There were changes throughout the design, and
20 not all of those were ready in time for the
21 market window.

22 Another reason for the delay was
23 that a lot of the technology and the basic
24 design was directed at the Xbox 360 contract
25 that ATI had won from Microsoft. So that split

1 some of the resources that were needed to
2 finish the design.

3 MR. MECHELL: I designate the
4 transcript highly confidential and
5 attorneys eyes only under the protective
6 order of the Northern District of
7 California at this time.

8 Q. What do you mean when you say that
9 because it was directed at the Xbox 360
10 contract that split some of the resources that
11 were needed to finish the design?

12 MR. LEVENTHAL: Form.

13 A. Well, the basics of the design
14 were similar for both the R400 and the Xbox
15 360. There were differences as well.
16 Microsoft wanted a different memory system, for
17 instance, and we had to support all the
18 requirements and customer interface of
19 Microsoft from an engineering point of view.

20 So we split our engineering team.
21 So some people were dedicated to dealing with
22 the Microsoft-specific requirements while
23 others of the engineering team pushed on with
24 the desktop market product.

25 Q. And by "desktop market product,"

1 are you referring to the R400?

2 A. Yes.

3 Q. So the -- strike that.

4 Have you heard of the Xenos?

5 A. Yes. That was another code name
6 for the Microsoft product.

7 Q. Okay. So the Xenos was the
8 product for the Xbox 360?

9 A. Correct.

10 Q. And that was a different product
11 than the R400?

12 MR. MECHELL: Objection to form.

13 A. Correct.

14 MR. MECHELL: For the record, when
15 counsel for District Court objects, I'm
16 not going to object as well. So you can
17 keep the transcript as clear as
18 possible. Is that fine?

19 MR. SCHWENTKER: That's fine.

20 MR. McNAMARA: And we'll also
21 designate the entirety of the transcript
22 as confidential business information in
23 the ITC protective order.

24 MR. SCHWENTKER: Okay.

25 MR. MECHELL: And counsel, under a

1 similar approach, if counsel makes an
2 objection, I'll try to keep the
3 transcript clean as well, and please
4 assume it's adopted as well.

5 MR. SCHWENTKER: Come on. You
6 guys just are being lazy.

7 MR. McNAMARA: We can talk all
8 over you. That's fine, too. Whatever
9 way you want to go about it.

10 MR. SCHWENTKER: That's fine.

11 Q. Did you work on the Xenos?

12 A. I was on the R400 product. I, in
13 that sense, interacted and had a role on the
14 Xenos team as well, but my primary role was
15 pushing forward the desktop effort.

16 Q. Where was the R400 team?

17 A. Most of the R400 team was in the
18 Marlboro office. There were some people
19 working in the Orlando office.

20 Q. Where was the Xenos team?

21 A. The Xenos team was primarily in
22 the Orlando office, but there were some people
23 in the Marlboro office working on it as well.
24 It was not a clean split in between the two
25 offices.

1 Q. When did you start working on the
2 R400?

3 A. I haven't looked at that
4 documentation recently. So I have -- I
5 couldn't say off the top of my head when it
6 was.

7 Q. What documentation are you
8 referring to?

9 A. Design documentation that I recall
10 seeing in the previous ITC case.

11 Q. You're not referring to the
12 documentation that you have in your possession?

13 A. No. I don't have any of that.

14 Q. Earlier you said that one of the
15 reasons -- one of the two reasons the R400 was
16 delayed was because it was difficult. Do you
17 recall saying that?

18 A. Yes.

19 Q. What was difficult about the R400?

20 A. The primary reason why it was late
21 was that the memory interface associated with
22 it was aggressive. It had various kinds of
23 compression associated with it, and it just
24 took us a long time to get that working
25 correctly. That's why we were able to come out

1 with the Xenos product earlier than the R400,
2 because it used a different memory interface
3 that didn't have a lot of the complexity of the
4 R400 interface.

5 Q. What do you mean by "memory
6 interface"?

7 A. The part of the logic that talked
8 to the frame buffer and did the final blending
9 associated with the frame buffer.

10 Q. So you said that that was the
11 primary reason. The primary reason why it was
12 late was that the memory interface associated
13 with it was aggressive?

14 A. Yes.

15 Q. Are there other reasons?

16 A. It was a difficult task on a lot
17 of fronts. So I think that development didn't
18 go as well as our initial schedule was. It was
19 the memory interface that was the long haul.

20 I think a lot of the rest of the
21 logic was working fairly well. That's why it
22 gave us confidence to commit to Microsoft for
23 the Xbox part, which aside from the memory
24 interface, I mean, the rest of the Xbox part
25 was very similar to what we were working on for

1 the R400 and used the same database.

2 Q. What do you mean by "the same
3 database"?

4 A. There was a fork at one point, but
5 they all started based on the same database.
6 In other words, the R400 product was -- the
7 R400 design was used and then forked to do the
8 particular changes required by Microsoft.

9 Q. And what was in that database?

10 A. All of the graphics accelerator
11 functions. So we had a command processor, we
12 had a setup engine, we had a unified shader, we
13 had a rasterizer, we had a texture fetch unit.
14 Those are all elements that are typically part
15 of a GPU.

16 Q. Are you referring to source code
17 or RTL?

18 A. Yes, RTL source code.

19 Q. So that's what you were referring
20 to by database?

21 A. Yes.

22 Q. What about documentation that went
23 along with that?

24 A. Again, we had R400 documentation
25 initially, and then we kind of split that off

1 and made Microsoft Xbox specific documentation.
2 But they, you know, for a long time, they were
3 the same, and then they got split off.

4 Q. When did ATI start working on the
5 Xenos project?

6 A. I don't have any definite
7 recollection of the dates.

8 Q. You mentioned a setup engine.
9 What's a setup engine?

10 A. It's something that takes the
11 vertices of the triangles and generates
12 parameters that allow you to rasterize the
13 individual pixels within the triangles, and
14 essentially figures out slopes of the various
15 parameters in the -- of the vertices so that
16 you can interpolate what the pixel values are
17 within the middle of the triangle.

18 Q. What provides the vertices that
19 are input into the setup engine?

20 MR. McNAMARA: Objection.

21 A. The vertices are typically fetched
22 from memory. In the case of the R400, those
23 vertices were fetched by the shader.

24 Q. And that was a unified shader, I
25 believe you said?

1 MR. McNAMARA: Objection.

2 A. Yes. I'm not sure that I said
3 that, but yes, it was.

4 Q. What is a unified shader?

5 MR. McNAMARA: Objection.

6 MR. MECHELL: Objection.

7 A. A unified shader refers to the
8 same hardware, the same instruction set
9 processor executing both vertex commands and
10 pixel commands.

11 Q. You said the R500 was never
12 produced either. Why was that?

13 A. Well, we made changes as we went
14 from the R400 to R500, to add features and get
15 better performance needed, because it was going
16 to be a year after the R400 was going into a
17 different market window. And we ran into some
18 of the same schedule issues, so it was not
19 ready for production in time for that market
20 window.

21 Q. What was your role on the R400?

22 A. I was the lead architect for the
23 R400.

24 Q. Who did you work with?

25 MR. MECHELL: Form.

1 Q. On the R400?

2 A. I worked with Laurent Lefebvre,
3 Andi Skende, Steve Morein, Michael Doggett,
4 Larry Seiler. Those are the names who come to
5 mind as leading various areas of the design.
6 Jocelyn Houle as well.

7 Q. What did you do as the lead
8 architect?

9 A. I kind of drove the overall
10 direction of the design. Different people kind
11 of headed up the architecture of different
12 areas of the chip. We would have somebody who
13 was in charge of, say, the texture system or
14 somebody who was in charge of the shader
15 system, somebody who was in charge of the
16 memory system, which we called the render back
17 end, somebody who was in charge of the setup
18 engine; those kind of things.

19 Q. Had you been the lead architect on
20 any prior products?

21 A. Yes.

22 Q. Which products?

23 A. All of ATI's 3D products, so
24 that's all the ones that I mentioned, the Rage
25 I, Rage II, and the Rage III, which was

1 productized as the Rage I, Radeon 100, Radeon
2 200, as I mentioned, not the Radeon 300, but on
3 the 400.

4 Q. You were the lead architect on all
5 of those products?

6 A. Yes. The lead 3D architect.
7 There were other parts of the chip, the display
8 system mainly, that I was not involved with.

9 Q. What was Laurent Lefebvre's role
10 on the R400?

11 A. He was the sequencer architect.
12 So that's the block that drives and controls
13 the shader. You can think of it as processing
14 instructions and ordering instructions for the
15 shader and submitting work to the shader.

16 Q. Those are all functions of the
17 sequencer?

18 A. Of the sequencer.

19 Q. Does the sequencer have any other
20 functions?

21 A. I think that that captures the
22 overall, you know, providing work, and then
23 providing instructions to the shader for
24 execution.

25 There are multiple threads and

1 scheduling those threads for the shader as
2 well.

3 Q. What is a thread?

4 A. A thread --

5 MR. McNAMARA: Objection.

6 A. -- the way that I was using it.
7 People use different terms for this. NVIDIA
8 would call them warps. AMD sometimes called
9 them waves. But it's a single group of items,
10 which could be pixels or vertices, that share
11 the same flow of execution. So they all
12 execute the same instruction on the same cycle,
13 even though they're using different data to
14 execute that given instruction.

15 Q. How did the sequencer schedule the
16 threads for the shader?

17 MR. LEVENTHAL: Object to form.

18 A. It had a heuristic to give
19 priority to what got submitted next. Things
20 would be split up into what were called
21 clauses, which is a group of instructions that
22 could not be interrupted.

23 So it would submit clause by
24 clause for each thread or wave of execution,
25 and it would have to arbitrate in between

1 whether it's going to submit a pixel thread or
2 a vertex thread is the next clause to be
3 executed.

4 Q. How would it do at arbitration?

5 MR. McNAMARA: Form. Vague.

6 A. I know it had some heuristic for
7 doing it, but I don't recall the details of the
8 heuristic that it used.

9 Q. By "heuristic," are you referring
10 to an algorithm?

11 A. Yes, an algorithm. I say
12 "heuristic," because there's no right answer.
13 It's more of a strategy that it used.

14 Q. So you said Laurent Lefebvre
15 worked on the sequencer. What was Andi
16 Skende's role on the R400?

17 MR. McNAMARA: Objection.

18 A. Andi Skende was mainly involved in
19 the implementation of the shader. So I would
20 say that he was less involved with architecture
21 than taking the architecture and implementing
22 it and documenting the architecture.

23 He did have some role in the
24 architecture of that system, but I would say it
25 wasn't primary.

1 Q. When you say "implementation of
2 the shader," are you referring to -- well, what
3 are you referring to?

4 A. I'm saying that he wrote a good
5 deal of the RTL code for the shader, and as
6 well as documenting, you know, the details of
7 the instruction set, what each instruction did
8 on a detail basis so that the compiler could
9 implement instructions for it.

10 Q. And what was Steve Morein's role
11 on the R400?

12 A. Steve was the person who first
13 came up with the idea and the impetus for the
14 unified shader. So he was involved early on in
15 the architecture of the unified shader. He and
16 I worked closely on that, but I would say Steve
17 was the initial driver of that.

18 Q. Is that something that was new in
19 the R400?

20 A. Yes.

21 Q. So would you say that -- strike
22 that.

23 Do you know when Mr. Morein came
24 up with the idea for the unified shader?

25 A. I don't have any clear

1 recollection of when that was.

2 Q. Do you recall any conversations
3 with him about the unified shader?

4 A. Well, I recall that I had numerous
5 conversations with him about it, trying to
6 understand how it would work, and both of us
7 working out some of the details of how we would
8 feed data from one shader stage to the next
9 shader stage, while still utilizing a single
10 piece of hardware.

11 So I don't recall any of the
12 details of those conversations, but I recall
13 the fact of having them.

14 Q. Do you recall him coming to you
15 initially with the idea of the unified shader?

16 A. I know that he did, but I don't
17 recall the details of when or how that
18 happened.

19 Q. Okay. So you don't recall any
20 initial conversation where he came to you and
21 said I have this great idea for a unified
22 shader?

23 A. No. But I know that I was --
24 well, I think I was the first one that he came
25 to, and we spent a lot of time where, you know,

1 he convinced me of the basic idea, and we
2 worked out the details. And then both of us
3 would kind of act as proselytizers for the idea
4 to some of the other engineers within the
5 company.

6 I do remember a specific trip to
7 Orlando, for instance, to present this idea to
8 the engineers there and to convince them that
9 it was a good idea.

10 Q. Do you recall when that was?

11 A. I don't.

12 Q. Do you recall any reactions that
13 you received at that presentation?

14 A. I think there was openness, but
15 some skepticism as well as to whether this idea
16 would actually work.

17 Q. Why is that?

18 A. There was some concern over both
19 the performance and whether it would have
20 adequate precision for some of the operations
21 that needed to happen.

22 Q. Do you recall what the concerns
23 about performance were?

24 A. No. All I recall was a general
25 performance concern.

1 Q. Do you recall what the concerns
2 about precision were?

3 A. Surprisingly, I do. The concern
4 was that this shader meant that we were
5 changing the way that we did interpolation.

6 So rather than having the setup
7 engine move the vertices -- sometimes a
8 triangle can be large, larger than the screen,
9 and to draw it, you only want to draw the
10 portion that is on the screen. So you have to
11 clip the triangle to the screen boundaries.

12 The way that we had previously
13 done that was in the setup engine we would
14 actually generate new vertices at the screen
15 boundary. So that would be done in the setup
16 engine.

17 The unified shader idea was that
18 we would take the original vertices and
19 interpolate them within the shader from their
20 original positions. So that sequence of
21 operations meant that there were different
22 precision outputs, different precision results
23 you would see, and the issue was whether that
24 would cause a problem in terms of accuracy of
25 the interpolation.

1 Q. Do you recall who was at that
2 meeting in Orlando when you first presented the
3 idea of the unified shader?

4 A. I know that Mike Mantor was there,
5 Clay Taylor was there, Mike Mang was there,
6 M-a-n-g, Scott Hartog was there as well.

7 Q. Do you recall anything else about
8 their reactions at that meeting?

9 A. The only other thing I recall was
10 that Steve was giving the presentation, but
11 they wanted confirmation that I supported this,
12 and was behind the idea.

13 Q. And what did you say?

14 A. I said that I was. I thought it
15 was a good idea. I said I thought it was the
16 future.

17 MR. LEVENTHAL: We're a little
18 over an hour. We don't need to break
19 now, but at your next point.

20 MR. SCHWENTKER: Okay. Let me
21 just ask a couple more questions, and
22 then we can break, if that's okay.

23 Q. So why did you think it was the
24 future?

25 A. I could see the advantages of it,

1 because it's very difficult to predict vertex
2 load versus pixel load on any given, I'll call
3 it, changes on a dynamic basis, both within an
4 application and between applications, and this
5 was an efficient way of dealing with that
6 dynamic loading problem.

7 Q. Were there any other advantages?

8 A. You could just engineer one shader
9 system. I mean, as the APIs were moving toward
10 very similar capabilities of the two, it was
11 wasteful to devote separate engineering
12 resources to being one guy working on a vertex
13 shader and another guy working on a pixel
14 shader.

15 So while it was going to take
16 significant engineering resources to get the
17 first iteration working, as we, you know,
18 understood how the whole thing worked and the
19 data flow worked, going forward it would mean
20 an engineering savings, engineering resource
21 savings.

22 MR. SCHWENTKER: Why don't we take
23 a break now.

24 VIDEOGRAPHER: The time is 9:49
25 and we're off the record.

1 (Recess taken at 9:49 a.m. and
2 reconvening at 10:05 a.m.)

3 VIDEOGRAPHER: We are back on the
4 record. The time is 10:05.

5 BY MR. SCHWENTKER:

6 Q. Welcome back. Before the break,
7 you mentioned you were involved with
8 proselytizing for the unified shader idea, and
9 you mentioned a meeting in Orlando.

10 A. Yes.

11 Q. Was there any other proselytizing
12 you did for the unified shader idea?

13 A. That's the main effort that comes
14 to mind. I'm sure within the Marlboro group,
15 there were other meetings to explain what the
16 unified shader was and how we're planning on
17 implementing it, but I don't have specific
18 recollection of those.

19 Q. That meeting in Orlando, was that
20 an internal meeting?

21 A. It was an internal meeting, yes.

22 Q. There was no one else besides ATI
23 employees at that meeting?

24 A. Correct.

25 Q. Did you ever talk to people

1 outside of ATI about the unified shader idea?

2 MR. MECHELL: Objection. Vague.

3 A. Well, we certainly did as part of
4 the Microsoft effort to, you know, get them to
5 use ATI as a supplier for the Xbox.

6 Q. Were you involved in those
7 discussions with Microsoft?

8 A. I was probably involved with some
9 of the early ones, you know, the initial
10 technical sales efforts.

11 Q. What do you remember about those
12 discussions with Microsoft?

13 A. I don't have any specific
14 recollections of them.

15 Q. Do you remember if you traveled to
16 Microsoft?

17 A. I believe that I did. But again,
18 I don't have any specific recollection.

19 Q. Do you know when those discussions
20 took place?

21 A. I don't have any specific
22 recollection.

23 Q. You don't know when they started?

24 A. It would have been sometime during
25 the R400 effort. The original idea was to get

1 them to use the R400 unchanged, and it would be
2 just like another customer for the R400. That
3 never happens when you're dealing with a large
4 customer like Microsoft that has, you know,
5 their own ideas about what their product should
6 look like.

7 Q. So ATI originally went to
8 Microsoft with the idea of the R400, pitching
9 that to Microsoft?

10 A. Yes.

11 MR. MECHELL: Objection.
12 Misstates the testimony.

13 Q. Is that an accurate
14 characterization?

15 A. Yes.

16 Q. Then is it fair to say that at
17 some point the discussions with Microsoft
18 turned from the R400 to the Xenos?

19 A. You know, I wasn't involved enough
20 later in the process to really say how this
21 happened.

22 Q. Do you recall any documentation
23 that was shared with Microsoft in this process?

24 A. I know that at some point we
25 shared the detailed shader documentation with

1 them. That included the shader instruction
2 set, because they were able to generate their
3 own compiler for the Xenos shader, but I don't
4 know when that was shared with them.

5 I do remember being surprised that
6 they were able to do that on their own, that
7 the documentation was good enough that they
8 could figure that out.

9 Q. Why were you surprised at that?

10 A. Well, because oftentimes
11 engineering documentation is not thorough
12 enough to make sure that there are no -- well,
13 that it's thorough enough to write a compiler
14 that has to work for all inputs, that there are
15 no holes associated with the documentation that
16 would cause the compiler to produce incorrect
17 code.

18 Q. What do you mean by "compiler"?

19 A. The shader executes instructions,
20 but at the API level, the application gives
21 instructions in a higher level language. And
22 the compiler takes that higher level language,
23 which the application writes at higher level
24 language and it can run on any hardware, not
25 only ATI's hardware, but the compiler takes a

1 higher level language and compiles it into
2 hardware specific instructions that only run on
3 one vendor's hardware.

4 Q. So Microsoft was able to compile
5 their higher level instructions so that they
6 would run on the ATI product?

7 A. Correct.

8 Q. And when you say that, are you
9 referring to the R400 or the Xenos?

10 A. The Xenos.

11 Q. Do you know if they ever were able
12 -- strike that.

13 Do you know if they wrote a
14 compiler for the R400?

15 A. I am unaware of them doing so, and
16 I don't know why they would.

17 Q. Why do you say that?

18 A. Because we would supply such a
19 compiler with our driver when we ship our, you
20 know, the R400 was aimed at the desktop market.
21 So that would be part of the driver that ATI
22 would ship.

23 Microsoft doesn't produce
24 compilers for desktop hardware. That's the
25 desktop vendor's job.

1 Q. Why did Microsoft create a
2 compiler for the Xenos?

3 A. I'm not sure. I know that they
4 did, because I was surprised that they did. I
5 had expected them to use ATI's compiler.

6 Q. Do you have any documents from
7 your involvement with Microsoft on the R400 or
8 the Xenos?

9 A. I don't know that I do. They may
10 be in, you know, my electronic documents that
11 are, you know, online somewhere in what was
12 taken over -- taken with me from AMD to
13 Qualcomm. But I don't have any personal
14 possession of any documents associated with
15 that.

16 Q. What about e-mails?

17 A. Again, the e-mails were a part of
18 the electronic assets that were taken from ATI
19 to Qualcomm.

20 Q. And are those part of the
21 documents that you said earlier you did not
22 search at the --

23 A. Correct.

24 Q. -- instruction of your counsel?

25 A. Correct.

1 Q. Do you recall when you traveled to
2 Microsoft?

3 A. No, I don't.

4 Q. And do you recall how many times
5 you traveled to Microsoft?

6 A. No. I know that I traveled to
7 Microsoft many times, but they certainly
8 weren't all specifically associated with trying
9 to get Microsoft to use ATI products for the
10 Xbox.

11 Q. What else were your trips to
12 Microsoft for?

13 A. Well, the primary reason was that
14 Microsoft was evolving APIs for applications to
15 use for running graphics on the desktop. So we
16 wanted to assure that the API capabilities
17 matched our planned future hardware.

18 Q. Do you recall which products you
19 discussed with Microsoft?

20 A. Well, we certainly wanted to make
21 sure the R400 and DX9 were compatible. DX9 was
22 their particular version of their API. Their
23 APIs DX, and they have DX9, DX10, and they're
24 up to DX12 now.

25 Q. So you at least had discussions

1 with Microsoft about the R400?

2 A. I would say about the capabilities
3 of the R400. It was not from a product point
4 of view, but for certain -- but from the point
5 of view of being able to run DX9 applications
6 on the R400.

7 Q. Did you have any discussions with
8 Microsoft about other products that you worked
9 on?

10 A. Yes. We certainly, you know,
11 spoke to them in similar ways for like the DX10
12 and DX11, and those would apply -- I mean, the
13 R400 was not a DX10 class machine, but some
14 future product was. The R500 and R600 were
15 DX10.

16 Q. When ATI was trying to get
17 Microsoft to use the R400 in the Xbox 360, do
18 you recall who else at ATI was involved in
19 those discussions?

20 MR. MECHELL: Objection to form.

21 A. I know that Bob Feldstein was
22 involved. I remember that.

23 Q. Bob Feldstein?

24 A. Yes.

25 Q. Anyone else?

1 A. I don't recall specifically.

2 Q. Do you recall who you dealt with
3 at Microsoft in those discussions?

4 A. I don't. I have a vague memory of
5 Andrew Goosen being involved from the technical
6 side.

7 Q. Who is he?

8 A. He's a Microsoft -- he's high up
9 on the technical ladder at Microsoft. That's
10 all I can tell you. I don't know what his
11 title is.

12 Q. Earlier you said that you worked
13 on a series of products at ATI. I assume each
14 one of those products was an advancement over
15 the prior products?

16 A. Right.

17 Q. What were the differences between
18 the R300 and the R400?

19 MR. MECHELL: Objection. Vague.

20 A. Well, the unified shader
21 associated with the R400, I think, was a big
22 difference. Along with that unified shader
23 came 32-bit floating point capability in the
24 fragment shader, which the R300 didn't support.

25 Q. What capability did the R300

1 support?

2 MR. MECHELL: Objection.

3 A. The R300 had separate vertex and
4 pixel shaders. The fragment shader was limited
5 to 24 bits.

6 Q. What's the fragment shader?

7 MR. McNAMARA: Objection. Vague.

8 A. So the fragment shader is the part
9 of the GPU that runs instructions to determine
10 the final color of the fragment or pixel that's
11 output to the frame buffer.

12 Q. Is that a separate component of
13 the GPU?

14 MR. McNAMARA: Objection.

15 A. It is. Although -- well, let me
16 just make sure. Fragment shader and pixel
17 shader are typically used interchangeably. So
18 it is part of the unified shader system, at
19 least in R400, that can do both vertex shading
20 and pixel or fragment shading.

21 Q. Earlier when you said that the
22 R300 had separate vertex and pixel shaders,
23 pixel shader also refers to fragment shader?

24 A. Fragment shader. It's just a
25 different term for the same thing. Fragment is

1 a little more correct in that you may, if you
2 have what's called a multi-sampled frame
3 buffer, there may be multiple samples for each
4 pixel.

5 So the group of samples that are
6 written with the output of a single shader
7 invocation are called a fragment.

8 So on the edges of triangles where
9 the edge may cut through a pixel, you may only
10 write out a portion of that pixel, just the
11 samples within that pixel that are hit, and
12 those are called the fragments.

13 You may not color the entire pixel
14 with the output from the shader. So that's why
15 people sometimes use fragment rather than
16 pixel.

17 In the typical case where you're
18 not doing multi-sample rendering, where you
19 just have one sample associated with every
20 pixel, then a pixel and a fragment are
21 identical.

22 Q. Okay. But we can refer to the
23 fragment shader as a pixel shader?

24 A. Yes.

25 Q. So is it accurate to say that the

1 R300 had a vertex shader and a separate pixel
2 shader?

3 A. Yes.

4 Q. Okay. So those were two separate
5 components in the R300?

6 MR. McNAMARA: Objection.

7 A. Those were two separate
8 components.

9 Q. And you said that the R400 was
10 different from the R300 in that it had a
11 unified shader?

12 A. Correct.

13 Q. So does that mean that in the R400
14 the pixels -- strike that.

15 So in the R400 where the -- strike
16 that.

17 In the R400, were the vertex
18 shader and the pixel shader combined into one
19 component?

20 MR. McNAMARA: Objection to form.

21 MR. MECHELL: Objection.

22 A. Yes.

23 Q. And that's the unified shader?

24 A. Yes.

25 MR. McNAMARA: Objection.

1 Mischaracterizes.

2 MR. MECHELL: Objection.

3 Q. Going back to the distinction
4 between fragments and pixels, I want to make
5 sure I understand the distinction between
6 those.

7 Is there a difference between
8 fragment color and pixel color?

9 MR. McNAMARA: Objection to form.
10 Vague.

11 A. In a multi-sample frame buffer,
12 which is used for anti-aliasing, for making the
13 jaggies along the triangle edge smoother, you
14 can have multiple samples for each pixel in
15 that frame buffer. So a pixel may have
16 multiple colors in them.

17 When that happens, we say that
18 there are multiple fragments within that pixel.

19 Q. So fragments can make up a pixel?

20 A. That's right. Or a pixel can be
21 just one fragment. In the inside of a
22 triangle, each pixel is a single fragment. On
23 the edges of a triangle, where the edge bisects
24 a pixel, and you have a multi-sample frame
25 buffer, you can have multiple fragments within

1 that pixel.

2 Then when that frame buffer is
3 finally displayed on the screen, you will blend
4 the two fragment colors and produce the single
5 color for that pixel that shows up on the
6 panel.

7 Q. So what generates the fragment
8 color?

9 A. The fragment color is the output
10 of the pixel shader or the fragment shader,
11 whatever you want to call it. That gets
12 modified by the render back end, if there's any
13 blending operations that happen.

14 If you're not doing blending,
15 which is the common case, then the fragment --
16 then the output of the pixel shader is simply
17 converted to the particular pixel format that
18 you have in the frame buffer, and it's written
19 to the frame buffer.

20 Q. Okay. And what generates the
21 pixel color?

22 MR. McNAMARA: Objection.

23 A. As I said, it's a combination of
24 the output from the pixel shader, which is the
25 result of instructions being executed on input

1 data, which, you know, could be textures, it
2 could be constants, it could be the result of
3 vertex interpolation.

4 They are all combined in whatever
5 way is specified by the shader program, and the
6 shader program produces an output, color, for
7 the pixel, which is then sent to the render
8 back end, which may modify it further, and then
9 it gets written to the frame buffer.

10 Q. Okay. So the ultimate pixel color
11 is output from the render back end?

12 A. Correct. The render back end is
13 sometimes called the ROp unit. AMD calls it
14 the render back end, but AMD calls it the ROp
15 unit.

16 Q. How do you spell that?

17 A. R-O-p.

18 Q. Thank you. So as I understand
19 what you've said, the R300 had a separate
20 vertex shader and pixel shader or also called
21 the fragment shader, and the R400 had a unified
22 shader that combined both the vertex shader and
23 the pixel shader; is that accurate?

24 MR. McNAMARA: Objection.

25 A. Yes.

1 Q. Were there challenges in going
2 from the two-shader model in the R300 to the
3 unified shader in the R400?

4 MR. LEVENTHAL: Form.

5 A. Yes.

6 Q. What were the challenges?

7 A. Well, there were a lot of them.
8 You had to figure out how the data would flow
9 from one shader to the other, the buffering
10 associated with that data.

11 The reason why that's a challenge
12 is that, you know, you don't want to get into
13 the situation where maybe you have all the --
14 the shader is running all vertices and it's
15 using all of its resources to run vertex shader
16 operations, and the only way that it can finish
17 running those vertex shader operations is to
18 export those vertices when it's done to some
19 buffer.

20 If that buffer is all full up,
21 because the only way that that buffer drains is
22 by processing -- changing those vertices into
23 pixels and processing the pixels, because you
24 have a unified shader, you can't process pixels
25 if the shader is full up processing vertices.

1 So you can run into a deadlock
2 situation where we can't run any more vertices
3 because the output buffer is full, but we can't
4 run any pixels because the shader is full of
5 vertices. So that's certainly one challenge.

6 Simply, you know, how to assemble
7 work for the two and arbitrate in between the
8 two tasks in an efficient manner, when you have
9 to arbitrate in a functional manner, but then
10 you also want to arbitrate in an efficient
11 manner so that you don't wind up getting
12 bubbles in your pipe.

13 I mean, maybe you didn't -- as an
14 example, maybe you ran all of your pixel
15 operations, you didn't run any vertex
16 operations, you used all of your resources for
17 running pixels, you're finally done with
18 running pixels, and now it's time to run
19 vertices, but the pixel pipe is now totally
20 drained. All the logic in between the vertex
21 pipe and the pixel pipe, some of that setup
22 logic that we spoke about earlier, winds up
23 emptying due to, you know, not enough
24 interleaving in between vertex processing and
25 pixel processing.

1 So it would still functionally
2 work, but you'd wind up with bubbles in your
3 pipe, which means it would run slower because
4 some of the intervening logic is not utilized
5 as effectively as it otherwise could be.

6 Q. So the first challenge you
7 mentioned related to buffering data, and the
8 second challenge related to assembling work and
9 arbitrating between the two tasks?

10 A. Right. I would also say that
11 fetching data for the two in a manner that they
12 don't wind up thrashing resources is a
13 challenge as well.

14 You have to get vertices into the
15 vertex engine. You have to get -- typically
16 you'll have to get textures, which are also
17 read from memory, into the pixel engine.

18 In the R400 we shared the same
19 path for those, and you wanted to assure that
20 one didn't hold up the other unnecessarily or
21 that one didn't wind up -- that they didn't
22 wind up fighting in whatever cache storage was
23 in that data path.

24 Q. So that challenge relates to
25 fetching data?

1 A. Yes.

2 Q. Were there any other challenges?

3 A. Those are the main ones that come
4 to mind. I'm sure there were other challenges
5 as well.

6 Allocating resources in between
7 the two, what we call GPRs, which are the
8 temporary variables used by the shader
9 programs, they were a shared pool, but you
10 wanted to make sure that that pool was used
11 efficiently.

12 That became especially
13 challenging, given that you could solve a lot
14 of problems within a pixel shader or within a
15 vertex shader by simply running those waves or
16 those threads, whatever you want to call them,
17 in the order that they were received, so that
18 you knew that, you know, if a thread started --
19 if a thread one started before thread two, that
20 thread one would finish before thread two, and
21 therefore, give up its resources in a
22 sequential order.

23 But that doesn't work well when
24 those threads could be mixed in between
25 vertices and pixels, because the shader

1 programs have nothing to do with one another.
2 So making a short vertex shader wait for a long
3 pixel shader or vice versa isn't a good idea
4 from a performance point of view.

5 So you had to deal with the fact
6 that these threads or waves would finish out of
7 order.

8 Q. So that challenge related to
9 allocating resources between the vertex and
10 pixel shaders?

11 A. Yes.

12 Q. Any other challenges?

13 A. I'm sure that there were other
14 challenges. Those are the ones that come
15 immediately to mind.

16 Q. Going back -- I'd like to step
17 back through those challenges that you
18 identified. The first one related to buffering
19 data.

20 How did you solve that challenge?

21 MR. McNAMARA: Objection.

22 A. Generally we allocated -- we made
23 sure that we had room for output before we
24 would allow a shader wave to start up and grab
25 shader resources. So that you would eliminate

1 the deadlock possibility associated with that,
2 with the linkage in between pixels and
3 vertices. So I believe that's how we solved
4 the functional problem.

5 The performance problem was solved
6 via various heuristics about how we would
7 arbitrate to decide whether we would run
8 vertices or pixels next, and I don't recall the
9 details of those heuristics.

10 But those heuristics were subject
11 to these hard and fast rules that would prevent
12 deadlock and keep functionality, even if while
13 the heuristics were there, to assure
14 performance.

15 Q. When you said that you made sure
16 you had room for the output, is there -- I
17 guess room in what?

18 A. So we had what we called a
19 parameter cache, which was where the vertex
20 shader would drain into. You had both a
21 parameter cache and a position cache, but in
22 some -- but they're similar.

23 It's just one holds a specific
24 type of parameter called position that is
25 needed by the setup engine, and the other one

1 holds parameters that are not needed by the
2 setup engine, but are used later by the pixel
3 shader.

4 But the vertex shader writes out
5 both positions and parameters and the strategy
6 for managing those two separate caches was
7 similar.

8 Q. The second challenge that you
9 mentioned related to assembling work and
10 arbitrating between vertex and pixel shaders.
11 How did you solve that challenge?

12 A. So again, there were some assembly
13 buffers that we would, you know, group up the
14 whole wave of pixel work or a whole wave of
15 vertex work prior for that wave being eligible
16 for arbitration, for entry into the shader.

17 And then the sequencer would
18 decide which of those possible waves, we had a
19 wave at the front of the queue from a vertices
20 sees, a wave at the front of the queue for
21 pixels, and it would look at available
22 resources. It would look at how full we are
23 with pixels versus vertices.

24 Again, these are the heuristics I
25 mentioned. I don't recall the details of how

1 it actually made the decision, but it would
2 look at these -- at this knowledge that it had
3 about how the shader was operating to determine
4 which of these eligible waves should grab
5 available resources.

6 In some cases, for instance, there
7 may not be enough resources to run a vertex
8 shader, but there would be resources to run a
9 pixel shader. So it would probably launch the
10 pixel shader in that case, because the vertex
11 shader maybe couldn't get access to enough GPRs
12 so it could execute.

13 Q. What made that arbitration
14 decision?

15 A. That would be the sequencer.

16 Q. So the sequencer would arbitrate
17 between vertex and pixel shading?

18 MR. McNAMARA: Objection.

19 A. Yes. Again, there's the
20 arbitration associated with launch as well as
21 the arbitration associated with on any given
22 cycle, because the shader has multiple waves
23 loaded in it, some of which could be vertex,
24 some of which could be pixel.

25 Once they have loaded, those waves

1 may execute in some arbitrary order, and the
2 sequencer would have to choose that as well.

3 So I'm just trying to distinguish
4 between execution arbitration and launch
5 arbitration. Launch arbitration involves
6 loading the wave into the shader and grabbing
7 the resources that that wave will need for its
8 execution.

9 Q. And what performed launch
10 arbitration?

11 A. I want to say that the sequencer
12 performed both of those tasks, but I'm not 100
13 percent sure the launch arbitration was in the
14 actual sequencer block. There could have been
15 a separate launch arbitrator block.

16 Q. Okay. How would you find out if
17 that was the case?

18 A. You would have to go through the
19 RTL code. Maybe going through the sequencer
20 documentation would tell you that.

21 Q. But the execution arbitration was
22 definitely performed by the sequencer?

23 A. Yes.

24 Q. The third challenge you mentioned
25 was fetching data. How did you solve that

1 challenge?

2 MR. McNAMARA: Objection.

3 A. I think we looked at a number of
4 ways of trying to separate vertex fetches,
5 fetches from the vertex shader from fetches
6 from the pixel shader.

7 I think ultimately in R400 we
8 decided that we could live with the interaction
9 of the two, and we didn't do much to actually
10 solve the problem. We were not sure how
11 serious the problem actually was, and the
12 number of options that we looked at seemed to
13 have their own problems.

14 In R500, I believe that we went to
15 a separate path for the vertex fetching. I'm
16 not sure what Xenos had, whether it had the
17 R400 approach or the R500 approach.

18 Q. So in the R400, the same component
19 fetched data for both vertex and pixel shading?

20 MR. McNAMARA: Objection.

21 A. Yes. To the best of my
22 recollection, yes, that is true.

23 Q. And what components performed that
24 data fetching?

25 A. That would be the texture unit or

1 the TP, the texture processor.

2 Q. Is that texture unit or texture
3 processor separate from the unified shader?

4 MR. McNAMARA: Objection.

5 A. I would call it part of the shader
6 system, but it was not -- it was a separate
7 block from the unified shader.

8 Q. Okay. Then the last challenge,
9 the fourth challenge you mentioned, related to
10 allocating resources. How did you solve that
11 challenge?

12 A. We had a number of schemes. One
13 was kind of just a fixed pool for vertices
14 versus pixels for the GPRs. The GPRs were the
15 biggest challenge in terms of shader resources,
16 because they vary as you go from application to
17 application, and even within an application.

18 They're just how many GPRs you
19 need is simply based on what the compiler has
20 chosen to ask for for a given shader program.

21 So our base solution for that was
22 to just use two separate pools, each of which
23 was organized as a ring buffer organization.

24 So the GPRs themselves were not shared.

25 On top of that, we had a mechanism

1 that would allow the resources to migrate from
2 one pool to the other based on what the
3 hardware perceived to be the loading. So it
4 would try to move GPR resources from the pixel
5 shader pool to the vertex shader pool when it
6 thought that it was safe and it could manage to
7 do so.

8 The GPRs were in the same physical
9 memory. So the separation of the pools was
10 just some very simple control logic that could
11 be managed by the sequencer.

12 Ideally, if you had a very
13 vertex-limited load, you would want to give as
14 many of those GPRs as you could to vertex
15 shading. Similarly, if you had a very
16 pixel-dominant load, you would want to have as
17 many GPRs available as you could for pixel
18 shading.

19 Q. You said vertex-limited load. Did
20 you mean vertex-dominant load?

21 A. Dominant load. If your bottleneck
22 was vertices.

23 Q. I believe earlier you referred to
24 a deadlock problem?

25 A. Yes.

1 Q. Can you describe that?

2 A. Yes. So as I mentioned, you need
3 space to output from the vertex shader. If you
4 can't output, then the vertex shader waves
5 cannot release their resources and allow
6 somebody else into the shader.

7 Ideally, you wouldn't want to
8 preallocate space prior to launching the waves,
9 because the problem is that that space is just
10 wasted during the execution. You don't need
11 that space until the very end of the execution.

12 The problem is if you wait until
13 the end, and that space is not available, one
14 reason why it may not be available is because
15 you can't process pixels, because processing
16 pixels is the way that that buffer drains.

17 So it fills by vertices -- by
18 vertex shaders writing into it. It drains by
19 those vertices being processed into pixels and
20 those pixels making it through the pixel
21 shader.

22 It may not drain if the vertex
23 shader is trying to write into it. It can't
24 write into it, because it's full, and it's
25 never going to empty, because pixel shading is

1 not going to be able to execute, because it
2 can't get into the shader, into the unified
3 shader, because the unified shader is filled
4 with vertices.

5 So ideally you would want to come
6 up with a solution that doesn't have deadlock,
7 but also doesn't have the preallocation. We
8 didn't have a solution for that. We just
9 preallocated, and that meant we needed a bigger
10 buffer than we would otherwise need.

11 Q. Okay. One other thing you
12 mentioned earlier was interleaving between
13 pixel and vertex operations.

14 A. Yes. So you have to decide -- you
15 have a lot of waves active, that is loaded,
16 launched, in the shader. I think R400 could
17 have up to 16 of them. Some of those are pixel
18 waves, some of those are vertex waves.

19 You only have one shader that can
20 execute. So on any given cycle, only one of
21 those waves can be executing an instruction.

22 So you have to choose which of the
23 launched waves you're going to run, and part of
24 that choice is choosing whether you're going to
25 run a vertex wave or a pixel wave.

1 Another part of that choice, even
2 after you've made the choice between vertex and
3 pixel waves, you may have multiple pixel waves
4 loaded or multiple vertex waves loaded. You
5 have to make a choice which of those waves is
6 going to run.

7 MR. SCHWENTKER: I think the tape
8 is almost out. Why don't we take a
9 break now.

10 VIDEOGRAPHER: The time is 10:59.
11 We are off the record.

12 (Recess taken at 10:59 a.m. and
13 reconvening at 11:15 a.m.)

14 VIDEOGRAPHER: We are back on the
15 record. The time is 11:15.

16 BY MR. SCHWENTKER:

17 Q. Before the break, we were talking
18 about interleaving of vertex and pixel shading
19 waves, I believe is the term you used?

20 A. Yes.

21 Q. I just want to make sure I
22 understand what that looks like. I think you
23 said that there's vertex waves and pixel waves,
24 and then they have to be operated on by the
25 same shader?

1 A. Right. Because it's a unified
2 shader.

3 Q. Okay. So how does that work?

4 MR. MECHELL: Objection to form.

5 A. So one of the waves, based on some
6 kind of priority heuristic, is going to be
7 chosen and submitted to the shader. And as I
8 mentioned, they get submitted a clause at a
9 time, which is a unit of uninterruptible
10 instructions. It's not the whole shader, it's
11 just a small segment of instructions.

12 So that wave will be submitted,
13 and it will run, and when it's done running its
14 clause, another wave will be taken out of the
15 shader and be put back in kind of a waiting
16 mode by the sequencer, and the sequencer will
17 submit another wave to be executed.

18 Again, it will execute a single
19 clause, and that next wave may be a vertex
20 wave, it may be a pixel wave, it may be the
21 same wave over again.

22 Q. Okay.

23 A. I should add that I think, as I
24 recall in the R400, actually the sequencer
25 picked two waves to be executing on the shader

1 at the same time. When I say at the same time,
2 they were not actually executed at the same
3 time, but they were executing in a finally
4 interleaved fashion.

5 So on the odd cycles you would run
6 one wave, and on the even cycles you would run
7 another wave. That has to do with just the
8 details of how we handled some of the timing
9 aspects of the unified shader.

10 Q. So in that last example that you
11 -- your description of the R400, the sequencer
12 would pick two waves to be executing at the
13 same time, but only a clause from one of those
14 waves would actually be executed by the unified
15 shader at any particular time?

16 MR. MECHELL: Object to form.

17 A. I'm saying there would be two
18 different waves active on the unified shader at
19 any given time. When one of them ended, and
20 they wouldn't necessarily end at the same time,
21 they wouldn't necessarily start at the same
22 time, but when one of them ended, the sequencer
23 would pick another wave to submit and take its
24 place in executing on the actual shader
25 hardware.

1 So that fine grain interleave was
2 just to note that there were actually two waves
3 executing on the ALU hardware at any given
4 period of time in that odd/even interleave
5 fashion.

6 So if you think about a wave that
7 is submitted to the shader, it will execute on
8 cycle zero, on cycle two, on cycle four, on
9 cycle six, maybe if it only had four
10 instructions, and maybe right after cycle two,
11 the other wave that was executing on the odd
12 finished up.

13 So the HLSQ would find another
14 wave to execute on the odd cycles, which then
15 when the first wave executed cycle four, the
16 new wave would execute cycle five, the old wave
17 execute cycle six and finishes, but the new
18 wave is going to execute cycle seven, and may
19 continue on cycle nine and cycle eleven.

20 Q. Okay. You referred to the HLSQ.
21 What did you mean by that?

22 A. I'm sorry, I shouldn't have said
23 that, because that's not the acronym used by
24 AMD. It's the sequencer. SEQ is what AMD
25 called it.

1 I should also point out what I was
2 describing is just the waves running on the ALU
3 unit. There were other execution units
4 associated with the shader.

5 For instance, there was the
6 texture unit that we noted, and you could have
7 a wave executing on the texture unit and a
8 different wave executing on the ALU unit.

9 So these are kind of parallel
10 execution units, and the sequencer's job is to
11 find waves for all of these execution units.

12 Q. So what is the difference between
13 the texture unit and the ALU unit?

14 MR. MECHELL: Objection to form.

15 A. The texture unit is associated
16 with fetching data from memory, and it will
17 execute things like fetch textures. It also
18 fetched vertex information from memory. So it
19 would execute and kind of load and store
20 instructions.

21 The ALU is more associated with
22 once the data has been loaded into the shader,
23 executing math operations on it, so adds and
24 multiplies, that kind of thing.

25 Q. I believe you said earlier today

1 that "thread" is another word for "wave"; is
2 that correct?

3 A. In many cases it is used as
4 another word for "wave." I really should try
5 to stay away from using "thread," because while
6 that is the nomenclature that Intel uses for
7 their CPUs, in graphics some people use
8 "thread" to mean one of the individual units
9 within a wave that get executed as well. So
10 it's somewhat ambiguous.

11 So I think it's cleaner to use
12 "wave" rather than "thread." NVIDIA uses
13 "warp" to mean "wave" and they use "thread" to
14 mean an individual item within a wave. That's
15 executing in parallel with all the other items
16 in the wave.

17 Q. Was "wave" the term that you used
18 for the R400 at ATI?

19 A. Yes. Though sometimes we would
20 use "threads" as well, which became confusing.
21 So we finally agreed to use "wave."

22 Q. When you used the word "thread"
23 when you were working on the R400, what were
24 you referring to?

25 MR. McNAMARA: Objection.

1 A. Well, the issue was sometimes we
2 would mean wave and sometimes we would mean the
3 individual item within a wave.

4 Q. And by "individual item," do you
5 mean a clause?

6 A. No. A clause is a group of
7 instructions. But a wave is a group of like
8 pixels or vertices. So what I mean is the
9 individual pixels, say, within a pixel wave,
10 because the wave size that the R400 used, for
11 instance, was 64.

12 So you'd have 64 pixels or 64
13 vertices within a wave. Sometimes I would call
14 those 64 things a thread or sometimes I would
15 call one of those 64 things a thread, which is
16 why I say it can be ambiguous.

17 Q. Earlier when we were talking about
18 the ALU unit, you said that it executes math
19 operations?

20 A. Yes.

21 Q. How does it know what math
22 operations to perform?

23 A. So those are contained in the
24 instructions of the program. So the sequencer
25 is the one that submits the instruction

1 associated with this particular point in the
2 program that the ALU is supposed to execute.

3 Q. We have been talking about
4 interleaving in the unified shader and the
5 R400. Why did ATI decide to pursue
6 interleaving in the R400?

7 MR. McNAMARA: Objection.

8 A. Well, once you have decided to
9 have a unified shader, you have to have a
10 mechanism for both types of waves to execute on
11 that shader.

12 In some cases, you know, I suppose
13 that you could have said, well, if I have a
14 vertex wave executing, I'm only going to allow
15 vertex waves to continue to execute, and I'm
16 going to wait until all of those vertex waves
17 are done and then I'm going to execute pixel
18 operations. But that wouldn't be as efficient
19 as interleaving, because a lot of times those
20 vertex waves are not using up all the resources
21 of the shader.

22 For instance, maybe you have a
23 vertex wave operating, maybe all of your vertex
24 waves operating, are waiting for data from
25 memory, they're fetching vertex data in, and

1 there's room in the shader for more waves. You
2 can't load any more vertex waves, because you
3 don't have any output buffer. We already said
4 we're not going to start up a vertex wave if we
5 don't have any output buffer for it. But you
6 do have resources for pixel waves.

7 It makes sense from an efficiency
8 point of view to allow interleaving rather than
9 have some kind of strict sequentiality.

10 Q. Is this idea of interleaving
11 something that you all at ATI developed or is
12 that something that was known beforehand?

13 MR. McNAMARA: Objection to form.

14 A. When we were working on the
15 unified shader, we were not using anything else
16 as a model. So, I mean, it's -- so we, you
17 know, we worked on the unified shader and we
18 said that this was -- the interleaving just
19 seemed to us to be a natural thing to do as
20 part of a unified shader.

21 So there was -- there was no prior
22 reference that we were thinking of.

23 Q. What about outside of a unified
24 shader, were there other instances of
25 interleaving in other types of computer

1 processing or graphics processing?

2 MR. MECHELL: Objection to form.

3 MR. McNAMARA: Objection.

4 A. I've certainly seen and knew of at
5 that point, you know, thread interleaving on
6 CPUs, you know, being able to switch threads
7 easily. There were CPUs that were called
8 barrel processors that had that approach.

9 But I was unaware of any prior
10 reference in the CPU world.

11 Q. And those barrel processors, were
12 those made by any particular company?

13 A. I seem to recall a company called
14 Hex, but I wouldn't swear to that, H-e-x.

15 Again, those were basically a
16 latency hiding mechanism, and the interleaving
17 of threads to hide latency, that aspect was not
18 new in R400. Our previous parts used multiple,
19 within the vertex shader or within the pixel
20 shader, we had multiple threads or waves
21 active, which would interleave execution,
22 although they would start and finish in a
23 sequential order. While they were executing,
24 they would interleave. As a mechanism to hide
25 latency, similar to how these CPUs had done it

1 in the past.

2 What was new for R400 was the
3 interleaving of vertex and pixel threads within
4 the processor, and that was new, because the
5 unified shader was new. If you didn't have a
6 unified shader, there would be no mechanism.
7 There would be no way, even if you thought of
8 the idea of interleaving, there would be no one
9 mechanism for you to interleave on.

10 Q. I see. So in the R300, which had
11 a separate vertex shader and a separate pixel
12 shader, did the vertex shader use interleaving
13 for vertex waves?

14 MR. MECHELL: Objection to form.

15 A. I can't say with 100 percent
16 certainty the vertex shader used interleaving
17 for the vertex waves. I suspect it did, but I
18 don't have a clear memory of that.

19 One of the things that we enabled
20 for the R400, and this is regardless of whether
21 you have a unified shader or not, is the
22 ability for the shader to fetch from memory.

23 In the R300 and prior, there was a
24 dedicated fetch unit, and the vertex shader
25 would only do ALU operations. So the need for

1 latency hiding is a lot less when you don't
2 have to deal with a memory fetch. There is
3 still some benefit associated with it. But I
4 don't recall whether there was actual
5 interleaving of threads within the vertex
6 shader.

7 Q. What about for the pixel shader?

8 A. For the pixel shader, there
9 definitely was.

10 Q. There was?

11 MR. MECHELL: Object to form.

12 A. Yeah, because the pixel shader
13 dealing with memory was not a new thing. So
14 latency hiding was something, was a problem,
15 that had to be addressed, and we addressed it.
16 The R300 wasn't the first to do thread
17 interleaving to be able to address it.

18 Q. Was that something that you had
19 used in the prior products as well?

20 MR. McNAMARA: Objection.

21 Q. Such as the Radeon 100 and Radeon
22 200?

23 MR. McNAMARA: Objection.

24 MR. MECHELL: Same objection.

25 A. I don't believe that we did,

1 because the R100 and R200 were not the -- the
2 shader portion of the ALU was not a general
3 purpose shader. So it was a hard-coded thing
4 that you had some dedicated -- you had a fetch
5 stage and then you had an execution stage and
6 you had, you know, the render back end stage.

7 So there wasn't the kind of
8 intermixing between ALU instructions and memory
9 fetch instructions that would require the need
10 for latency hiding and multi-threading to be
11 able to deal with it as a mechanism.

12 So I can't say 100 percent, but I
13 have no memory of that kind of interleaving in
14 the R100 and R200.

15 Q. Just to make sure I'm clear, what
16 was being interleaved in the pixel shader of
17 the R300?

18 A. So you could have multiple waves
19 executing, and they could be executing at
20 different points in their programs, and they
21 would interleave their execution.

22 So while one wave was fetching
23 data from memory, it would then go to sleep
24 until the memory showed up, and other waves
25 would execute on the shader system. And you

1 were able to have waves at different points in
2 their execution, executing on the shader
3 system, while other waves were executing in the
4 texture system.

5 Q. So if I understand correctly, the
6 R300 did interleaving between color shading and
7 texture shading?

8 MR. MECHELL: Objection to form.

9 A. Texture fetching, I would call it.
10 All shading in the R300 was done in this one
11 shader unit, in this pixel shader unit.

12 Q. So the R300 did interleaving
13 between color shading and texture fetching?

14 MR. McNAMARA: Objection.

15 MR. MECHELL: Same objection.

16 A. Yes.

17 Q. Do you recall when the R300 was
18 launched?

19 A. Not off the top of my head, I'm
20 afraid.

21 Q. Was it before or after you started
22 working on the R400?

23 A. It was launched after we started
24 working on it.

25 Q. And I think you said that a team

1 in another office was working on the R300; is
2 that correct?

3 A. Yes. So the Silicon Valley office
4 was the driving force between -- on the R300.
5 Although, the Orlando office that I mentioned
6 earlier provided the vertex shader for the
7 R300.

8 Q. Okay. So while those offices were
9 finishing up the R300, the Marlboro office
10 started work on the R400?

11 A. Yes.

12 Q. Was the R400 ever taped out?

13 A. No.

14 Q. Why not?

15 A. The design was not finished before
16 we retargeted its market window and changed the
17 name to the R500, as well as added features
18 associated with that market window change.

19 Q. And do you recall when that took
20 place?

21 A. I do not.

22 Q. How far did the R400 get?

23 A. Well, I mean, we were doing
24 simulations of it, you know, it was passing
25 tests. I remember that. We had enough -- we

1 were -- we had, you know, confidence in the
2 shader system, and there was, you know, the
3 Xenos effort going on along the same time that
4 used a lot of the R400 as its base.

5 Q. And do you recall when you started
6 modifying the R400 to the Xenos?

7 A. No.

8 Q. You said that the R400 was passing
9 tests. What kind of tests were you --

10 A. Well, it was certainly passing
11 block-level tests. I know that the shader was
12 running. I don't recall whether we were, you
13 know, passing entire system tests, including
14 data going out to the memory.

15 So whether the whole thing was
16 passing tests -- I believe that it was prior to
17 the R400, R500 change, but I couldn't say with
18 absolute certainty.

19 Q. When you said that it was passing
20 block-level tests, what kind of tests are you
21 referring to?

22 A. So we had a C model, which modeled
23 how the chip works, and it modeled it in enough
24 detail so that at each of the block interfaces
25 it would match the sequence of outputs.

1 So you could run a given test, and
2 a test here is maybe a piece of an application,
3 maybe it's a dedicated test to check a
4 particular feature, maybe it's a random test
5 where we just set up the registers randomly and
6 make sure that it matches the RTL, the source
7 code for the hardware matches the output of the
8 C level model.

9 So you could check at the whole
10 chip level, meaning that make sure they both
11 get the same input and that they match at the
12 same output, and we just check at the frame
13 buffer level, or you could replace pieces of
14 the C level model with their equivalent
15 hardware model, and then check to see that it
16 matched at the interface, as well as produced
17 the same frame buffer image.

18 So we could run those tests on
19 various blocks by replacing the block in the C
20 model with the RTL, just checking at the
21 boundaries, and using the data, feeding the RTL
22 with the input from the C level model, and then
23 taking the output from that block and pushing
24 it onto the next blocks in the high level
25 model.

1 So you could isolate each of the
2 individual blocks and understand when you had a
3 difference at which block were you seeing the
4 difference. When I say "difference," I mean
5 different from the C level model.

6 Q. The C model was developed before
7 the RTL?

8 A. Yes.

9 Q. Was there ever a complete set of
10 RTL for the R400?

11 MR. MECHELL: Objection to form.

12 A. I don't know. I don't know
13 whether we actually finished it, but it just
14 missed the deadline for the rest of the process
15 to produce a part or, you know, there was still
16 pieces of it that were not entirely finished
17 prior to the R400 to R500 switch.

18 Q. Was there ever a complete set of
19 RTL for the sequencer?

20 MR. McNAMARA: Objection.

21 MR. MECHELL: Objection to form.

22 A. I believe so. I think that the
23 sequencer was in a producible -- I don't know
24 if it was like passing every single test that
25 we had or plan to write, but I think it was not

1 what stopped us from producing the part.

2 Q. Do you recall when a complete set
3 of the RTL for the sequencer was completed?

4 A. No.

5 Q. How would you figure that out?

6 A. I think somehow you would have to
7 compare the RTL versions. So in ATI's
8 database, it's all versioned by the source
9 control system against to see what level of
10 tests you're passing that you would say this is
11 good enough to be deemed complete.

12 Hardware is never really complete.
13 If you give us extra time, we'll continue to
14 fool around with it. But, you know, I think
15 that you can say, you know, passing all
16 directed tests, for instance, would be a level
17 of completion.

18 So you could check by whatever
19 test logs ATI or AMD has from that era, and,
20 you know, see whether the sequencer was still
21 failing any directed tests.

22 Q. Was there ever a complete set of
23 RTL for the unified shader?

24 MR. MECHELL: Objection to form.

25 Q. In the R400?

1 A. Again, I can't say with 100
2 percent certainty, but I believe the answer is
3 yes.

4 Q. Do you recall when?

5 A. No.

6 Q. When you started working on the
7 R400, did you have discussions with the team
8 working on the R300?

9 A. Yes.

10 Q. What discussions did you have?

11 MR. MECHELL: Objection.

12 A. I think a lot of them revolved
13 around the differences in how it would look to
14 the outside world. I mentioned the difference
15 in precision earlier, and at the same time we
16 were discussing with Microsoft what DX9 would
17 look like. So we wanted to make it clear to
18 Microsoft what we needed to fully support the
19 R300, as well as what was needed to fully
20 support the R400.

21 So what happened there was
22 Microsoft actually came out with two different
23 versions of DX9, one of which kind of mirrored
24 the support of R300, and another one which
25 mirrored the support of R400.

1 Q. And remind me what DX9 is?

2 A. DX9 is an application interface.

3 So it's the way that applications, like games,
4 talk to the hardware. So it's a set of calls
5 that the application makes to get the hardware
6 to do a particular task. It evolves with each
7 generation of hardware to be able to surface
8 the applications the new capabilities of
9 hardware.

10 So DX9 is a specification really
11 that comes from Microsoft.

12 Q. And do you recall when Microsoft
13 came out with the version of DX9 that supported
14 the R400?

15 A. I don't.

16 Q. Is DX an abbreviation for
17 something?

18 A. DirectX.

19 Q. Are you familiar with OpenGL?

20 A. Yes. That's another API. It's a
21 competing API.

22 Q. Have you done any work with
23 OpenGL?

24 A. I've been involved with
25 understanding what the specification requires,

1 and I've been involved with, you know, trying
2 to craft extensions to it to support additional
3 hardware features.

4 I haven't actually written code
5 that interfaces with OpenGL.

6 Q. Okay. Did the R400 support
7 OpenGL?

8 A. The R400 was certainly capable of
9 supporting OpenGL. I do not know -- I don't
10 recall whether we wrote an OpenGL driver for
11 it. I suspect that we did, but I don't recall
12 specifically for it or whether there was an
13 effort to support OpenGL. I think that we
14 probably did, because we typically did.

15 Q. When you say you typically did, do
16 you mean for each of the ATI products you would
17 --

18 A. Yeah. I know there were OpenGL
19 drivers available. I don't recall whether they
20 came from us or whether that was some kind of
21 third party or independent effort to have
22 OpenGL running on the parts.

23 Q. Why did you say that the R400 was
24 certainly capable of supporting the OpenGL?

25 A. Well, because the requirements for

1 running DX9 were similar to the requirements
2 for OpenGL, the underlying hardware
3 requirements, and we did -- we were aware of
4 the OpenGL requirements as well. So we made
5 sure that we had capabilities for some of the
6 OpenGL corners.

7 I can particularly think of like
8 line stenciling, which is a GL thing and not a
9 DX thing, and we made sure we had a method for
10 doing that.

11 (Document marked as Exhibit 4
12 for identification - withdrawn)

13 MR. McNAMARA: Counsel, do you
14 have authorization to show this to the
15 witness?

16 MR. SCHWENTKER: Mr. Mechell can,
17 I believe, confirm this, but my
18 understanding is that this was made
19 public by the PTAB in connection with
20 the IPR of the '871 patent.

21 MR. MECHELL: I know that there
22 are a number of documents that the PTAB
23 denied AMD's request to maintain
24 confidentiality on, and in other words
25 are in the public record. However, I'm

1 not sure if this exact document is in
2 the public record without looking at the
3 corresponding public document.

4 MR. McNAMARA: Do you want to skip
5 over this and just ask at lunch?

6 MR. SCHWENTKER: Sure.

7 MR. McNAMARA: Mark it as Exhibit
8 4 and then we'll figure out whether or
9 not...

10 MR. SCHWENTKER: Sure. If you
11 could set that to the side.

12 MR. McNAMARA: Counsel, we'll
13 confirm on our end whether or not
14 there's any issue with it at lunch, if
15 that's all right?

16 MR. SCHWENTKER: Sure.

17 MR. McNAMARA: Could we actually
18 have two minutes?

19 MR. SCHWENTKER: Yes, sure.

20 VIDEOGRAPHER: The time is 11:59
21 and we're off the record.

22 (Recess taken at 11:59 a.m. and
23 reconvening at 12:10 p.m.)

24 VIDEOGRAPHER: We are back on the
25 record. The time is 12:10.

1 BY MR. SCHWENTKER:

2 Q. Mr. Gruber, when you were working
3 on the R400, did you write any documents, any
4 specifications?

5 A. I did.

6 Q. Do you recall what specification?

7 A. I believe I was involved with the
8 shader spec. I don't recall what it was called
9 specifically, but the spec that spoke about
10 what instructions the ALU could operate and the
11 description of the shader execution mechanism.

12 Q. Would it have been called shader
13 processor?

14 A. Yes, that sounds right.

15 (Document marked as Exhibit 5
16 for identification)

17 MR. SCHWENTKER: Before you hand
18 that to the witness, just to make sure
19 there are no objections to handing this
20 to the witness.

21 MR. MECHELL: Do you mind if we go
22 off the record for a second?

23 MR. SCHWENTKER: Sure.

24 VIDEOGRAPHER: The time is 12:12
25 and we are off the record.

1 (Luncheon recess taken at 12:12
2 p.m. and reconvening at 1:04 p.m.)

3 VIDEOGRAPHER: We are back on the
4 record. The time is 1:04.

5 BY MR. SCHWENTKER:

6 Q. Welcome back, Mr. Gruber. So
7 during the break, I confirmed, and I will let
8 counsel confirm this as well, but I believe
9 we've confirmed that Gruber Exhibit 5, which is
10 a shader processor specification, with Andrew
11 Gruber listed as an author, that there's no
12 objection to showing that as an exhibit?

13 MR. McNAMARA: No objection.

14 MR. MECHELL: That's correct, no
15 objection.

16 Q. Okay. Mr. Gruber, the court
17 reporter has handed you Exhibit 5. For the
18 recorder, it's "Shader Processor Revision 1.2,"
19 with Bates numbers AMDLG0147144 through 147185.

20 A. Yes.

21 Q. And before the break, you said
22 that you did write a document called shader
23 processor?

24 A. Yes, I did.

25 Q. Is this the document that you

1 wrote?

2 A. Yes, it is.

3 Q. So what is this document?

4 A. This document describes the
5 interfaces and the operation of the shader
6 processor. It also lists all of the op codes
7 as well that the shader processor could
8 execute.

9 Q. Which page are you referring to?

10 A. When I said the op codes, I meant
11 3.3, which is Page 11 of the document.
12 AMDLG0147154.

13 Q. What was the purpose of writing
14 this document?

15 A. To describe what the shader
16 processor does, as well as to act as an
17 implementation spec for the implementers of the
18 shader processor block.

19 Q. If you could turn to Page 7 of the
20 document. Do you see the Section 1.2.1 titled
21 "Vertex Shader" and Section 1.2.2 entitled
22 "Pixel Shader"?

23 A. Yes.

24 Q. What do those sections refer to?

25 MR. McNAMARA: Objection.

1 A. They refer to the shader when it's
2 operating on vertices versus the shader when
3 it's operating on pixels. These two paragraphs
4 just describe the overall operation that gets
5 on the starting conditions when the shader
6 starts up.

7 Q. When you refer to the shader,
8 you're referring to the unified shader?

9 A. The unified shader, yes.

10 Q. So depending on whether the
11 unified shader is working on vertex operations
12 or pixel operations, it is, I guess, referred
13 to as the vertex shader or pixel shader?

14 MR. McNAMARA: Objection.
15 Mischaracterizes.

16 A. Correct.

17 Q. Could you turn to Page 15, please.
18 Do you see a Section 4.1 titled "Shader as an
19 SIMD Architecture"?

20 A. Yes.

21 Q. What does that mean?

22 A. By "SIMD," we mean single
23 instruction multiple data. So the idea is that
24 when we were talking about waves earlier, that
25 is the multiple data that is, in this case,

1 there were 64 elements of the wave that all are
2 executing a single instruction at any point.

3 So the idea is you have a single
4 instruction, but it executes in parallel over
5 64 elements.

6 Q. What do you mean by "elements"?

7 A. Pixels or vertices.

8 Q. Do you see the first sentence in
9 that section, "As shown in the diagram below,
10 four identical processing units comprise a
11 shader unit"?

12 A. Yes.

13 Q. What does "processing unit" refer
14 to?

15 MR. McNAMARA: Objection.

16 A. In this case it refers to an ALU
17 data path that is capable of processing 32-bit
18 floating point operations in it.

19 Q. What does "shader pipeline" refer
20 to? Strike that.

21 Do you see in the next sentence it
22 says, "There are four shader units in one
23 shader pipeline"?

24 Do you see that?

25 A. Yes.

1 Q. What does "shader pipeline" refer
2 to?

3 MR. McNAMARA: Objection.

4 A. In this case, the structure of the
5 shader has four individual units that execute
6 the same instruction, but one cycle offset from
7 each other.

8 So the four units that execute
9 across that pipeline -- across that single
10 instruction across these four cycles are just
11 grouped into a single unit that it refers to a
12 pipeline.

13 Q. Earlier you were talking about
14 interleaving vertex and pixel shading
15 operations. How does that correlate to the
16 shader units and shader pipelines discussed
17 here?

18 A. It's somewhat orthogonal to this.
19 So we launch -- in this case, you know, we
20 launch an instruction, and what happens is that
21 the instruction winds up getting launched over
22 four clock cycles into each of these shader
23 pipeline units, but the interleaving at a
24 vertex or pixel level happens kind of higher
25 than that, where it's based on what instruction

1 is picked as the next to launch over the next
2 four cycles.

3 So, I mean, once I've chosen to
4 launch an instruction, the fact that it gets
5 actually launched over these four cycles is
6 just an implementation detail.

7 Q. But once an instruction is chosen,
8 that will be --

9 A. Yeah, so we'll have 64 elements in
10 that instruction, and, you know, as this shows,
11 you know, so we'll launch these first four
12 quads, a quad is four, so you can think of like
13 16 elements out of that 64, get launched on the
14 first cycle and 16 on the next cycle and 16 on
15 the next cycle and 16 on the next cycle.

16 Q. Could you turn to Page 16 of the
17 document. Do you see a diagram on Page 16?

18 A. Yes.

19 Q. Could you walk me through this
20 diagram?

21 MR. McNAMARA: Objection.

22 MR. MECHELL: Objection to form.

23 A. So what this is showing is the
24 path to load up either the initial vertex
25 information or the initial pixel information as

1 a part of kind of loading a wave into the set
2 of GPRs and MACs, MACs meaning multiplier
3 accumulator. GPR is the storage and MAC is the
4 data path.

5 So what you see at the top, you
6 see a selection whether you're going to take in
7 indices, which would be for the vertex, or you
8 would take in the interpolated what we call
9 barycentrics; that's the IJ data. So that
10 shows how we initialize the data for a wave
11 launch.

12 On the side, this TFM and the TAM,
13 I believe those are the texture unit. So this
14 is showing how we issue texture addresses to
15 the TAM, and then the TFM brings the data back
16 in, again, loading the GPR in these individual
17 lanes.

18 So what this is trying to show is
19 the data path for getting data into and out of
20 the GPRs.

21 What this is showing at the bottom
22 where it says "PC," that's how the output of
23 the vertex shader works. So the output comes
24 directly out of the data path, that is the MAC,
25 and gets written into these PCs, which stand

1 for parameter cache, which -- I don't know
2 whether it stands for parameter cache or
3 position cache, but it is used to hold the
4 output of the vertex shader. That purple data
5 is then recycled as part of rasterization, and
6 it goes into the interpolators to generate the
7 barycentric information associated with pixel
8 waves.

9 Do you see at the bottom of that
10 PC block there's also something called OB,
11 which is the output buffer, which is where the
12 output of pixels goes when they're coming out
13 of the shader, and those, rather than being
14 recycled, at 250 bus, then goes back to the
15 render back end.

16 Q. You can put that exhibit aside.
17 Before the lunch break, we had some discussion
18 about exhibits and whether to use exhibits from
19 the IPR proceedings that the PTAB released to
20 the public as opposed to the versions of the
21 same documents that were produced with
22 confidentiality designations in this case, and
23 we've decided to use the public versions of
24 those documents that were released by the PTAB.

25 So Exhibit 4, which was the R400

1 architecture proposal, I would propose swapping
2 out this PTAB version for the previous version,
3 if there's no objection to that.

4 MR. MECHELL: That's fine from our
5 perspective. Just as a note, I'll note
6 that AMD did produce the PTAB record in
7 the Northern District of California
8 action without a confidentiality
9 designation. So at some point we'll
10 just need to go back and correlate
11 those, but we can do that later.

12 MR. SCHWENTKER: Okay. But you
13 would agree that Exhibit 2040 from the
14 IPR proceeding was released to the
15 public?

16 MR. MECHELL: Yes. It was made
17 publicly available over AMD's
18 objections.

19 MR. SCHWENTKER: Any objections?

20 MR. McNAMARA: No objections.

21 (Document marked as Exhibit 4
22 for identification)

23 Q. Mr. Gruber, this is a document
24 titled "R400 Architecture Proposal."

25 Do you see that?

1 A. Yes.

2 Q. Just for the record, on its face
3 is labeled at the bottom right ATI 2040 LG v.
4 ATI IPR2015-00325. Do you see that?

5 A. Yes.

6 Q. Have you seen this document
7 before?

8 A. Yes, I have. I don't know if I've
9 seen this particular version, but I've seen at
10 least some version of this document.

11 Q. So you've seen the architecture
12 proposal for the R400?

13 A. Yes.

14 Q. Did you work with -- strike that.
15 On the first page it lists Steve
16 Morein as the author?

17 A. Yes.

18 Q. Did you work with him on this
19 document?

20 A. I did not work with him on the
21 writing of the document. I was more of a
22 reviewer of the document.

23 Q. If you could turn to Page 6. Do
24 you see Section 1.4 titled "Unified Processing
25 Pipe"?

1 A. Yes.

2 Q. In that first sentence it says,
3 "The most ambitious feature in this design is
4 the 'truly unified pipe'?"

5 A. Yes.

6 Q. "A single programmable pipeline is
7 used for 2D, video, 3D vertex, and 3D pixel
8 operations."

9 Do you see that?

10 MR. McNAMARA: Objection.

11 A. Yes.

12 Q. Do you know what "truly unified
13 pipe" means?

14 A. It was referring to merging the
15 vertex processing and the pixel processing.

16 Q. Is there a distinction between a
17 unified pipe and a truly unified pipe?

18 MR. McNAMARA: Objection.

19 A. I think the reason why Steve used
20 the term "truly unified pipe," is that the R300
21 had something that they called a unified pipe.

22 What they were referring to is,
23 you know, I mentioned how in the R200 you had
24 kind of a texture-fetched stage and you had an
25 ALU stage, and they were purely a pipelined

1 thing, where they didn't interact.

2 While in the R300, those two
3 stages were merged so that the texture fetching
4 was done by the same unit that did the ALU
5 operations. This is all within the context of
6 pixel shading.

7 But rather than having a separate
8 texture addressing device that would fetch at
9 textures and feed them to the ALU, they had a
10 single device that could fetch textures and do
11 ALU operations in an interleaved fashion.

12 The R300 documentation called that
13 a unified shader. It wasn't unified in the
14 sense of vertex and pixel being unified, and I
15 think this "truly unified" was meant to
16 distinguish the two.

17 Q. Could you turn to Page 8 of
18 Exhibit 4. Do you see Section 3 titled
19 "Schedule"?

20 A. Yes.

21 Q. And it was three dates there.
22 "Tapeout April 2, 2002, Samples May 2002,
23 Production November 2002."

24 Is it fair to say that that
25 schedule was not met?

1 A. Yes.

2 Q. Were any of those deadlines met
3 for the R400?

4 A. No. I mean, you know, I don't
5 know what the R400 actually -- well, I know the
6 R400 wasn't actually taped out. So, none of
7 those were met.

8 Q. If you could go back to Page 6,
9 that Section 1.4 that we were talking about
10 earlier.

11 A. Yes.

12 Q. The first sentence that we read
13 previously there talks about 2D as well as 3D
14 vertex and 3D pixel operations.

15 A. Yes.

16 Q. What are the differences between
17 2D operations and 3D vertex and 3D pixel
18 operations?

19 MR. McNAMARA: Objection.

20 MR. MECHELL: Objection to form.

21 A. 2D operations are usually much
22 simpler operations than 3D operations, either
23 3D or vertex -- 3D pixel or vertex.

24 It is possible to map most 2D
25 operations into simple 3D operations or you

1 could have a separate simpler engine dedicated
2 to 2D operations.

3 Video is typically similar, but it
4 usually involves special formats that are used
5 for video, other than the RGB type formats that
6 are typically used for graphics.

7 So if you want to support video,
8 you typically have to understand these
9 different formats, but you can sometimes use
10 the shader to convert from the typical video
11 color space into a RGB color space.

12 Q. In the next paragraph it says,
13 "There is an area cost to the unified pipeline
14 since we are forced to go to 32-bit precision
15 for color, when application requirements may
16 need less (22 to 24 bits)."

17 Do you see that?

18 A. Yes.

19 Q. What does that mean?

20 A. Here he's specifically talking
21 about the pixel processing where pixel
22 processing in general doesn't need as high
23 precision as vertex processing needs.

24 So he's saying here at least on
25 the pixel processing, things that we do, we're

1 going to spend more for that.

2 He goes on to say in this
3 paragraph that by having a single structure,
4 you know, where you're kind of sharing it among
5 vertices and pixels, that you can optimize it.

6 Q. The last paragraph of that
7 section, the last sentence says, "The unified
8 pipeline presented here dynamically allocates
9 its processing power between transform and
10 raster."

11 Do you see that?

12 A. Yes.

13 Q. What do "transform and raster"
14 refer to?

15 MR. MECHELL: Objection.

16 A. The transform refer to vertices.
17 The typical job of the vertex shader is to do a
18 matrix transform of the vertices from object
19 space to -- well, not really to screen space,
20 but what's called homogeneous space, which is
21 oriented toward where the camera happens to be
22 pointing. By raster, he means pixels, because
23 the result of triangle rasterization are
24 pixels.

25 Q. Is pixel shading part of the

1 rasterization process?

2 MR. McNAMARA: Objection.

3 A. Rasterization is sometimes used in
4 the very narrow sense, meaning converting a
5 triangle to a sequence of XY locations of the
6 pixel within the triangle, and in that sense
7 the shader is not part of the rasterization.
8 But it's often used in a wider sense, meaning
9 once you have a triangle, drawing that triangle
10 onto the screen, and in that case the shader is
11 used in that wider sense.

12 Q. You can set that Exhibit 4 to the
13 side.

14 MR. SCHWENTKER: I hate to do
15 this, but I think it might benefit us
16 all if we go off the record for a few
17 minutes. Since we just printed out
18 these documents, I want to try to winnow
19 them down to the extent possible. So if
20 we could go off the record for a couple
21 minutes.

22 VIDEOGRAPHER: The time is 1:40
23 and we're off the record.

24 (Recess taken at 1:40 p.m. and
25 reconvening at 1:57 p.m.)

1 VIDEOGRAPHER: We're back on the
2 record. The time is 1:57.

3 (Document marked as Exhibit 6
4 for identification)

5 BY MR. SCHWENTKER:

6 Q. Mr. Gruber, the court reporter has
7 handed you Exhibit 6. For the record, it's
8 labeled on the bottom right-hand corner ATI
9 2041 LG v. ATI IPR2015-00235.

10 Do you see that?

11 A. Yes.

12 Q. This is another document that was
13 -- released to the public by PTAB over AMD's
14 objections in the IPR.

15 MR. SCHWENTKER: So I understand
16 there's no objections to showing this to
17 the witness?

18 MR. MECHELL: Correct.

19 Q. Have you seen this document
20 before?

21 A. I think I have.

22 Q. On the first page it's titled
23 "R400 Top Level Specification."

24 Do you see that?

25 A. Yes.

1 Q. Would you have seen this as part
2 of your work on the R400?

3 A. Yes.

4 Q. On the first page, do you see that
5 the author is listed as Steve Morein?

6 A. Yes.

7 Q. Did you review his work on this
8 document?

9 A. Yes.

10 Q. Did you provide input into it?

11 A. I don't recall. I'm sure that I
12 did, though. I'm sure that I gave him
13 feedback. I don't know if I actually gave him,
14 you know, actual text or sections.

15 Q. Could you turn to Page 15. Do you
16 see the block diagram in the middle of the page
17 there?

18 A. Yes.

19 Q. Is this a block diagram of the
20 R400?

21 A. Yes, it is.

22 Q. The date on this document is March
23 11, 2001. Do you see that?

24 A. Yes.

25 Q. So this is the -- this was a top

1 level block diagram of the R400 as of that
2 date?

3 A. Yes.

4 Q. Do you recall if the block diagram
5 of the R400 changed after this?

6 MR. McNAMARA: Objection.

7 A. It might have. The one thing that
8 I'm looking at here is the way that the texture
9 pipe is independent for each of the groups of
10 four shader pipes. That doesn't match my
11 recollection of the final organization of the
12 R400, where there was more of the single
13 texture pipe shared across all of them.

14 So I wouldn't swear that that
15 aspect didn't change, but the rest of it looks
16 rather similar to my recollection of the final.

17 Q. I'd like to walk through some of
18 these blocks on the diagram.

19 A. Okay.

20 Q. In the top left-hand corner
21 there's a block labeled "HI"?

22 A. Yes.

23 Q. What is that?

24 A. That stands for host interface.

25 That's when the host was directly talking to

1 the chip, sending in perhaps command register
2 information.

3 Q. The host being --

4 A. The host being the main CPU, like
5 an Intel processor in a PC.

6 Q. To the right of that there's a
7 block labeled "CP/RBBM"?

8 A. Yes.

9 Q. What is that?

10 A. It stands for command processor,
11 and the slash RBBM is registered backbone bus
12 manager. The command processor is something
13 that interprets a command stream.

14 So the command stream is in kind
15 of an abstract language, as opposed to
16 particular registered to be written in the
17 chip, and the CPX is kind of a translator and
18 changes that abstract command stream into a
19 sequence of onboard register rights.

20 The CP itself was a processor. It
21 was a homegrown processor, and would execute
22 instructions. The RBBM is just the way that CP
23 could write registers to the individual blocks
24 within the chip.

25 Q. Below those there's a "Primitive

1 Assembly." Do you see that?

2 A. Yes.

3 Q. What did the primitive assembly
4 do?

5 MR. McNAMARA: Objection.

6 A. The primitive assembly was in
7 charge of kind of managing the execution of a
8 draw call as the -- from the vertex point of
9 view.

10 So it would -- it would fetch the
11 indices associated with the vertices, and it
12 would, using those indices, it would know
13 whether that index was already transformed
14 through the vertex shader or whether it had to
15 be submitted to the vertex shader for vertex
16 processing.

17 And it would also manage the
18 parameter cache and the position cache that is
19 the output of the vertices, and as that data
20 came out -- I mentioned a setup engine, and
21 that setup engine was part of the primitive
22 assembly as well -- it would take the data out
23 of the position caches and the parameter
24 caches, and it would do a final hard-coded
25 transform on them, what's called a viewport

1 transform, and it would do the setup in the
2 format that the rasterizer needed it to produce
3 pixels.

4 Q. We've talked about the unified
5 shader today?

6 A. Yes.

7 Q. What corresponds to the unified
8 shader in this diagram?

9 A. In this case --

10 MR. MECHELL: Object to form.

11 A. -- all the blocks labeled "Shader
12 Pipe" would be the unified shader, as well as,
13 you know, I suppose you would include part of
14 the block labeled "Rasterizer Sequencer."

15 Q. Why do you say you would include
16 part of the block labeled "Rasterizer
17 Sequencer"?

18 A. Well, I think the sequencer would
19 be considered part of the shader pipe in that
20 it controls the execution of it. The
21 rasterizer, not so much.

22 I think in later block diagrams,
23 they were probably separated out into two
24 different blocks.

25 Q. So you said the unified shader

1 would be the -- strike that.

2 You said that the shader pipe,
3 plus the --

4 A. Plus the sequencer.

5 Q. -- would be the unified shader?

6 A. Yes.

7 MR. MECHELL: Objection to form.

8 Q. There are a series of four shader
9 pipes -- well, actually, strike that.

10 There are 16 shader pipes --

11 A. Right.

12 Q. -- four per rasterizer/sequencer
13 block?

14 A. Right.

15 Q. How many shader pipes would be in
16 a unified shader?

17 MR. MECHELL: Objection to form.

18 MR. McNAMARA: Objection.

19 A. This is kind of an arbitrary
20 division based on the implementation. Each of
21 those represents a quad, but they're all
22 executing the same instruction. So they're all
23 really part of one shader pipe.

24 Q. Part of one shader pipe or --

25 A. I'm sorry, one unified shader. If

1 you go back to the other diagram we were
2 looking at in the -- the shader processor,
3 these correspond to each of the individual
4 quads, quad pipes that were listed in that
5 diagram as like just the next subdivision of a
6 single shader pipe.

7 Q. Just so I'm clear, the group of
8 four shader pipes would be all within one
9 unified shader?

10 MR. MECHELL: Objection to form.

11 MR. LEVENTHAL: Objection to form.

12 MR. McNAMARA: Objection.

13 A. No. I'm saying that all of these
14 pipes were in a single unified shader.

15 Q. All 16 of them?

16 A. Yes. At least the way that the
17 chip was finally implemented, you know, this is
18 a fairly early block diagram, and I think that
19 some of the functions have moved around a
20 little bit since this diagram.

21 Q. Okay. Earlier today you talked
22 about two different types of arbitration;
23 launch arbitration and I think execution
24 arbitration. Is that accurate?

25 A. I said launch arbitration and

1 execution arbitration, yeah.

2 Q. Okay. What in this block diagram
3 performed launch arbitration?

4 A. The sequencer would have.

5 Q. And what about execution
6 arbitration?

7 A. The sequencer would have as well.

8 Q. And did that change during the
9 development of the R400?

10 A. I don't recall whether the launch
11 arbiter was part of the sequencer in what we
12 finally implemented or not.

13 My recollection is that it was,
14 but I'm not certain about that.

15 Q. But at least as of March 2001, it
16 was part of the sequencer?

17 MR. MECHELL: Objection to form.

18 A. Yes.

19 (Document marked as Exhibit 7
20 for identification)

21 Q. The court reporter has handed you
22 Exhibit 7. It has Bates numbers AMDLG0206392
23 through 206400.

24 A. Okay.

25 MR. SCHWENTKER: I understand from

1 counsel from AMD there's no objections
2 to showing this document to Mr. Gruber?

3 MR. MECHELL: That's correct.

4 Q. Mr. Gruber, do you recognize this
5 document?

6 A. I have no reason to doubt its
7 authenticity, but I don't recall it.

8 Q. On Page 2, do you see that it says
9 "Prepared by Andrew Gruber"?

10 A. Yes.

11 Q. Is that you?

12 A. Yes.

13 Q. So you have no reason to doubt
14 that you prepared this?

15 A. Right.

16 Q. Do you know what this document is?

17 A. I'm just looking at it, it looks
18 like a quick overview of the project.

19 Q. At the bottom in the right-hand
20 corner it says, "December 13th, 2001"?

21 A. Right.

22 Q. Do you have any reason to think
23 it's not from that date?

24 A. No.

25 Q. Was this -- do you know if this is

1 a presentation you gave?

2 A. I think it was. I wouldn't have
3 prepared this except for a presentation. This
4 is probably at the time when we were trying to
5 present the R400 to a wider audience.

6 We had done enough work on it with
7 a small group of people to have confidence in
8 the overall plan.

9 Q. Do you know who the audience would
10 have been?

11 A. It certainly would have been
12 within ATI. I imagine it would have been an
13 engineering audience.

14 Q. Why do you say that?

15 A. Because that was the primary
16 audience that I would address within ATI. ATI
17 is a very engineering-oriented company, and,
18 you know, this, I think, would have been to
19 explain where we were going with the next
20 generation to people who were focused on the
21 current generation. There might have been a
22 marketing audience as well, a product marketing
23 audience.

24 Q. On slide 3, do you see where it
25 says "Plans/Deliverables"?

1 A. Yes.

2 Q. Do you know what "Deliverables"
3 means there?

4 A. Well, I think it refers to the
5 "Architecture Deliverables," on the next pages.
6 So what we as an architectural group were
7 planning to produce to prepare for the
8 implementation.

9 Q. Do you know if at this time the
10 deliverables listed on Pages 4 and 5 had been
11 completed?

12 A. I don't know. I don't know
13 whether this was saying this is what we have or
14 this is what our plan to produce is.

15 Q. How would you figure that out?

16 A. Well, I would see the dates on
17 some of this documentation in ATI's version
18 control mechanism and see what state they were
19 in at the time of this.

20 It's possible that even the
21 initial versions were not in the version
22 control at this time. So that would imply that
23 this is a promise to the future rather than
24 something that was currently present.

25 Q. If you could turn to slide 6, it's

1 titled "Current Status."

2 A. Right. So this implies to me that
3 these deliverables are not available at the
4 time of this documentation.

5 Q. Why do you say that?

6 A. Well, because the status here, you
7 know, most -- first pass instruction set done
8 versus something like a programming guide or a
9 shader guide, I mean, you have to have an
10 established instruction set to be able to write
11 those other things, and if you're only on the
12 first pass of the instruction set or the first
13 pass of the register spec, you know, you're not
14 going to have a detailed register specification
15 or you're not going to have a synchronization
16 or coherency documentation.

17 Q. Could you turn to the next slide.

18 A. Yes.

19 Q. The second bullet point -- strike
20 that.

21 Slide 7 is titled "Open
22 Issues/Concerns"?

23 A. Yes.

24 Q. And the second bullet point says
25 "Power consumption is a concern especially for

1 Mobile Parts."

2 A. Yes.

3 Q. Why was that a concern?

4 A. Well, this is talking specifically
5 about the overlay functionality. By the way,
6 this was something that was not carried forward
7 in the R400 implementation.

8 But the idea was that we would
9 remove logic from the display unit, and instead
10 implement it via the GPU via a memory-to-memory
11 operation.

12 So what you do for overlays,
13 overlays being like, let's say that you have --
14 let's say you're watching a video in a window
15 where the video would overlay the rest of your
16 desktop.

17 The way that that's typically
18 handled and was handled up until the R400 was
19 that you would have one frame buffer sitting in
20 memory, which would be the entire desktop,
21 including the area that's underneath the video,
22 and you'd also have an area in memory that
23 represented the video, and the display
24 processor would read both of those surfaces and
25 mix them on the way out to the display.

1 And even if you went to a full
2 screen display, you would still only be reading
3 the same size video surface in memory. So it
4 was the display's job to scale and position the
5 video overlay to the screen window that the
6 user had selected.

7 What is being proposed here is to
8 remove that overlay functionality, and instead,
9 have the graphics unit read both of those
10 surfaces, mix them, write them out to a single
11 surface in memory, and then have the display
12 unit pick up that single surface, and send that
13 single surface to the display already premixed
14 by the GPU.

15 So the reason why power is a
16 concern is that if you think about what's
17 happening to that video surface, rather than
18 being picked up once out of memory, now it's
19 being picked up by the graphics unit, scaled
20 up, written back into memory, possibly larger,
21 and then picked up by the display again.

22 So you have more memory traffic
23 and you're also using the graphics to do the
24 scaling operation as opposed to the video
25 processor, the display processor, to scale up.

1 Both of those things, both using
2 the graphics instead of the video, instead of
3 the display, and going through memory more
4 times, are going to add to the power
5 consumption of the part, although they would
6 save area, because you would not need the
7 scalar unit -- the scaling unit in the display
8 or this overlay unit.

9 Q. That ultimately was not
10 implemented in the R400?

11 A. It was not. I mean, it's really
12 -- from the graphics point of view, whether you
13 do this or not, there may be a scheduling
14 issue, but the hardware is pretty much
15 identical.

16 It's the issue of about whether
17 you can pull out the logic in the display or
18 not, and I don't think ATI ever chose to pull
19 that logic out of the display. So I don't
20 think graphics was used for this typically.

21 In some cases, you may have more
22 than one overlay, right? You may be watching
23 four different YouTube videos at the same time.
24 You only have a limited number of display
25 overlays. So any time when you run out of

1 those, the job is given to the GPU to do the
2 rest of them.

3 But I'm saying that ATI never
4 pulled out all the overlays, as is being
5 suggested here.

6 Q. The fourth bullet on Page 7 says
7 "Worst Case Shader is still unresolved."

8 Do you see that?

9 A. Yes. So the issue here is that if
10 you give the shader, meaning the GPU, the job
11 of like video scaling, you have this issue that
12 you have to match the refresh rate of whatever
13 the source you're doing is; usually it's 24
14 frames a second, 30 frames a second, 60 frames
15 a second.

16 And if you're using the graphics
17 for that job, then this task that does this
18 scaling of the video overlay has to get in
19 those 60 -- every new frame, you have to scale
20 it up to whatever the user said is the frame
21 rate.

22 If you're doing graphics
23 operations, the graphics unit may be busy, and
24 especially if there's no way to -- if a single
25 shader is running a long time, there's no way

1 to get in there and use the graphics unit for
2 this realtime video need.

3 So what he's referring to here is
4 that we don't have a way of guaranteeing any
5 kind of minimum latency needed to assure you're
6 not going to drop frames as you're displaying
7 this user video.

8 People are used to videos just
9 working, and the concern here is that there's a
10 chance that you'd get some dropped frames or a
11 loss of video quality due to trying to share
12 the graphics system with using it for these
13 video displays.

14 That may have been one reason why
15 we never actually implemented that particular
16 aspect.

17 Q. Could you turn to the next page,
18 Page 8. The top of the page says "Target
19 Schedule."

20 Do you see that?

21 A. Yes. So again, these are some of
22 the plans for the previous deliverables that
23 were...

24 Q. Are you finished?

25 A. Yes.

1 Q. Okay. Do you see where it says
2 "Block Diagram"?

3 A. Yes.

4 Q. And beside that it says "Done"?

5 A. Yes.

6 Q. Does that indicate the block
7 diagram was finished at that point?

8 A. I think it means a version of the
9 block diagram was finished. I think, you know,
10 the block diagram is going to be subject to the
11 input from the implementation team, and we may
12 make changes.

13 I think what this is saying
14 there's a block diagram done. It's not a
15 guarantee that that isn't going to change in
16 the future.

17 Q. So not necessarily the final block
18 diagram?

19 A. Right.

20 Q. Further down it says "Shader
21 Guide"?

22 A. Yes.

23 Q. What is the shader guide?

24 A. The shader guide was the
25 instruction set architecture definition,

1 similar to what I pointed out in the R400
2 documentation, but with more information on
3 each instruction and what it did and the
4 limitations of that instruction.

5 It may also have been more
6 documentation on the shader itself, similar to
7 a lot of the other stuff that's in this shader
8 processor.

9 I think the shader guide
10 eventually morphed into this shader processor
11 spec.

12 Q. Besides "Shader Guide" it says
13 "Plan, 12/19"?

14 A. Yes.

15 Q. Does that mean the shader guide
16 was not complete at this time?

17 A. Yes.

18 Q. Do you know when it was completed?

19 A. I do not.

20 Q. Do you know if it was shortly
21 after this presentation?

22 A. I do not. I just don't have a
23 memory of this.

24 (Document marked as Exhibit 8
25 for identification)

1 (Document marked as Exhibit 9
2 for identification)

3 (Document marked as Exhibit 10
4 for identification)

5 Q. Mr. Gruber, the court reporter has
6 handed you three documents. The first is
7 Exhibit 8. Do you see it's U.S. Patent No.
8 6,897,871?

9 A. Yes.

10 Q. And for the record, it has Bates
11 numbers AMDLG0002111 through 2121?

12 A. Yes.

13 Q. I'm going to go through the other
14 two real quickly. Exhibit 9 has Bates numbers
15 AMD1044_0000165 through 176.

16 A. Yes.

17 Q. And this is U.S. Patent No.
18 8,760,454?

19 A. Yes.

20 Q. Exhibit 10 has Bates numbered
21 AMD1044_0000177 through 195, and this is U.S.
22 Patent No. 9,582,846?

23 A. Yes.

24 Q. So if I refer to these as the '871
25 patent, the '454 patent and the '846 patent,

1 will you know what I'm referring to?

2 A. Yes.

3 Q. Do you understand that you are a
4 named inventor on these three patents?

5 A. Yes.

6 Q. Do you recognize these patents?

7 A. Yes.

8 Q. All three of them?

9 A. Yes.

10 Q. What's your understanding of these
11 patents?

12 MR. McNAMARA: Objection.

13 MR. MECHELL: Objection to form.

14 Q. Let me rephrase that. Turning
15 first to the '871 patent.

16 A. Okay.

17 Q. Exhibit 8. What's your
18 understanding of this patent?

19 MR. MECHELL: Objection to form.

20 MR. McNAMARA: Objection to form.
21 Calls for a legal conclusion.

22 A. It covers various aspects of the
23 unified shader.

24 Q. And by "unified shader," are you
25 referring to the unified shader we have been

1 talking about today?

2 A. Yes.

3 Q. So your understanding is that it
4 covers various aspects of what you were working
5 on with the R400?

6 A. Yes.

7 Q. What do you base that
8 understanding on?

9 A. It's based on the abstract
10 description. It talks about a shader that can
11 perform one of vertex operations or pixel
12 operations.

13 Q. You said your understanding is
14 that the '871 patent covers various aspects of
15 the unified shader?

16 MR. LEVENTHAL: Objection. Form.

17 MR. MECHELL: Objection to form.

18 MR. LEVENTHAL: Asked and
19 answered.

20 A. Yes.

21 Q. What aspects of the unified shader
22 does it cover?

23 MR. MECHELL: Objection to form.

24 Calls for a legal conclusion.

25 A. It appears to cover aspects of

1 arbitration between the vertex and pixels.

2 Q. Why do you say that?

3 A. I'm just reading Claim 1, which
4 talks about the arbiter circuit for performing
5 vertex and pixel operations.

6 Q. What does the arbiter circuit
7 referred to there?

8 MR. MECHELL: Objection to form.
9 Calls for a legal conclusion.

10 A. The arbiter circuit arbitrates
11 between selecting either vertex operations or
12 pixel operations.

13 Q. Now, earlier today we talked about
14 both the launch arbitration and execution
15 arbitration?

16 A. Right.

17 Q. Does this refer to one or the
18 other?

19 MR. MECHELL: Objection to the
20 form. Calls for a legal conclusion.

21 A. I haven't studied this well enough
22 to say whether it covers one or both of those.

23 Q. Could you turn to Figure 4,
24 please, or more precisely, Figure 4A?

25 A. Okay.

1 Q. Do you see that?

2 A. I do.

3 Q. At the -- well, strike that.

4 What's your understanding of

5 Figure 4A?

6 MR. MECHELL: Objection to form.

7 Calls for a legal conclusion.

8 A. It looks like a block diagram for

9 a unified shader architecture.

10 Q. Do you see 62, block 62?

11 A. I do.

12 Q. Labeled "Unified Shader"?

13 A. Yes.

14 Q. So is that the unified shader?

15 MR. MECHELL: Objection to form.

16 MR. McNAMARA: Objection to form.

17 MR. MECHELL: Calls for a legal

18 conclusion.

19 Q. So is this Figure 4A depicting the

20 block diagram that includes the unified shader

21 as well as blocks around surrounding the

22 unified shader?

23 A. Yes.

24 MR. MECHELL: Objection to form.

25 Calls for a legal conclusion.

1 MR. McNAMARA: Could you pause a
2 minute before you answer so we can make
3 sure the transcript is clear, please?

4 THE WITNESS: Okay.

5 MR. McNAMARA: Thank you.

6 Q. Do you see block 64 at the top
7 left?

8 A. I do.

9 Q. Labeled "Arbiter"?

10 A. Yes.

11 Q. So is that the arbiter circuit?

12 MR. MECHELL: Same objection.

13 A. The arbiter circuit? What arbiter
14 circuit?

15 Q. I think in connection with Claim
16 1, you were referring to the arbiter circuit?

17 A. I think that that's very plausible
18 that it is.

19 Q. Is there anything else in this
20 diagram that could refer to the arbiter
21 circuit, in your opinion?

22 MR. MECHELL: Objection.

23 MR. McNAMARA: Objection to form.
24 Calls for a legal conclusion. Counsel,
25 are you confining his analysis to the

1 figure or the figure and the
2 description?

3 A. Would you still like me to answer?

4 MR. SCHWENTKER: Well, I was
5 referring specifically to the figure in
6 this question.

7 MR. McNAMARA: So you don't want
8 him to look at the spec. You want him
9 just to look at the figure?

10 MR. SCHWENTKER: I didn't say
11 that. Can you read back the question.

12 (Reporter read back pending
13 question)

14 MR. LEVENTHAL: Form.

15 MR. McNAMARA: Same objection.

16 MR. MECHELL: Same objection.

17 A. No, I don't see anything else.

18 Q. Okay. Looking at the rest of the
19 patent, do you see anything else that could
20 refer to the arbiter circuit?

21 MR. McNAMARA: Objection to form.
22 Calls for a legal conclusion.

23 A. That's hard for me to answer
24 without, you know, a detailed study of the
25 patent. The answer is do I see anything now?

1 The answer is no. Had I had more time to study
2 the patent, perhaps.

3 Q. What about in the figures in
4 particular?

5 MR. MECHELL: Objection to form.
6 Calls for a legal conclusion.

7 A. I do not.

8 Q. Could you turn to Figure 8 of the
9 '871 patent -- sorry, Figure 5 of the '871
10 patent.

11 A. Yes.

12 Q. Do you have an understanding of
13 what Figure 5 shows?

14 MR. McNAMARA: Objection.

15 MR. MECHELL: Objection. Calls
16 for a legal conclusion.

17 A. I think Figure 5 shows the feeding
18 of inputs into the unified ALU.

19 Q. When you say "unified ALU," what
20 are you referring to?

21 A. I mean the unified shader that is
22 the subject of this patent. Well, specifically
23 the ALU portion of it. I suppose that the
24 whole thing is a unified shader, but what this
25 is showing is the sources going into the math

1 operants of the ALU.

2 Q. You said, "I suppose that the
3 whole thing is a unified shader." When you
4 said "the whole thing," what are you referring
5 to?

6 MR. McNAMARA: Objection.

7 A. Everything in this diagram, except
8 for -- yeah, everything in Figure 5. But what
9 I was referring to, the inputs into the ALU, I
10 was specifically referring to the box labeled
11 "CPU."

12 Q. Okay. So you're referring to the
13 CPU as an ALU?

14 A. Yes.

15 Q. Why are you referring to it as an
16 ALU?

17 A. Because it's a purely math data
18 path that's taking in three inputs and doing
19 some mathematical operation on it. That's how
20 I interpret these sources as inputs into a math
21 unit.

22 Q. And you're referring to Source A,
23 Source B and Source C?

24 A. Yes.

25 Q. And what makes you say it's a math

1 unit?

2 MR. McNAMARA: Objection.

3 A. Well, because it matches up with
4 the data flow that I know that we implemented
5 in R400. If you see, also there's a dotted box
6 labeled "Scaler."

7 So I think what this is intended
8 to show is that the math unit has both a vector
9 portion in that solid box and a scalar portion
10 in the dotted box. So it's really two parallel
11 ALU units this is showing.

12 Q. And you referred to -- strike
13 that.

14 The word "Scaler" there, is that
15 -- it's spelled s-c-a-l-e-r?

16 A. Yes, I believe that's a typo in
17 the patent. It should be a-r.

18 Q. Previously you said the box
19 labeled "CPU," which you're referring to ALU,
20 does some mathematical operation?

21 A. Yes.

22 Q. What are you referring to when you
23 say "mathematical operation"?

24 A. I mean something like a multiply
25 accumulate or a multiply add.

1 Q. Could you walk me through Figure
2 5?

3 MR. MECHELL: Objection to form.
4 Calls for a legal conclusion. Overly
5 broad.

6 A. I think this is a diagram showing
7 the sources of data as each instruction is
8 being issued. So I think the instruction store
9 is meant to be driving both the selection of
10 the constant that is possibly used or selecting
11 the -- again, I haven't read the patent
12 recently enough to know what box 65 is -- I'm
13 sorry, box 92 is, but I believe it's intended
14 to be the GPR store.

15 I think what this is showing is
16 that the -- depending on the wave selected,
17 these are the individual -- well, I don't know
18 actually. I'd have to look at the patent to
19 know whether the 1 to 63 represent individual
20 waves or whether they represent individual
21 locations within the GPR store that could be
22 occupied by a single wave. It's very possible
23 these are the possible GPRs associated with a
24 single wave.

25 What it's showing is the inputs

1 into what's called the CPU here, but what I've
2 been referring to as the ALU come from a
3 mixture of the GPRs and the constants as
4 directed by the instruction store.

5 Q. If you could turn to Column 4 of
6 the patent --

7 A. Okay.

8 Q. -- of the '871 patent, starting
9 at line either 8 or 9, it says, "Referring
10 briefly to Figure 5, the unified shader 62 will
11 now be described. As illustrated, the unified
12 shader 62 includes a general purpose register
13 block 92. "

14 A. Okay.

15 Q. Is that the block 92 that you were
16 just referring to?

17 MR. MECHELL: Objection to form.
18 Calls for a legal conclusion.

19 MR. McNAMARA: Objection.

20 A. Yes.

21 Q. Is that consistent with what you
22 were just saying about Figure 5?

23 MR. McNAMARA: Object to form.
24 Calls for a legal conclusion. The
25 document speaks for itself.

1 MR. MECHELL: Same objection.

2 A. Yes.

3 Q. So --

4 A. But that doesn't tell me what 0 to
5 63 represent.

6 MR. LEVENTHAL: We have been going
7 about an hour. When you reach a
8 breaking point, and just before I
9 forget, I want to put on the record that
10 Mr. Gruber will review and sign.

11 MR. SCHWENTKER: Yeah, why don't
12 we take a break now.

13 VIDEOGRAPHER: The time is 2:55
14 and we're off the record.

15 (Recess taken at 2:55 p.m. and
16 reconvening at 3:11 p.m.)

17 VIDEOGRAPHER: We are back on the
18 record. The time is 3:11.

19 A. Could I modify something I said
20 earlier regarding the R400 top level
21 specification block?

22 Q. Sure.

23 A. I think four shader pipes here
24 constitute a single unified shader. I think I
25 said 16.

1 Q. Which exhibit are you referring
2 to?

3 A. I'm referring to the R400.

4 Q. What's the exhibit?

5 A. Exhibit 6.

6 Q. So the unified shader for those
7 shader pipes, are they shader pipelines?

8 A. Shader pipes.

9 Q. Four of those shader pipes make up
10 a unified shader?

11 A. Yes.

12 Q. Plus the sequencer?

13 A. Yes.

14 Q. Anything else?

15 A. No.

16 Q. Okay. And what did you base that
17 on?

18 A. Thinking about back to the R400 as
19 we implemented it, and we had multiple unified
20 shaders each executing a different instruction
21 simultaneous in them. I had forgotten about
22 that. I thought maybe we only had one.

23 (Document marked as Exhibit 11
24 for identification)

25 Q. The court reporter has handed you

1 Exhibit 11.

2 A. Yes.

3 Q. It's a document titled "R400
4 Sequencer Specification SQ"?

5 A. Yes.

6 Q. In the bottom right-hand corner it
7 says ATI 2028 LG versus ATI IPR2015-00325.

8 Do you see that?

9 A. Yes.

10 MR. SCHWENTKER: I understand from
11 counsel for AMD that there's no
12 objection to showing this document to
13 the witness?

14 MR. MECHELL: No objection to
15 showing the document.

16 MR. SCHWENTKER: Thank you.

17 Q. Mr. Gruber, do you recognize this
18 document?

19 A. Yes.

20 Q. What is it?

21 A. It's the sequencer block
22 specification.

23 Q. Did you review this document as
24 part of your work at ATI?

25 A. Yes.

1 Q. At the top of the first page, do
2 you see the --

3 A. When you say first page --

4 Q. Page 1 of Exhibit 11.

5 A. Okay.

6 Q. Do you see at the top left-hand
7 corner it says "Originate Date"?

8 A. Yes.

9 Q. "24 September 2001"?

10 A. Yes.

11 Q. I'd like to take you to Page 5 of
12 Exhibit 11.

13 A. Yes.

14 Q. Page 5 lists a number of revision
15 changes. Do you see those?

16 A. Yes.

17 Q. What do these revision changes
18 indicate?

19 A. Well, they obviously indicate new
20 releases of the specification. But I believe
21 that these were all maintained manually, that
22 is when Laurent made a suitable enough change
23 to the documents, that he thought it merited a
24 bump in the revision number, he would bump the
25 revision number and enter it here.

1 Q. At the bottom, the last entry in
2 the list says, "Rev 2.0 (Laurent Lefebvre),
3 Date: April 19, 2002"?

4 A. Right.

5 Q. Is it your understanding that
6 that's the date of this document?

7 A. It probably is. As I say, he
8 could have made minor changes and thought that
9 that didn't merit a bump in the rev number.
10 This isn't necessarily accurate, but I have no
11 reason to doubt that it is accurate.

12 Q. If you go to the top of the page
13 under "Originate Date," again it says "24
14 September 2001," of those -- that date is
15 obviously earlier than the April 19, 2002 date
16 at the bottom?

17 A. Right.

18 Q. Of those two dates, is there one
19 that you think would be more accurate?

20 A. Well, I would trust the date at
21 the bottom. The date at the top, when it says
22 "Originate Date," that could be the date that
23 the document was first created under a given
24 name under this name, and the fact that he has
25 revs prior to that may mean that he had it

1 under a different name and he copied it
2 somewhere under a new name.

3 So I would believe the actual date
4 that was put in by Laurent as being probably
5 more accurate.

6 Q. Okay. And that Rev 2.0, if you
7 turn to the first page, it says "Version 2.0"?

8 A. Yes.

9 Q. So does that match up?

10 A. Right.

11 Q. Could you turn to Page 7 of
12 Exhibit 11. There's a "Figure 1: General
13 Sequencer Overview."

14 Do you see that?

15 A. Yes.

16 Q. What is this diagram showing?

17 MR. MECHELL: Objection to the
18 form.

19 A. It shows the sequencer and it
20 interfaces to the shader data path.

21 Q. Which block is the sequencer?

22 A. The SQ block.

23 Q. On the right-hand side do you see
24 a series of blocks labeled "SP"?

25 A. Yes.

1 Q. Four blocks labeled "SP"?

2 A. Yes.

3 Q. What do those represent?

4 A. Those are -- SP, I think we called

5 them pipelines in the previous diagram.

6 They're all part of one unified shader, but

7 they're offset in time, and that's why, I

8 think, they're showed as four separate units.

9 Q. So in connection with Exhibit 6,
10 you --

11 A. Yes.

12 Q. -- said that four shader pipes
13 and a sequencer constituted a unified shader?

14 A. Yes.

15 Q. So these, turning back to Exhibit
16 11 on Page 7, the four shader pipes there would
17 all be part of the same unified shader?

18 A. Yes.

19 Q. So looking at this diagram, which
20 blocks would constitute the unified shader?

21 MR. McNAMARA: Objection.

22 A. I would include -- I mean, I think
23 the sequence, the SQ block and all of the --
24 you could view, you know, the entire block as a
25 shader system. But if I had to pick out what I

1 would call a unified shader, I would include
2 the thing labeled "CF Constants," the
3 "Instruction Store," the "SQ," the "CStore,"
4 the four "SP" units and the "PC/OB" units.

5 Q. Anything else that you would
6 include in the unified shader?

7 A. The "IJ" crossbar as well.

8 Q. Anything else?

9 A. I think it's a matter of opinion
10 whether you want to include the texture pipe as
11 part of the unified shader or just an auxiliary
12 to it. I would probably keep it separate.

13 Q. What does the CF Constants block
14 do?

15 A. It includes controls for control
16 flow. So one of the instructions that we had
17 would allow you to loop, and the loop
18 instruction had some constants associated with
19 it that would tell you the size of the loop,
20 the increment of the loop, and the end
21 condition of the loop, and that's what those CF
22 constants are holding.

23 Q. What does the instruction store
24 do?

25 A. The instruction store stores the

1 actual instructions that are being executed.
2 They're the compiled result of the high level
3 shader.

4 Q. Are the instructions passed from
5 the instruction store to another block?

6 A. Yes. So they're passed to the SQ
7 block. It doesn't actually -- yes, it does.
8 If you see, there's a line on top of the
9 instruction store that's labeled "INST" that
10 goes from the instruction store to the SQ.

11 Q. What happens to the instruction
12 after they're passed from the SQ to the
13 sequence block?

14 A. Well, the SQ has to understand for
15 what unit they're intended. As I mentioned,
16 you know, they could be for ALUs, they could be
17 for the texture unit, they could be control
18 flow instructions.

19 So the SQ has to decode the
20 instruction and use that to determine what unit
21 it's going to drive the instruction to.
22 Essentially the SQ has decided that, you know,
23 let's say the SP is executing a given wave, it
24 has to fetch the instruction for that wave, and
25 then it has to send the instruction to the SPs.

1 -- I think it decodes it into a more
2 understandable format. It could be kind of
3 compressed in the instruction, but then it's
4 expanded and it goes to the ALU.

5 Do you see there's a line that
6 says "ALU Instruction"? So all instructions
7 come from the instruction store to the SQ, and
8 then the SQ sends the instruction to the
9 various units, depending on what the
10 instruction is intended to do.

11 Q. So after the sequencer sends the
12 instruction to the shader pipe in the R400,
13 what happens?

14 A. So the instruction is applied to
15 the various execution units within the shader
16 pipe. So, you know, part of this instruction
17 bus goes to the GPRs to select the source
18 inputs. You saw that previous patent that had
19 Source A, Source B and Source C.

20 So the instruction bus controls
21 where those sources come from, and what address
22 of the GPR that we're reading.

23 In some cases you saw that it came
24 from the Constant Store. That's this box
25 labeled "CStore." That doesn't come from each

1 of the individual SPs because it's a constant.
2 It's the same for all of them. So instead the
3 SQ kind of reads it directly, and then kind of
4 broadcasts it to all the SPs.

5 It also controls -- it has kind of
6 an op here that says am I doing an add, am I
7 doing a multiply, am I doing a multiply add, am
8 I doing some logical function, shift or
9 something.

10 So that's all contained in this
11 ALU instruction, and it's all timed. The ALU
12 instruction just kind of flows out of there and
13 controls the data path, and it's the SQ's job
14 to make sure that the right control is applied
15 to the particular section of the data path at
16 the correct time to implement the intended
17 instruction.

18 Q. The instruction has, I think you
19 said, an op code; is that right?

20 A. Yes.

21 Q. Does that specify the operation
22 that's performed?

23 A. Yes; you know, multiply, shift
24 type of thing, add. In this R400 -- no, in the
25 shader processor spec there's a list of the op

1 codes I pointed out in the instructions.

2 Q. So those op codes would be
3 specified -- strike that.

4 So a particular op code would be
5 specified by an instruction?

6 A. Yes. It's part of the
7 instruction.

8 Q. And that part of the instruction
9 would determine what operation is performed?

10 A. Correct.

11 Q. I think earlier you talked about
12 how the sequencer decodes instructions. When
13 it does that, what -- I guess, does it tell or
14 determine what the type of instruction is?

15 MR. McNAMARA: Objection.

16 MR. MECHELL: Objection. Vague.

17 A. The SQ needs to know it's an ALU
18 instruction, for instance. It doesn't really
19 care beyond that whether it's an add or a
20 multiply, but it needs to know that this next
21 instruction is for the ALU, and therefore, I
22 have to -- I'm going to issue it to the ALU as
23 opposed to it's a texture instruction or it's a
24 control flow instruction.

25 Q. Okay. I think I understand. So

1 the sequencer, when it decodes the instruction,
2 it determines whether it's an ALU instruction
3 or a memory fetch instruction, for example --

4 A. Right.

5 Q. -- because it needs to know
6 where, which block to send the instruction to?

7 A. Yes.

8 MR. McNAMARA: Objection.

9 Q. Earlier we also talked about,
10 going back to the arbitration schemes we talked
11 about earlier, we talked about both launch
12 arbitration and execution arbitration.

13 A. Right.

14 Q. So what on this diagram in the
15 R400 performed launch arbitration?

16 MR. McNAMARA: Objection.

17 A. Well, if you see these
18 inter-blocks, do you see going into them are
19 these IJs, which are the barycentric
20 coordinates associated with pixels. Also going
21 into them, which is vertex indices, those are
22 the -- that's the work associated with
23 vertices.

24 So I think the control is in the
25 -- again, I am just going by this diagram,

1 because I really don't have recall of exactly
2 how this worked. But it appears from this
3 diagram that the SQ is telling the inter-blocks
4 which of them to give priority to load into the
5 SPs.

6 Q. So if the SQ block is telling the
7 inter-blocks which of them to give priority to,
8 does that mean the SQ block is performing the
9 launch arbitration?

10 A. Again, I have no recollection from
11 the details of this design back in 2000, but
12 that would be my interpretation and my guess
13 based on this.

14 Q. What about the execution
15 arbitration?

16 A. That would definitely be done in
17 the SQ, because the SQ is the one who has to
18 issue the instructions. It had to pick a wave
19 in order to know from which instruction point
20 or two are used to go into the instruction
21 store to fetch the instruction associated with
22 that wave.

23 Q. Okay. You can set Exhibit 11
24 aside.

25 When we were looking at Exhibit 8,

1 the '871 patent, we were talking about an
2 arbiter circuit. Do you recall ever
3 implementing an arbiter circuit in the R400?

4 MR. McNAMARA: Objection.

5 A. I did not personally implement the
6 arbiter. I recall discussing arbitration with
7 the people who did implement it.

8 Q. Do you recall if an arbiter
9 circuit was implemented in the R400?

10 MR. McNAMARA: Objection.

11 A. I'm sure an arbiter circuit was
12 implemented, because you have to -- because a
13 unified shader needs an arbiter circuit. You
14 have to choose whether you're going to execute
15 vertices or pixels, because you have the choice
16 of both.

17 Q. Was that -- to your recollection,
18 was that arbiter circuit within the sequencer?

19 MR. McNAMARA: Objection to form.

20 A. Again, I don't have a recollection
21 -- I do know that the, what I called execution
22 arbitration, was within the sequencer. I don't
23 have a recollection of where the other arbiter
24 was, the launch arbiter.

25 Q. Do you have any recollection of

1 the launch arbiter being located outside the
2 sequencer?

3 MR. MECHELL: Objection. Lacks
4 foundation.

5 A. I don't have a recollection one
6 way or the other.

7 Q. But there's not a separate arbiter
8 circuit shown in the block diagram we were just
9 looking at?

10 MR. McNAMARA: Objection.

11 A. Correct. If I go by the block
12 diagram, I would say the arbitration is within
13 the sequencer.

14 Q. Do you remember when ATI first
15 implemented an arbiter circuit in the R400?

16 A. No.

17 Q. I'd like you to turn back to
18 Exhibit 8, please.

19 A. Okay.

20 Q. That's the '871 patent.

21 A. I have it operate here.

22 Q. Okay. If you could turn to Column
23 1 of the '871 patent, starting around Line 60.
24 It says, "Conventional graphics processors
25 require the use of both a vertex shader and a

1 pixel shader in order to generate an object."

2 A. I see.

3 Q. Do you know what the pixel shader
4 there refers to?

5 MR. MECHELL: Objection. Calls
6 for a legal conclusion.

7 A. A pixel shader, such as the one in
8 the R300.

9 Q. So your understanding is that
10 that's describing the -- strike that.

11 So the '871 patent was meant to be
12 an improvement over the R300?

13 MR. McNAMARA: Objection.
14 Mischaracterizes. Calls for a legal
15 conclusion.

16 MR. MECHELL: Objection to form.
17 Calls for a legal conclusion. Overly
18 broad.

19 A. Yeah, I wouldn't say that it was
20 specifically related to an improvement over the
21 R300. This was relative to really all the
22 graphics, the current state of the art graphics
23 chips at the time.

24 Q. Including the R300?

25 A. Including the R300, yes.

1 Q. Okay. So what were the problems
2 with the prior art graphics chips at the time?

3 MR. McNAMARA: Objection to form.
4 Calls for a legal conclusion.

5 MR. MECHELL: Objection to form.
6 Overly broad.

7 A. The specific issue that was being
8 addressed by the unified shader was the fact
9 that it was difficult to size the vertex and
10 pixel shaders in a dynamic environment. You
11 had to size both of them to be bigger than
12 needed, because during a vertex-dominant case,
13 the pixel shader would be idle, and during a
14 pixel shader-dominant case the vertex shader
15 would be idle.

16 It was rare that you had a
17 balanced case where you could pick a reasonable
18 size and both would be reasonably efficient.

19 Q. A little while ago you said that
20 when it says -- when it refers to "pixel
21 shader" there on Line 60 or 61, that that's a
22 pixel shader such as the one in the R300; is
23 that correct?

24 A. Yes.

25 Q. So that, I think, if I remember

1 correctly, the pixel shader in the R300 was
2 able to perform color shading and texture
3 shading?

4 A. And texture fetches I would
5 characterize it as. Shading involving texture
6 fetches.

7 Q. So the pixel shader referred to
8 here on Line 61 is talking about a pixel shader
9 that was able to perform color shading and
10 texture fetching?

11 MR. MECHELL: Objection to form.
12 Calls for a legal conclusion.

13 A. I'm not sure it was limited to
14 that. Even if you had a shader that, you know,
15 the texture fetching was outside of the shader,
16 I still think a unified shader makes a certain
17 amount of sense, though perhaps not as much as
18 one that included texture fetching as well.

19 Q. Could you turn to Column 4,
20 please. Starting around Line 36 it says, "The
21 instruction store 98 contains the necessary
22 instructions that are executed by the processor
23 96 in order to perform the respective
24 arithmetic and logic operations on the data
25 maintained in the general purpose register

1 block 92 as provided by the source registers 93
2 to 95."

3 Do you see that?

4 A. Yes.

5 Q. What's the distinction between
6 arithmetic and logic operations?

7 MR. MECHELL: Objection to form.
8 Calls for a legal conclusion.

9 A. Arithmetic generally refers to
10 multiply or adds, and logical operations refer
11 to things like ands, or ors, or shifts, things
12 that, you know, you don't really care what the
13 meaning of the -- where you're not treating the
14 piece of data as a number.

15 Q. Could you turn to Column 5 of the
16 '871 patent. Starting at line 14 or so, it
17 says, "The unified shader 62 has ability to
18 simultaneously perform vertex manipulation
19 operations and pixel manipulation operations at
20 various degrees of completion by being able to
21 freely switch between such programs or
22 instructions, maintained in the instruction
23 store 98, very quickly."

24 Do you see that?

25 A. Yes.

1 Q. What's your understanding of
2 "manipulation operations"?

3 MR. McNAMARA: Objection.

4 MR. MECHELL: Objection to form.
5 Calls for a legal conclusion.

6 A. My interpretation is that it's
7 able to execute their respective shader
8 programs. So each individual instruction in a
9 shader program is a manipulation.

10 Q. Then further down in that
11 paragraph, at line 27 or so, it refers to
12 "pixel calculation operations." Do you see
13 that?

14 A. Yes.

15 Q. What's your understanding of pixel
16 calculation operations?

17 MR. MECHELL: Same objection.

18 A. Again, it's executing one or more
19 pixel shader instructions.

20 Q. Is there any distinction in your
21 mind between pixel manipulation operations and
22 pixel calculation operations?

23 MR. MECHELL: Objection to form.

24 A. No.

25 Q. Can a single instruction cause a

1 manipulation operation?

2 A. Sure.

3 Q. And can a single instruction cause
4 a calculation operation?

5 A. Yes.

6 Q. Going back to the top of that
7 paragraph, that first sentence that I
8 previously read, that discusses simultaneously
9 performing vertex manipulation operations and
10 pixel manipulation operations?

11 A. Right.

12 Q. What's your understanding of that?

13 MR. MECHELL: Objection to form.

14 MR. McNAMARA: Objection to form.

15 Calls for a legal conclusion. Vague.

16 A. My understanding is that the
17 shader for a given pixel and a given vertex can
18 be -- can be active simultaneously, meaning
19 that you do not run a pixel to completion, and
20 then run a vertex to completion or a pixel wave
21 to completion and then a vertex wave to
22 completion. But instead, you're able to
23 execute both, I'll say it, at the same time in
24 the same sense that this paragraph uses at the
25 same time.

1 That doesn't mean that each
2 instruction is being executed at the same time.
3 You launch a pixel instruction and then you
4 follow it by a vertex instruction, but the
5 pixel shader, which is still in the middle of
6 operating, even when no instructions are
7 executing, if it hasn't finished yet, if it has
8 further instructions to execute, and the vertex
9 shader is still executing at the same time.

10 Q. Is this like the interleaving that
11 we were discussing earlier today?

12 A. Yes, exactly.

13 MR. MECHELL: Objection to form.
14 Calls for a legal conclusion. Overly
15 broad.

16 Q. With an "L"?

17 A. Yes. I believe that's what's
18 referred to, when it says "freely switched,"
19 between some programs instructions.

20 MR. SCHWENTKER: How long have we
21 been going?

22 VIDEOGRAPHER: Five more minutes
23 left for the disk.

24 MR. SCHWENTKER: Why don't we
25 break, then.

1 VIDEOPHOTOGRAPHER: The time is 3:58
2 and we're off the record.

3 (Recess taken at 3:58 p.m. and
4 reconvening at 4:15 p.m.)

5 VIDEOPHOTOGRAPHER: We are back on the
6 record. The time is 4:15.

7 BY MR. SCHWENTKER:

8 Q. Welcome back, Mr. Gruber. Before
9 the break, we were talking about the '871
10 patent, Exhibit 8. I'd like for you to turn to
11 Column 8. At the top of Column 8, do you see
12 Claim 15?

13 A. Yes.

14 Q. Are you familiar with the concept
15 of patent claims?

16 A. Yes.

17 Q. What's your understanding of
18 patent claims?

19 MR. McNAMARA: Object to form.
20 Calls for a legal conclusion.

21 A. Well, there are independent and
22 dependent patent claims. This appears to be an
23 independent patent claim.

24 Q. Is it your understanding that a
25 patent claim kind of defines the metes and

1 bounds of an invention?

2 MR. MECHELL: Objection to form.

3 Calls for a legal conclusion.

4 A. Yes.

5 Q. So Claim 15 says "A unified
6 shader," and then -- let me stop there.

7 Do you know when you and your
8 co-inventors first came up with the idea of a
9 unified shader?

10 MR. McNAMARA: Objection.

11 MR. MECHELL: Objection to form.

12 A. I don't have any clear
13 recollection.

14 Q. Do you recall a general time
15 frame?

16 MR. MECHELL: Same objection.

17 MR. McNAMARA: Objection.

18 A. It was around 2000, but nothing
19 better than that.

20 Q. It could have been later than
21 that?

22 MR. McNAMARA: Objection.

23 MR. MECHELL: Objection.

24 A. I'm not sure. I suppose it's
25 possible.

1 Q. Do you recall when ATI first
2 implemented a unified shader?

3 MR. MECHELL: Objection to form.
4 Vague.

5 A. I don't have a clear idea.

6 Q. The next line says "A general
7 purpose register block for maintaining data."
8 Do you recall when you and your
9 co-inventors first had the idea of a unified
10 shader with a general purpose register block
11 for maintaining data?

12 MR. McNAMARA: Objection to form.

13 MR. MECHELL: Objection to form.

14 A. No, but the general purpose
15 register block would have been part of that
16 from the beginning. It's not like that would
17 be something added on.

18 Q. Do you recall when a unified
19 shader with a general purpose register block
20 for maintaining data was first implemented?

21 MR. MECHELL: Objection to form.

22 Vague.

23 A. No.

24 Q. Below that it says "A processor
25 unit." Do you see that?

1 A. Yes.

2 Q. Do you recall when you and your
3 co-inventors first had the idea for a unified
4 shader with a processor unit?

5 MR. MECHELL: Objection to form.
6 Calls for a legal conclusion.

7 MR. McNAMARA: Objection.

8 A. No. But again, a processor unit
9 would have been part of the whole unified
10 shader from the beginning as opposed to a
11 sequential thing.

12 Q. Do you recall when a unified
13 shader with a processor unit was first
14 implemented?

15 MR. MECHELL: Objection to form.
16 Vague.

17 A. No.

18 Q. Then finally below that it says,
19 "A sequencer, coupled to the general purpose
20 register block and the processor unit, the
21 sequencer maintaining instructions operative to
22 cause the processor unit to execute vertex
23 calculation and pixel calculation operations on
24 selected data maintained in the general purpose
25 register block."

1 Do you see that?

2 A. Yes.

3 Q. Do you recall when you and your
4 co-inventors first had the idea for a unified
5 shader with that sequencer?

6 MR. McNAMARA: Objection.

7 A. No.

8 MR. MECHELL: Objection to form.
9 Calls for a legal conclusion. Overly
10 broad.

11 Q. Do you recall when a unified
12 shader with that sequencer was first
13 implemented?

14 MR. MECHELL: Objection to form.
15 Vague.

16 A. No.

17 Q. Further down in Column 8 there's
18 Claim 20. Do you see that?

19 A. Yes.

20 Q. And it says, "The shader of Claim
21 15, wherein the processor unit executes vertex
22 calculations while the pixel calculations are
23 still in progress."

24 Do you see that?

25 A. Yes.

1 Q. Do you understand this is a
2 dependent claim from Claim 15?

3 A. Yes.

4 Q. What's your understanding of when
5 it says "wherein the processor unit executes
6 vertex calculations while the pixel
7 calculations are still in progress"?

8 MR. MECHELL: Objection to the
9 form. Calls for a legal conclusion.

10 A. The pixel shader for a given pixel
11 has not finished; that is, there are still
12 instructions to be issued for that pixel
13 shader. Yet we have issued instructions for a
14 vertex wave as well on the same unified shader.

15 Q. Is that like the interleaving we
16 have been discussing today?

17 MR. MECHELL: Objection to form.
18 Calls for a legal conclusion. Vague.

19 A. Yeah, I think it's -- I think it
20 is -- interleaving is one aspect of it.

21 I will also point out that given
22 that there are multiple execution engines, like
23 we mentioned the ALU, the texture, the control
24 flow, all of which are capable of executing an
25 instruction in a given cycle.

1 So, you know, I think that this
2 covers both interleaving on a given unit as
3 well as simultaneous execution across two
4 different units.

5 Well, maybe this claim doesn't,
6 because it specifically talks about the
7 processor unit.

8 Q. And by "processor unit," you
9 understand that to mean what?

10 MR. MECHELL: Objection. Calls
11 for a legal conclusion.

12 A. I'm not sure actually whether
13 processor unit is restricted to the ALU or
14 could be interpreted to mean to include the
15 texture unit or the control flow unit. I'd
16 have to look at a lot more detail in this
17 patent to really give an opinion.

18 Q. Could you turn to Exhibit 9,
19 please.

20 A. Yes.

21 Q. Actually, before we do that, going
22 back to Exhibit 8, the '871 patent.

23 A. Yes.

24 Q. The first page, page AMDLG0002112.

25 A. Yes.

1 Q. Do you see you're listed as one of
2 the inventors?

3 A. Yes.

4 Q. So this is your patent?

5 A. It is.

6 Q. Were you involved in drafting this
7 patent?

8 A. Yes.

9 Q. Do you recall what you drafted?

10 MR. MECHELL: Objection to form.

11 A. I have looked at the patent since
12 issue, but I haven't looked at this patent
13 recently. So I don't have any immediate
14 recall.

15 Q. When was the last time you looked
16 at it?

17 A. It was associated with the ITC
18 court case that must have been two years ago.

19 Q. Okay. So you looked at it two
20 years ago?

21 A. Yes.

22 Q. Have you looked at it since then?

23 A. No.

24 Q. Okay. Now turning to Exhibit 9.

25 A. Okay. Let me say that I

1 previously said that I recognized this patent
2 based on the title. But looking at the date of
3 issue and the filing date, I'm no longer
4 certain that I've seen this patent.

5 Q. Which one?

6 A. Exhibit 9.

7 Q. Oh, Exhibit 9. Okay.

8 A. You said turning to Exhibit 9.

9 That's why I brought it up.

10 Q. Is that because the filing date
11 and the issue date were after you left AMD?

12 A. Correct.

13 Q. Were you involved in the filing of
14 the patent application for this patent?

15 A. Not to my knowledge.

16 MR. MECHELL: Objection. Vague.

17 Q. But you would agree that you're
18 listed as one of the inventors of the patent?

19 A. Yes.

20 Q. And is it your understanding that
21 this patent is related to the '871 patent?

22 A. Yes.

23 Q. And is it your understanding that
24 the figures in the text of the patent are the
25 same as the '871 patent?

1 MR. McNAMARA: Objection.

2 MR. MECHELL: Objection. Lack of
3 foundation.

4 A. I haven't examined the patent
5 close enough to really say one way or the
6 other.

7 MR. LEVENTHAL: Could you just
8 represent that to him, if it's
9 necessary?

10 Q. I will represent to you that the
11 figures in the text are the same as the '871
12 patent, with perhaps minor differences where it
13 claims priority to related applications.

14 A. Okay.

15 MR. McNAMARA: Objection. Lacks
16 foundation. Mischaracterizes the
17 document.

18 Q. And, of course, the patent numbers
19 and the filing date and application date or the
20 issue date are also different.

21 MR. McNAMARA: Same objections.

22 Q. Could you turn to the last page of
23 Exhibit 9, please.

24 A. Yes.

25 Q. In Column 8 there's a Claim 11.

1 Do you see that?

2 A. Yes.

3 Q. I'm going to read the first part
4 of Claim 11. It says, "A unified shader
5 comprising: A processor unit flexibly
6 controlled to perform vertex manipulation
7 operations and pixel manipulation operations
8 based on vertex or pixel workload."

9 Do you see that?

10 A. Yes.

11 Q. Do you have an understanding of
12 vertex or pixel workload?

13 MR. McNAMARA: Object to form.
14 Calls for a legal conclusion.

15 A. Yes.

16 Q. What does that mean to you?

17 MR. McNAMARA: Same objections.

18 A. I think it means the number of
19 vertices or the number of pixels submitted to
20 the processor. For instance, you may, you
21 know, if you're dealing with large triangles,
22 you have very few vertices and you have a lot
23 of pixels, and if you're dealing with very
24 small triangles, you have a lot of vertices and
25 very few pixels.

1 So the ratio of vertex-to-pixel
2 workload may change based on that ratio, and
3 that ratio is simply a function of if it's a
4 game, you know, how far you are from
5 interesting objects.

6 Q. Is workload a commonly used term
7 in this context?

8 MR. McNAMARA: Object to form.

9 Calls for a legal conclusion.

10 A. Yes. I would say yes.

11 Q. The understanding that you just
12 provided, is that based on your experience in
13 the industry?

14 MR. McNAMARA: Objection to form.

15 Calls for a legal conclusion. Lacks
16 foundation.

17 A. Yes.

18 Q. Below that, Claim 11 goes on to
19 say "an instruction store and wherein the
20 processor unit of the unified shader performs
21 the vertex manipulation operations and pixel
22 manipulation operations at various degrees of
23 completion based on switching between
24 instructions in the instruction store."

25 What's your understanding of what

1 it means when it says "based on switching
2 between instructions in the instruction store"?

3 MR. McNAMARA: Objection to form.
4 Calls for a legal conclusion. Lacks
5 foundation. Vague.

6 A. My understanding is that is that
7 you have waves in various stages of completion
8 of their respective shader.

9 For instance, if a shader has 10
10 instructions for pixel and 20 instructions for
11 vertex, you may be in a situation where the
12 pixel shader has completed five instructions
13 and the vertex shader has -- the vertex wave
14 has completed seven instructions of the vertex
15 shader, and that's because before completing
16 the pixel shader, you switch to execution of
17 the vertex shader; of the vertex shader wave,
18 pixel shader wave and vertex shader wave.

19 Q. Could you turn to Exhibit 10,
20 please. This is the '846 patent. Do you see
21 that?

22 A. Yes. I'm going to make the same
23 comment here. I mistakenly said I recognize
24 this patent based on the title and the subject,
25 but based on the filing dates and the issue

1 dates, I have not seen this patent.

2 Q. And that's because it was filed
3 and issued after you left AMD?

4 A. Correct.

5 Q. Turning to the first page of the
6 patent, you would agree, though, that you are
7 listed as a named inventor on the patent?

8 A. Yes.

9 Q. You don't have any reason to doubt
10 that this is your patent?

11 A. No.

12 Q. So of these three patents, it
13 sounds like the '871 patent is the only one
14 that you were personally involved in seeking
15 patent protection?

16 MR. MECHELL: Objection to form.

17 A. Correct.

18 MR. MECHELL: Vague.

19 Q. Did you receive any compensation
20 for the '871 patent?

21 A. I believe that I did. I believe
22 that ATI had a patent compensation program.

23 Q. Do you recall what you received?

24 A. No. It would have been somewhere
25 between \$500 and \$1,000, but I don't remember

1 what. Oh, and a balloon.

2 Q. What kind of balloon?

3 A. It was one of these ones, you
4 know, the polyethylene ones, so they lasted for
5 a while. I remember that my kid loved those
6 when I would bring them home.

7 Q. Did you receive any compensation
8 in connection with the '454 patent or the '846
9 patent?

10 A. No. Not even a balloon.

11 Q. Are you being compensated for your
12 time here today?

13 A. No -- well, when I was served the
14 patent, I got a \$50 check associated -- when I
15 was served the subpoena. So I suppose I am.

16 Q. But other than that, you haven't
17 received any compensation for appearing here
18 today?

19 A. Right.

20 Q. Do you have any plans to attend
21 trial in the Northern District of California
22 case?

23 A. No.

24 Q. Do you have any plans to attend a
25 trial or hearing in the ITC investigation?

1 A. No.

2 Q. Has anyone asked you to attend?

3 A. No.

4 Q. If you were asked to attend, would
5 you?

6 A. Without a subpoena, do you mean?

7 Q. Correct.

8 MR. MECHELL: Objection.
9 Incomplete hypothetical.

10 A. No.

11 Q. Let me restate that. If you were
12 asked to attend trial in the Northern District
13 of California case, would you, without a
14 subpoena?

15 A. No.

16 MR. MECHELL: Again, incomplete
17 hypothetical objection.

18 Q. If you were asked to attend trial
19 in the ITC investigation without a subpoena,
20 would you?

21 A. No.

22 Q. Now, earlier today you said that
23 you testified at least, I believe you said, two
24 or three depositions --

25 A. Right.

1 Q. -- in connection with a different
2 ITC investigation?

3 A. Correct.

4 Q. And I think you said that
5 testimony was about two years ago?

6 A. Yes.

7 Q. Okay.

8 MR. SCHWENTKER: Counsel, this is
9 -- Bryan, I'm handing you a copy of a
10 transcript that was produced in the
11 Northern District of California case.
12 It says on the front that it's the
13 videotaped deposition of Andrew E.
14 Gruber.

15 I request your confirmation I can
16 show this to Mr. Gruber?

17 MR. MECHELL: I can only speak to
18 the extent it contains ATI Technologies
19 ULC confidential business information,
20 in that matter, in which case there
21 would be no objection for showing it to
22 the witness, because it is the witness's
23 testimony from that matter.

24 To the extent there's any other
25 third-party or Respondent's confidential

1 business information, I can't speak to
2 that. Just to be clear, I don't know
3 whether there's any in there.

4 MR. McNAMARA: What deposition is
5 that, the date?

6 MR. SCHWENTKER: This is a March
7 17, 2015 deposition.

8 MR. McNAMARA: No objection.

9 MR. SCHWENTKER: No objection from
10 you?

11 MR. McNAMARA: No.

12 MR. LEVENTHAL: On behalf of
13 Qualcomm, who is the Respondent in this
14 case, no objection either.

15 MR. SCHWENTKER: Okay. So where
16 does that leave us?

17 MR. LEVENTHAL: Can we go off the
18 record for a second?

19 MR. SCHWENTKER: Sure. Why don't
20 we go off the record.

21 VIDEOGRAPHER: The time is 4:41
22 and we are off the record.

23 (Discussion off the record at 4:41
24 p.m. and reconvening at 4:45 p.m.)

25 VIDEOGRAPHER: We are back on the

1 record. The time is 4:45.

2 BY MR. SCHWENTKER:

3 Q. Mr. Gruber, do you recall being
4 deposed in the ITC investigation on or around
5 March 17, 2015?

6 A. Yes, I do.

7 Q. Okay. Do you recall you were
8 designated as a corporate witness on behalf of
9 Advanced Micro Devices and -- yeah, I believe
10 just Advanced Micro Devices?

11 A. Yes.

12 Q. Have you reviewed your transcript
13 from that deposition?

14 A. Yes.

15 Q. When did you review it?

16 A. It was soon after the transcript
17 was available. It was probably about a month
18 after the testimony.

19 Q. Did you find any errors in your
20 testimony from that deposition?

21 A. As I recall, there were one or two
22 errors or things that I wasn't sure whether
23 they needed to be corrected or not, and I
24 informed my lawyers of that, when I returned
25 the signed copy with whatever markup I did, I

1 think they might have said those are not
2 material and don't have to be changed. I don't
3 recall.

4 Q. So as far as you're aware, there
5 were no material errors in your transcript?

6 A. As far as I'm aware, yeah.

7 Q. Did you fill out an errata sheet
8 where you specified changes to be made?

9 A. Yeah -- I can't be 100 percent
10 sure I filled out an errata sheet as opposed to
11 an e-mail communication.

12 Q. Okay.

13 A. It was definitely written, but I
14 just don't remember whether it was actually on
15 paper.

16 Q. Okay. Other than those
17 non-material errors that you noted in your
18 transcript, do you stand by your testimony from
19 that deposition?

20 A. Yes.

21 Q. Why did you agree to appear as
22 AMD's corporate witness in that deposition?

23 A. Because it was in the interest of
24 my current employer.

25 Q. Your current employer being

1 Qualcomm?

2 A. Yes.

3 Q. Why was it in Qualcomm's interest?

4 A. Qualcomm was a party to the
5 lawsuit. It was one of the Defendants.

6 Q. And how was your testimony in
7 Qualcomm's interests?

8 MR. LEVENTHAL: Let me caution
9 you, you can answer, but as you do so,
10 do not reveal any attorney-client
11 communication.

12 A. I'm sorry, could you repeat the
13 question?

14 Q. How was your testimony in
15 Qualcomm's interests?

16 A. My understanding was that one of
17 the defenses to the NVIDIA infringement claim
18 was that their patents were invalid because of
19 prior art demonstrated by the AMD patents.

20 Q. Is it your understanding that the
21 AMD patents are prior art to the NVIDIA
22 infringement claims?

23 MR. LEVENTHAL: Form.

24 A. That is my current understanding.

25 Q. What do you base that

1 understanding on?

2 MR. McNAMARA: Objection.

3 MR. LEVENTHAL: Again, you can
4 answer that to the extent you have a
5 basis, other than attorney-client
6 communications. Otherwise, I instruct
7 you not to answer.

8 A. Okay. Simply, my recollection of
9 how early we were in the unified shader
10 development. I mean, I know when NVIDIA came
11 out with theirs, and I know that we had done
12 work significantly prior to that.

13 Q. When did NVIDIA come out with
14 theirs?

15 A. I don't recall now, but I remember
16 at the time when we were looking at the ITC
17 case and the validity of the NVIDIA patents
18 that the time frame was such that I was pretty
19 certain that we were prior to that.

20 Q. So you said that your testimony in
21 that prior deposition in 2015 was in the
22 interests of Qualcomm, your current employer?

23 A. Correct.

24 Q. Do you know whether your testimony
25 in this deposition is in the interests of

1 Qualcomm?

2 MR. McNAMARA: Objection.

3 A. I do not know.

4 Q. You have no reason to think it is
5 or is not?

6 MR. McNAMARA: Objection.

7 A. I would say I have reasons to
8 think on both sides.

9 Q. What reasons do you think it might
10 be in Qualcomm's interests?

11 MR. MECHELL: Objection. Calls
12 for speculation.

13 MR. LEVENTHAL: Form.

14 A. Well, because Qualcomm has a
15 license to the IP from AMD. This could hurt
16 Qualcomm's competitors and not hurt Qualcomm.
17 So I suppose in that sense, it could help.

18 Q. Any other reasons you think it
19 would help?

20 MR. MECHELL: Same objection.

21 A. No.

22 Q. Any reasons you think it would
23 hurt Qualcomm's interests?

24 MR. MECHELL: Same objection.

25 A. Yeah, because, you know, LG is a

1 Qualcomm customer, and so we don't want to see
2 our customers hurt. AMD is not.

3 Q. Going back to your work on the
4 unified shader in the R400, do you know whether
5 others copied the unified shader idea that you,
6 Mr. Morein, Mr. Lefebvre and Mr. Skende had?

7 A. Well, I know the unified shader
8 has become very popular, almost standard. I
9 don't think you can find a GPU out there that
10 doesn't use unified shaders. It doesn't mean
11 that they copied as opposed to independently
12 invent it.

13 Q. Do you have any opinions on
14 whether -- strike that.

15 So you're not aware of anyone
16 copying the unified shader idea that you all
17 had?

18 A. No.

19 Q. From your prior response, I
20 understand or I take it that you understand
21 that graphics processors in the market today
22 have unified shaders?

23 A. I think that's almost universally
24 true, yes.

25 Q. Do you have any opinions on

1 whether any unified shaders on the market today
2 infringe any of your patents?

3 MR. MECHELL: Objection. Calls
4 for a legal conclusion.

5 A. I don't really have an opinion on
6 it. I can say I have suspicions because of the
7 breadth of our patent. But it could be there
8 are ways around it.

9 I certainly haven't examined in
10 detail the implementation of others to really
11 draw an informed opinion.

12 Q. Okay. Do you know if others came
13 up with the idea of a unified shader around the
14 same time as you, Mr. Morein, Mr. Lefebvre and
15 Mr. Skende?

16 MR. MECHELL: Objection. Calls
17 for a legal conclusion.

18 A. I don't know, other than, you
19 know, by looking at when NVIDIA introduced
20 their product and estimating a reasonable
21 development schedule.

22 Q. Other than the patent compensation
23 of \$500 to \$1,000 that you mentioned earlier
24 and the balloon, have you received any awards
25 or praise for your work that led to the unified

1 shader patents?

2 A. At AMD I got this thing, like
3 Plexiglas, it's like a trophy type of thing. I
4 think that was specifically associated with the
5 unified shader patent.

6 Q. Okay. Do you know why you
7 received that?

8 A. I just think because they thought
9 it was an important patent, so it was
10 additional recognition.

11 Q. Any other awards?

12 A. Not that I can think of.

13 Q. Do you own any AMD stock?

14 A. No. I wish I did. It has gone up
15 a lot lately.

16 MR. SCHWENTKER: I have no further
17 questions. I did want to note for the
18 record that I don't believe we have a
19 copy of the errata, if there was an
20 errata, from the 2015 deposition
21 transcript.

22 With that, I will pass the
23 witness.

24 VIDEOGRAPHER: The time is 4:59
25 and we're off the record.

1 (Recess taken at 4:59 p.m. and
2 reconvening at 5:03 p.m.)

3 VIDEOGRAPHER: We are back on the
4 record. The time is 5:03.

5 EXAMINATION BY

6 MR. MECHELL:

7 Q. Good afternoon, Mr. Gruber.

8 A. Good afternoon.

9 Q. Earlier counsel for LG asked you
10 about whether your testimony and Qualcomm's
11 interests are related in any way. Do you
12 remember that?

13 A. Yes.

14 Q. Does the question of whether your
15 testimony is in Qualcomm's interests factor in
16 any way into the content of your testimony
17 today?

18 A. No, it does not.

19 Q. And prior to this deposition, have
20 you had any communications with counsel for LG?

21 A. No.

22 Q. Have you had any communications
23 with LG employees regarding this case?

24 A. No.

25 Q. And you also may recall counsel

1 asking a number of questions about three
2 patents today; the '871 patent, '454 patent and
3 the '846 patent. Do you remember that?

4 A. Yes.

5 Q. Are you an attorney?

6 A. No.

7 Q. Are you a registered patent
8 attorney?

9 A. No.

10 Q. I believe you testified that you
11 had not read the '871 patent in two years; is
12 that about right?

13 A. Correct.

14 Q. Did you study the '871 patent two
15 years ago?

16 A. I would say that I looked it over.
17 I would not claim a deep study of it.

18 Q. Did you read the entire
19 specification in the '871 patent at that time?

20 A. Yes, I read the entire patent.

21 Q. Did you review the R400
22 documentation that we discussed today and do a
23 claim element-by-element comparison against the
24 claims in the '871 patent?

25 A. No, I did not.

1 Q. Did you review any of the R400 RTL
2 code and do a claim-by-claim element comparison
3 for the '871 patent?

4 A. No.

5 Q. Would your answers be the same for
6 the '454 and '846 patents as well?

7 A. Yes, they would, except the thing
8 about looking them over. I did not look them
9 over two years ago.

10 Q. And you had not looked at the '454
11 or the '846 patents prior to today?

12 A. Correct.

13 Q. And today, how would you
14 characterize your review of those two patents?

15 A. cursory at best.

16 MR. MECHELL: Thank you. No
17 further questions.

18 VIDEOGRAPHER: The time is 5:07
19 and we're off the record.

20 (Off the record at 5:07 p.m. and
21 reconvening at 5:08 p.m.)

22 VIDEOGRAPHER: We are back on the
23 record. The time is 5:08.

24 EXAMINATION BY

25 MR. McNAMARA:

1 Q. Good afternoon, Mr. Gruber. My
2 name is Mike McNamara. You're here in response
3 to a subpoena from AMD and ATI as well,
4 correct?

5 A. Correct.

6 Q. Now, if you could turn your
7 attention to the architecture proposal that you
8 testified about earlier today.

9 A. Yes.

10 Q. It's Exhibit 4. Just let me know
11 when you're there.

12 A. I'm there.

13 Q. Now, you had a hand in drafting
14 this architecture proposal, correct?

15 A. I gave some feedback on it, I
16 would say.

17 Q. And when this architecture
18 proposal was drafted, you were working on the
19 R400 project, right?

20 A. Correct.

21 Q. Now, you were involved with some
22 of the initial meetings to convince people
23 within your own company that going with a
24 unified shader was the right thing to do for
25 the R400 project, right?

1 A. Correct.

2 Q. Now, when you testified earlier
3 today, you said their main issues were about
4 performance and precision of a GPU with a
5 unified shader, right?

6 MR. SCHWENTKER: Objection.

7 A. Correct.

8 Q. Did the GPU with the unified
9 shader ultimately deliver with sufficient
10 precision?

11 MR. SCHWENTKER: Objection. Form.

12 A. Yes. I mean, there may have been
13 corner cases that showed precision issues, but
14 they weren't significant enough to mean that
15 there was any kind of real problem with the
16 product.

17 Q. Did the GPU with the unified
18 shader deliver on the performance needed?

19 MR. SCHWENTKER: Objection. Form.

20 A. Eventually in the produced
21 products, yes.

22 Q. Is that one of the reasons why the
23 rest of the industry has adopted your unified
24 shader approach to GPUs?

25 MR. SCHWENTKER: Objection to

1 form. Calls for speculation.

2 A. Yes.

3 Q. When this architecture proposal,
4 which is Gruber Exhibit 4, was drafted, were
5 you working on the R400 at that time?

6 A. I was in the early stages of it,
7 yes.

8 Q. Were other people working on the
9 R400 project as well?

10 A. Yes.

11 Q. And you continued working on that
12 R400 project up until that R400 team became the
13 R500 team; is that correct?

14 A. That's correct.

15 Q. And that development was
16 consistent from when you started out the R400
17 through when it transitioned to the R500
18 project, correct?

19 MR. SCHWENTKER: Objection.

20 Vague.

21 A. It was a continual effort.

22 Q. And that R400/R500 team included
23 100 engineers? How many engineers were
24 involved in the R400 project?

25 A. Probably close to 100, I would

1 say.

2 Q. And how many engineers were
3 involved in the R500 project?

4 A. The same.

5 Q. And that team worked every workday
6 to continue to develop that GPU, right?

7 MR. SCHWENTKER: Objection.

8 Vague. Calls for speculation.

9 A. Yes.

10 Q. Now, this architecture proposal
11 bears a date of November 13, 2000, correct?

12 A. Correct.

13 Q. And if you take a look at Page 19
14 of the document, the unified shader is
15 described at a high level on that page,
16 correct?

17 A. 19? There's only 16 pages.

18 Q. I apologize. Page 9. I merged 9
19 of 16 together to get 19.

20 A. Yes. It describes the unified
21 shader.

22 Q. So the unified shader was
23 conceived of by the time this document was
24 drafted, correct?

25 A. Correct.

1 MR. SCHWENTKER: Objection. Calls
2 for a legal conclusion.

3 Q. Take a look at Page 15 of the
4 document, there's also a reference to a
5 sequencer, Section 9.3.3. Do you see that?

6 A. Yes.

7 Q. So by this time, you had
8 understood that a sequencer was necessary,
9 right?

10 A. Correct.

11 MR. SCHWENTKER: Objection.
12 Vague.

13 Q. Now, when you go through and work
14 on the design effort at AMD, you write down the
15 description of the R400 as it evolves, right?

16 A. Correct.

17 Q. So these design documents are a
18 record of what the R400 project consisted of,
19 right?

20 MR. SCHWENTKER: Objection.
21 Vague.

22 A. Yes.

23 Q. And so, if I went to a particular
24 document that was written in 2001 about the
25 R400 project and read it, that would be a good

1 approximation of what the R400 project
2 consisted of at that time?

3 A. At that time, correct.

4 Q. And an even better record of what
5 the R400 project consisted of would be the RTL,
6 that's the actual embodiment of the GPU, right?

7 A. That's correct.

8 Q. Were you involved at all in the
9 testing of the RTL?

10 A. I was aware of what stage we were
11 in testing and how far along we were in terms
12 of pass/fails. We would generally keep track
13 in terms of number of tests written, number of
14 tests passed on the C level model, and then
15 number of tests passed on the RTL.

16 Q. And throughout the process of this
17 project, you would synthesize the RTL into net
18 lists, right?

19 A. Yes.

20 Q. And those net lists were tested on
21 a FPGA prototype, right?

22 A. I believe that that's true, that
23 we had one of those.

24 Q. So the design process would be to
25 develop the RTL first, correct?

1 A. Yes.

2 Q. Then you would test it using kind
3 of cadence type environment to test the RTL?

4 A. Yes.

5 Q. Then synthesize it into net lists,
6 right? You've got to give me a yes or no.

7 A. Well, I mean, I think to
8 synthesize into net lists, that would have to
9 wait until we had enough of the chip
10 implemented in RTL to have a full chip
11 simulation.

12 But we would do a lot of work just
13 purely in the RTL doing testing of individual
14 RTL blocks just using the RTL and the C level
15 model as I described earlier.

16 So I'm saying that the path to the
17 FPGA implementation netlist prototype happened
18 later in the process, after there was already a
19 lot of initial testing done at the block level
20 on all the blocks.

21 Q. And so when you got to the point
22 where you generated a netlist, that would be
23 tested on those IKOS FPGAs, right?

24 A. Right.

25 Q. Just closing one thing out, was a

1 unified shader used in the AMD products prior
2 to the R400?

3 A. No.

4 Q. Was a unified shader used by
5 others, to the best of your knowledge, prior to
6 the R400 project?

7 MR. SCHWENTKER: Objection. Form.

8 A. No.

9 Q. To the best of your understanding,
10 was the unified shader a new concept for use in
11 GPUs as of the R400 development?

12 A. Yes.

13 Q. Was a sequencer used in AMD
14 products prior to the R400?

15 A. I think so, yes.

16 Q. Was a sequencer used in GPUs prior
17 to R400?

18 MR. SCHWENTKER: Objection.

19 A. I believe the R300 had a sequence.

20 Q. But a sequencer wasn't used in
21 connection with a unified shader prior to the
22 R400, right?

23 A. Correct.

24 MR. SCHWENTKER: Objection. Calls
25 for speculation.

1 Q. Now, during your earlier
2 testimony, you talked a little bit about
3 NVIDIA. Do you recall that?

4 A. Yes.

5 Q. And you were saying that NVIDIA
6 didn't develop its unified shader until after
7 AMD developed its unified shader, correct?

8 A. That is my belief. But I cannot
9 say for certain that that's true.

10 Q. And as an engineer, you keep up
11 with what's going on in the industry and read
12 industry articles, right?

13 A. Right.

14 MR. McNAMARA: I'd like to have
15 marked for identification purposes as
16 Gruber Exhibit 12 a document bearing the
17 Bates numbers AMD1044_0256586, please.
18 It goes through 588.

19 (Document marked as Exhibit 12
20 for identification)

21 Q. Sir, do you see that Exhibit 12
22 bears a title that reads "ATI and NVIDIA
23 Proclaim Different Graphics Processors
24 Architecture Goals"?

25 A. Yes.

1 Q. Then it goes on and says, "ATI
2 Says Unified Rendering Engine - the Way to Go,
3 NVIDIA Disagrees."

4 Do you see that?

5 A. Yes.

6 Q. Is it your recollection that
7 NVIDIA, as of 2004, was going in a different
8 direction than using a unified shader?

9 MR. SCHWENTKER: Objection. Form.

10 A. Yes.

11 Q. And that article is dated December
12 23, 2004, correct?

13 A. Correct.

14 MR. SCHWENTKER: Objection. Calls
15 for speculation.

16 MR. McNAMARA: I'd like to have
17 marked for identification purposes as
18 Gruber Exhibit 13 a document bearing
19 Bates numbers AMD 1044_0256589 through
20 6590, please.

21 (Document marked as Exhibit 13
22 for identification)

23 Q. This document has a title that
24 says, "NVIDIA Chief Architect: Unified Pixel
25 and Vertex Pipelines - The Way to Go. NVIDIA

1 says it would make a chip with unified pipes
2 'When it Makes Sense'."

3 Do you see that?

4 A. Yes.

5 Q. Is it your understanding that
6 NVIDIA was not yet making a unified shader in
7 2005?

8 MR. SCHWENTKER: Objection. Calls
9 for speculation and a legal conclusion.

10 A. Yeah, based on this article, yes.

11 Q. Based on your understanding of
12 what was going on in the industry in 2005, is
13 it your understanding that NVIDIA didn't have a
14 product with a unified shader on the market?

15 MR. SCHWENTKER: Same objections.

16 A. I remember that we beat them to a
17 market with a unified shader, but I don't
18 recall specifically in 2005 whether NVIDIA had
19 a unified shader or not.

20 Q. And when did AMD first come out
21 with a product with a unified shader?

22 A. I know that the product was the
23 R600, but I don't recall when that was.

24 Q. And that beat NVIDIA to the market
25 with a GPU with a unified shader, correct?

1 MR. SCHWENTKER: Objection. Calls
2 for speculation and a legal conclusion.

3 A. Yes.

4 MR. McNAMARA: I'd like to have
5 marked for identification purposes as
6 Gruber Exhibit 14 a document bearing the
7 Bates numbers AMD1044_0256582 through
8 585, please.

9 (Document marked as Exhibit 14
10 for identification)

11 Q. Sir, what is this document?

12 MR. SCHWENTKER: Objection. Calls
13 for speculation.

14 A. This is an announcement that ATI
15 and Microsoft -- that ATI is going to supply
16 the graphics for the next Microsoft Xbox.

17 Q. Is it your understanding that the
18 Xenos project within AMD started before August
19 14, 2003?

20 A. Yes.

21 Q. That Xenos product -- project was
22 an extension of the R400 project, right?

23 MR. SCHWENTKER: Objection. Form.

24 A. Yes.

25 Q. The development process extended

1 seamlessly from the R400 through into the Xenos
2 process, right?

3 MR. SCHWENTKER: Objection. Form.

4 A. Yes.

5 Q. And the design process also
6 extended seamlessly from the R400 through to
7 the R500, correct?

8 MR. SCHWENTKER: Same objection.

9 A. Yes. Both of the teams continued
10 to work on their products.

11 MR. McNAMARA: I'd like to have
12 marked for identification purposes as
13 Gruber Exhibit 15 a document bearing
14 Bates numbers AMD1044_0016660 through
15 6679, please.

16 (Document marked as Exhibit 15
17 for identification)

18 Q. Sir, do you recognize this
19 document?

20 A. Yes. This is another version of
21 the sequencer spec.

22 Q. Now, this version of the sequencer
23 spec has revision changes to it, correct?

24 A. Correct. Let me just make sure --

25 Q. The third page.

1 A. Yes.

2 Q. And the most recent revision to
3 this sequencer specification was in August 24,
4 2001, right?

5 A. Yes.

6 Q. So this document would be current
7 as of August 24, 2001, right?

8 A. Correct.

9 Q. And it continued to evolve through
10 the R400 design cycle, right?

11 A. Yes.

12 MR. SCHWENTKER: Objection to
13 form.

14 Q. But as of August 24, 2001, this is
15 the state that the sequencer specification
16 existed in, right?

17 MR. SCHWENTKER: Objection. Calls
18 for speculation.

19 A. Yes.

20 Q. Now, AMD keeps track of changes to
21 its design specifications of a Perforce system,
22 right?

23 MR. SCHWENTKER: Objection to
24 form.

25 A. Yes.

1 Q. It also keeps -- let me rephrase
2 that. When you worked at AMD, AMD kept track
3 of changes to its design specifications, right?

4 A. I don't recall how much of this
5 used the Perforce database or not. We
6 certainly used it for the RTL. I don't recall
7 actually whether we used it for the
8 specifications or not.

9 Q. So outside of just Perforce, when
10 you worked at AMD, AMD kept track of changes to
11 its technical documents, right?

12 A. It did, which is why we had
13 version numbers and we had Word keep track of
14 changes.

15 Q. And for some documents, the
16 Perforce system was used, right?

17 A. Yes.

18 Q. Were there any other document
19 revision governing software used at AMD, to
20 your recollection?

21 A. I don't recall.

22 MR. McNAMARA: I'd like to have
23 marked for identification purposes as
24 Gruber Exhibit 16 a document bearing
25 Bates numbers AMD1044_0253421 through

1 53436, please.

2 (Document marked as Exhibit 16
3 for identification)

4 Q. Sir, do you recognize this
5 document?

6 A. I don't really recognize it, no.
7 I don't recall it.

8 Q. Do you recall whether you would
9 have been part of an executive review of the
10 R400 project?

11 A. I think that I would have.

12 Q. Could you take a look at page
13 ending in Bates numbers 53427, that talks about
14 the general status?

15 A. Yes.

16 Q. Now, this general status, the
17 first bullet point talks about hardware
18 emulation?

19 A. Yes.

20 Q. And that's the IKOS FPGA we talked
21 about a little bit earlier?

22 MR. SCHWENTKER: Objection. Calls
23 for speculation.

24 A. Correct.

25 Q. Here it reports that the netlist

1 delivery was completed on October 4, 2002. Do
2 you see that?

3 A. Yes.

4 Q. Is that consistent with your
5 recollection?

6 A. It is consistent, but my
7 recollection is not that good of the actual
8 dates.

9 Q. Do you have any reason to doubt
10 that the netlist was actually delivered on
11 October 4, 2002?

12 A. No.

13 Q. Do you know what the PD team was
14 in connection with the R400?

15 A. "PD" refers to physical design.
16 So it's the actual layout of the gates into
17 silicon.

18 Q. And were you part of the PD team?

19 A. No. That was a separate team.

20 Q. Would you have attended PD team
21 meetings? Not internal PD meetings. I was
22 probably present when a PD representative
23 reported in a wider meeting.

24 MR. McNAMARA: I would like to
25 have marked for identification purposes

1 as Gruber Exhibit 17 a document bearing
2 the Bates numbered AMD1044_0169851
3 through 9863, please.

4 (Document marked as Exhibit 17
5 for identification)

6 Q. Sir, do you recognize this
7 document?

8 A. I don't recognize it, no.

9 Q. Do you know whether you would have
10 been part of this PD team meeting?

11 A. I can't say for sure whether I
12 would have or I wouldn't. I mean, I would
13 imagine I probably wouldn't have been actually.

14 Q. If I could direct your attention
15 to Page 11 of the PowerPoint presentation.
16 Just let me know when you're there.

17 A. I'm there.

18 Q. Page 11 of the PowerPoint
19 presentation lists out three different releases
20 of a netlist?

21 A. Right.

22 Q. Was it commonplace to have three
23 different releases, so here it's 3.0B, 3.0C,
24 3.0D of a netlist?

25 MR. SCHWENTKER: Objection to

1 form.

2 A. Yeah. I mean, you would do it
3 based either on PD feedbacks saying there was
4 congestion in this area and maybe there could
5 be something done at the design stage to fix it
6 or sometimes just, you know, the design
7 implementation is moving in parallel with the
8 PD placement, and as you get updated design,
9 you then feed it back into the PD team.

10 Q. So the PD team would actually test
11 the hardware prototype, right?

12 A. They were not concerned with
13 testing the hardware prototype. They were
14 concerned with the layout. So the placing of
15 gates and making it fit in the smallest area
16 and the routing of the metal from one gate to
17 the next.

18 Q. And it was another team that did
19 kind of hardware implementation?

20 A. Yeah. That was the design team
21 that I was associated with. I was mainly
22 associated with the architecture team, but the
23 architecture team and the implementation team
24 were not totally separate.

25 MR. McNAMARA: I'd like to have

1 marked for identification purposes as
2 Gruber Exhibit 18 a document bearing the
3 Bates numbers AMD1044_0242863, please.

4 (Document marked as Exhibit 18
5 for identification)

6 Q. Sir, do you recognize this
7 document?

8 A. No.

9 Q. Do you know whether this is a
10 screen capture of the R400 hardware prototype?

11 MR. SCHWENTKER: Objection. Form.
12 Calls for speculation.

13 A. I don't know. I don't know if
14 this is from IKOS, whether it's from the C
15 level model or whether it's from the RTL
16 running on cadence mentor type tools.

17 Q. I need your help with
18 pronunciation. Lefebvre?

19 A. Lefebvre.

20 Q. Do you know whether Mr. Lefebvre
21 would be closer to determining whether this was
22 an output from the IKOS system or C++ synthesis
23 models?

24 MR. SCHWENTKER: Same objections.

25 A. Yeah, he certainly might know

1 better than I would, but he isn't the ideal
2 person to say either.

3 Q. Who would be the ideal person?

4 A. It has been a long --

5 MR. SCHWENTKER: Same objections.

6 A. -- time.

7 Q. If you know?

8 A. I don't know.

9 MR. McNAMARA: Could we take a
10 short break.

11 VIDEOGRAPHER: The time is 5:37
12 and we're off the record.

13 (Recess taken at 5:37 p.m. and
14 reconvening at 5:44 p.m.)

15 VIDEOGRAPHER: We are back on the
16 record. The time is 5:44.

17 BY MR. McNAMARA:

18 Q. Sir, if you recall before we took
19 a break, we were talking about what components
20 of the R400 were part of the design when it was
21 kicked off in November of 2000. Do you recall
22 that?

23 A. Ask the question again?

24 Q. Sure. Before we took a break,
25 early in that session, we were talking about

1 what components were part of the R400 design
2 when it was kicked off right around November of
3 2000. Do you recall that?

4 A. Yes.

5 Q. Was a rasterizer part of the
6 conceptual design at that time?

7 A. It was part of the conceptual
8 design, but we weren't anticipating major
9 changes in the rasterizer. The unified shader
10 was pretty much agnostic to -- or the
11 rasterizer was pretty much agnostic to a
12 unified shader.

13 Q. And the render back end was also
14 part of that conception?

15 A. Yes.

16 Q. One of the things that the unified
17 shader uses are general purpose registers,
18 right?

19 A. Yes.

20 Q. The design of the general purpose
21 registers was finalized fairly early on in the
22 design process, right?

23 MR. SCHWENTKER: Objection to
24 form.

25 A. Yes.

1 Q. And that was finalized prior to
2 the end of 2001; is that right?

3 A. I can't really say.

4 MR. McNAMARA: I would like to
5 introduce for identification purposes as
6 Gruber Exhibit 19 a document bearing the
7 Bates numbers AMD1044_0175251 through
8 75463, which is the March 17, 2005
9 deposition of Andy Gruber.

10 MR. SCHWENTKER: Counsel, just to
11 correct the record. You said 2005.
12 This is 2015.

13 MR. McNAMARA: I did, and I
14 apologize. Thank you for the
15 correction.

16 (Document marked as Exhibit 19
17 for identification)

18 Q. Sir, do you recognize this
19 document?

20 A. Yes, I do. This is my deposition.

21 Q. If I could direct your attention
22 to Page 15 of the document, particularly lines
23 4 through 10.

24 A. Okay.

25 Q. Could you please just read those

1 through.

2 A. Okay.

3 Q. In this particular portion of the
4 transcript, you were testifying regarding the
5 general purpose register of the R400, right?

6 MR. SCHWENTKER: Objection.

7 A. Yes.

8 Q. Here you testify that the general
9 purpose registers of the R400 were finalized
10 prior to the end of 2001. Do you see that?

11 A. Yes.

12 Q. Is that consistent with your
13 recollection of when the general purpose
14 registers were finalized for the R400?

15 A. It is consistent, and back then,
16 you know, I had familiarized myself with the
17 timeline of the R400. So I was much more aware
18 of the timeline than I am now, but I don't have
19 any reason to doubt or contradict the testimony
20 that I gave earlier.

21 Q. Sir, do you know why Qualcomm
22 purchased the mobile business unit from AMD?

23 MR. LEVENTHAL: Form.

24 MR. SCHWENTKER: Objection. Same
25 objection.

1 A. I understand at a high level what
2 their motivations were.

3 Q. Was Qualcomm's motivation at all
4 to purchase the know-how related to the GPUs
5 developed by AMD?

6 MR. SCHWENTKER: Same objection.

7 A. That was certainly one of their
8 motivations, yes.

9 MR. LEVENTHAL: Form.

10 Q. Qualcomm didn't develop on its own
11 a GPU with a unified shader, correct?

12 MR. LEVENTHAL: Form.

13 MR. SCHWENTKER: Same objection.

14 A. That is correct.

15 Q. And in your own experience
16 developing that GPU with the unified shader was
17 a very time-consuming and laborious process,
18 right?

19 A. Yes.

20 MR. McNAMARA: I'd like to have
21 marked for identification purposes as
22 Gruber exhibit -- let me withdraw that.

23 Q. Qualcomm also purchased an earlier
24 GPU from AMD with a fixed function pipeline;
25 isn't that right?

1 MR. LEVENTHAL: Form.

2 MR. SCHWENTKER: Same objection.

3 A. Yes.

4 Q. And then instead of developing a
5 GPU with a unified shader, Qualcomm purchased
6 that know-how from AMD, right?

7 MR. SCHWENTKER: Same objection.

8 MR. LEVENTHAL: Form.

9 A. Well, Qualcomm had also purchased
10 IP from AMD that included a unified shader as
11 well.

12 Q. And by purchasing that IP from AMD
13 that included a unified shader within a GPU,
14 that made it so Qualcomm didn't have to develop
15 a GPU with a unified shader on its own, right?

16 MR. SCHWENTKER: Same objection.

17 MR. LEVENTHAL: Form.

18 A. That is true.

19 MR. McNAMARA: I'd like to have
20 marked for identification purposes as
21 Gruber Exhibit 20 a document bearing the
22 Bates numbered AMD1044_0256597 through
23 599.

24 (Document marked as Exhibit 20
25 for identification)

1 MR. LEVENTHAL: While that's being
2 marked, to the extent the ITC protective
3 order requires separately identifying
4 different third parties, I'd also like
5 this to be indicated Qualcomm
6 confidential business information.

7 Q. Now, sir, to your understanding,
8 did NVIDIA eventually adopt the use of a
9 unified shader in its GPUs?

10 MR. SCHWENTKER: Objection. Calls
11 for speculation and a legal conclusion.

12 A. Yes.

13 Q. Now, the document, Gruber Exhibit
14 20, is an FAQ from the NVIDIA website. Do you
15 see that?

16 A. Yes.

17 Q. Now, this FAQ discusses the NVIDIA
18 GeForce product, right?

19 A. Yes.

20 Q. NVIDIA GeForce product is a GPU,
21 right?

22 MR. SCHWENTKER: Objection. Calls
23 for speculation.

24 A. Yes.

25 Q. Now, if you take a look at the

1 second page, there's a question here about the
2 unified shader, the sixth question down.

3 A. I see that.

4 Q. Now, is it your understanding that
5 the first time NVIDIA incorporated a unified
6 shader into one of its products, it was
7 incorporated into the GeForce 8 series of GPUs?

8 MR. SCHWENTKER: Same objection.

9 A. I don't remember whether their
10 previous ones had a unified shader or not. So
11 I would just be answering based on what's in
12 this particular document, which it appears that
13 this is a new introduction.

14 MR. McNAMARA: That's all I have.

15 MR. SCHWENTKER: Off the record
16 for just a minute.

17 MR. McNAMARA: No. Sorry, that's
18 fine.

19 VIDEOGRAPHER: The time is 5:55,
20 and we're off the record.

21 (Recess taken at 5:55 p.m. and
22 reconvening at 5:57 p.m.)

23 VIDEOGRAPHER: We're back on the
24 record. The time is 5:57.

25

1 RE-EXAMINATION BY

2 MR. SCHWENTKER:

3 Q. Mr. Gruber, counsel for AMD asked
4 you some questions about Exhibit 19.

5 A. Yes.

6 Q. And so that Exhibit 19 is your
7 deposition transcript from your 2015 deposition
8 that we've talked about earlier today; is that
9 correct?

10 A. Correct.

11 Q. And that when you testified in
12 that deposition, you were appearing on behalf
13 of AMD as a corporate witness; is that correct?

14 A. Correct.

15 Q. And I believe you said earlier
16 today that your testimony or your appearance in
17 that deposition was in the interests of your
18 current employer, Qualcomm, as well?

19 MR. LEVENTHAL: Form.

20 A. That is correct.

21 Q. If you could turn to Exhibit 12,
22 please. This is the document showing a title
23 of "ATI and NVIDIA Proclaim Different Graphics
24 Processors Architecture Goals."

25 Have you ever seen this before?

1 A. I might have. I was certainly
2 keeping track with some of these types of
3 articles back in the day, but I don't have any
4 specific recollection of this.

5 Q. So you have no personal knowledge
6 of this document, that you're aware of?

7 A. Correct.

8 Q. Could you turn to Exhibit 13,
9 please. This is the document with the title
10 "NVidia Chief Architect: Unified Pixel and
11 Vertex Pipelines - The Way to Go."

12 A. Yes.

13 Q. Have you ever seen this before?

14 A. Again, I have no specific
15 recollection of seeing this prior to today.

16 Q. So you have no personal knowledge
17 of this document that you're aware of?

18 A. Correct.

19 Q. Exhibit 14, please. This is the
20 document with the title "Microsoft and ATI
21 Technologies Announce Technology Development
22 Agreement."

23 Have you ever seen this document
24 before today?

25 A. I have no specific recollection of

1 this, seeing it before today.

2 Q. So you have no personal knowledge
3 of this document?

4 A. Correct.

5 Q. Exhibit 16 is the document titled
6 "Executive Review R400" -- it says "October 15,
7 2002" on it?

8 A. Right.

9 Q. Do you have any personal knowledge
10 of this document?

11 A. No.

12 Q. If you could turn to Exhibit 17,
13 please. This is the document titled "PD Team
14 Meeting," with a date of January 9, 2003 on it?

15 A. Correct.

16 Q. Do you have any personal knowledge
17 of this document?

18 A. No.

19 Q. If you could turn to Exhibit 18,
20 please. This is the page showing a series of
21 four pictures, it looks like.

22 A. Right.

23 Q. Do you have any personal knowledge
24 of this document?

25 A. No.

1 Q. And Page 20 -- strike that.
2 Exhibit 20, this is the -- it
3 appears to be a FAQ. Down at the bottom it
4 says -- it looks like this is from the Web
5 Archive?

6 A. Yes.

7 Q. Do you have any personal knowledge
8 of this document?

9 A. No.

10 Q. You've never seen this before?

11 A. I'm not saying I never saw it. I
12 just don't have any recollection of seeing it.

13 Q. So as far as you know, sitting
14 here today, you've never seen it before?

15 A. Right.

16 MR. SCHWENTKER: I have no further
17 questions.

18 MR. McNAMARA: No questions.

19 MR. MECHELL: I would state again
20 for the record that this is marked
21 highly confidential outside counsel only
22 pursuant to the protective order in the
23 Northern District of California matter.

24 MR. LEVENTHAL: I don't have any
25 questions. As I said before, Mr. Gruber

1 will review and sign. Off the record.
2 VIDEOGRAPHER: The time is 6:02
3 and we are off the record.
4 (Whereupon the deposition
5 concluded at 6:02 p.m.)
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

C E R T I F I C A T E

I, ANDREW E. GRUBER, do hereby certify
that I have read the foregoing transcript of
my testimony, and further certify that it is
a true and accurate record of my testimony
(with the exception of the corrections
listed below):

Page	Line	Correction/Reason
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____
_____	_____	_____

Signed under the pains and penalties of
perjury this day of ,
2017.

ANDREW E. GRUBER

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25

C E R T I F I C A T E

COMMONWEALTH OF MASSACHUSETTS
SUFFOLK, SS.

I, Michael O'Connor, Registered
Merit Reporter/Certified Realtime Reporter,
and Notary Public in and for the
Commonwealth of Massachusetts, do hereby
certify:

That ANDREW E. GRUBER, the witness
whose testimony is hereinbefore set forth,
was duly sworn by me and that such testimony
is a true and accurate record of my
stenotype notes taken in the foregoing
matter to the best of my knowledge, skill
and ability.

IN WITNESS WHEREOF, I have hereunto
set my hand and Notarial Seal this 27th day
of July 2017.

MICHAEL O'CONNOR, RMR, CRR, CRC
Notary Public

My Commission expires:
November 22, 2022