

filelog-depot-r400-devel-parts\_lib-src-sp.txt  
change 11107 on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro  
mv block dirs to gfx  
Change 10478 on 2001/11/21 by askende@andi\_r400  
further update of the I/O definition  
Change 9918 on 2001/11/14 by askende@andi\_r400  
first time check-in  
Change 8480 on 2001/10/25 by askende@andi\_r400  
inserted into source control by Andi S.  
Change 6887 on 2001/09/25 by askende@andi\_r400\_devel  
more changes  
Change 6810 on 2001/09/21 by askende@andi\_r400\_devel  
newly added files  
Change 5440 on 2001/08/16 by askende@andi\_r400\_devel  
adding source code into source control  
Change 5002 on 2001/08/02 by pmitchel@pmitchel\_test\_client  
directory creation

```
//depot/r400/devel/parts_lib/src/gfx/sq/ais/sq_alu_instr_seq.v
... #83 change 132649 edit on 2003/11/18 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- alu_instr_seq timing fixes for constant store read: first the register stage
  on the offset was moved after the sum2 adder; then the init_done_bits signal
  was changed from a combinational ACS state machine output to a registered
  one-bit state machine output to help the path to the new sum2 register
- thread buff status read timing fix - moved the status read back one cycle by
  sending the unregistered, rotated request vector to the arbiter and registering
  the winner out of the arbiter; the output of the status read mux was
  then registered

... #82 change 130763 edit on 2003/11/07 by llefebvr@llefebvr_r400_linux_marlboro
(ktext)

Reverting timing fix that broke r400sq_const_index_04.cpp test.

... #81 change 129723 edit on 2003/11/01 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- fixed pix ctl output buffer overwrite bug
- backed timing fix out of status reg and pix thread buff

... #80 change 129066 edit on 2003/10/28 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- added vtx input optimization for autocount on and continued off
- fixed initialization problem for vtx autocount
- made pix thread buff timing fixes: reduced load on status read
  data bit 19, which is the event bit, and also tried to reduce
  the load on pop_thread (part of the same path) in the status register
- backed out a timing fix in alu_instr_seq that was causing a mova
  test to fail
- fixed the AUTO_COUNT_SIZE definition

... #79 change 128209 edit on 2003/10/23 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- timing fixes for constant store read address

... #78 change 126234 edit on 2003/10/10 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- added export arbiter module that will limit the number of color buffer export
  threads to one every 4 clocks
- hooked up the export blocker outputs and commented out the previous export
  blocking code
```

- added export alloc arbiter inputs to exp\_alloc\_ctl module so that the buf\_avail counter will be updated by the export allocs  
- added logic to support the export arbiter to the vertex and pixel thread buffers  
- added logic to support the export arbiter to the thread arbiter  
- separated the export alloc request out of the alu request logic in the status register,  
and added an output for the export alloc request

... #77 change 122520 edit on 2003/09/22 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

timing fixes - added registers for vs and ps base and size after the context register read mux

... #76 change 118589 edit on 2003/08/28 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- fix for loop index clamping and constant address generation (both index and offset relative)  
- changed the connection of the real time bit such that it now goes directly from the AIQ to the AIS output mux (and not thru the AIS)  
- sq\_tests.simple\_reg\_indexing tests now pass

... #75 change 115595 edit on 2003/08/08 by dougd@dougd\_r400\_linux\_marlboro (ktext)

fixed the path for the real time bit down the alu pipeline to reach the constant and instruction stores.

... #74 change 115159 edit on 2003/08/06 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Change sq\_alu\_instr\_seq so gpr\_rd\_en is not asserted when reading constants  
Changes to thread\_arb, ctl\_flow\_seq, and status\_reg to get mem exports flowing

... #73 change 111736 edit on 2003/07/17 by mmang@mmang\_crayola\_linux\_orl (ktext)

Added sp->sx export arbitration between multiple simd engines.  
Added register after instr\_start OR of multiple simd engines by taking unregistered signal out of sq\_ais\_output.

... #72 change 110640 edit on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

- <1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret gc, tb\_sqsp, tb\_sx)
2. Fix Sx diff engine (interpolators) for shift bug with added guard bit
3. Fix compile/src code problem with s-blocks memories
4. Added the sx to tb\_sqsp by default, can still disable by macro
5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate

6. Initialized state in vc to allow cp surface synchronizer micro code to invalidate tc/vc

7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches  
THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB,  
src/chip/chip\_\*.tree files,  
parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator  
together  
>

... #71 change 109679 edit on 2003/07/08 by llefebvr@llefebvr\_r400\_emu\_montreal (ktext)

Fixed r400sp\_mova\_tests.cpp TEST\_CASE=mova512.

The PVPS detection was rightly disabled during the waterfall but wasn't re-enabled for the following instructions of the clause. I used the waterfall\_done signal to re-enable the PVPS detection after the waterfaling.

... #70 change 109466 edit on 2003/07/07 by dougd@dougd\_r400\_linux\_marlboro (ktext)

fixed error in bit width of ais\_real\_time

... #69 change 109126 edit on 2003/07/03 by dougd@dougd\_r400\_linux\_marlboro (ktext)

pipelined the Real Time bit from the pix thread buffer down through both arbiters, the vc, tex and alu instruction pipelines to the alu, tex and cfc constant stores to enable reading the real time constants.

... #68 change 108760 edit on 2003/07/01 by llefebvr@llefebvr\_r400\_linux\_marlboro (ktext)

Fixed r400sq\_const\_index\_03.cpp. Now works on the SQSP testbench. Still has issues on the GC because of bad ferret/cp ring buffer synchronization.

Fixed:

- 1) Bad clamping of the address register in the SP
- 2) Bad error handling of an out of range address in the SQ.

... #67 change 108222 edit on 2003/06/27 by smoss@smoss\_crayola\_linux\_orl\_regress (ktext)

I have too many i's

... #66 change 108188 edit on 2003/06/26 by mmang@mmang\_crayola\_linux\_orl (ktext)

For pixel quads, enable all pixels of a quad when any pixel is hit for gpr write enables and constant address waterfaling sequencing. Another update will fix constant address register writing.

... #65 change 107757 edit on 2003/06/25 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

- < 1. sq\_alu\_instr\_seq.v - Use the Queue pop signal to qualify last\_in\_clause and last\_in\_shader out of the queue.
- 2. sq\_target\_instr\_fetch.v - Fixed a buf in the the target\_instruct\_fetch write to the queue to prevent dropping last\_in\_shader and last\_in\_clause if the queue is full when first trying to send instruction. >

... #64 change 107389 edit on 2003/06/22 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. made change sp\_vector.v to grab pred/kill results a clock sooner since Vic a register delay to sp\_scalar\_lut.bvrl. May have to change back later.
2. Took away register delay in sq\_ais\_output to account for extra register needed for muxing and registering both simd engines for SQ\_SX\_sp signals.
3. In sq\_alu\_instr\_seq.v, backed out Laurent's previous fix for constant waterfalling and made different change where ism registers are loaded based on ais\_start instead of ais\_rtr. With waterfalling, the ais\_rtr does not happen early enough for ism registers to be available for AIS state machine.
4. In sq\_export\_alloc.v, added connections for second simd engine to handle sx export allocation and deallocation.
5. In sq.v, added muxing between simd0 and simd1 sq\_ais\_output for SQ\_SX signals.
6. In sq\_exp\_alloc\_ctrl.v, added simd1 connections for sx export control logic.
7. In sq\_pix\_thread\_buff.v and sq\_vtx\_thread\_buff.v, added
  - A) Simd1 logic for ALU memory write (register delayed simd1 information to avoid overlap with simd0)
  - B) Appropriate read mux for simd0/simd1 for control flow memory (based on status simd num).
  - C) Added simd1 status register write data connections.
8. In sq\_status\_reg.v, added connections and muxing for second simd engine status bits write.
9. Added a variety of connections for simd1 to tb\_sqsp.v.
10. Added delay pipe for thread\_id and thread\_type for simd1 in order to correctly track sp to sx interface. (tbtrk\_spsx.v)
11. Fixed bug in sx related to using correct export id during free done process of pixel to rb buffers (sx\_export\_control\_common.v)

... #63 change 105592 edit on 2003/06/11 by l1efebvr@l1efebvr\_r400\_linux\_marlboro (ktext)

Added storage element in the SQ to store the valid addresses of the mova so that they

can be restored at any instruction that uses the address register. The way it was currently would only work if the use of the address was directly following the MOVA instruction. This fixes r400sq\_const\_index\_02.cpp.

... #62 change 105465 edit on 2003/06/10 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- timing fix in pix\_thread\_buff
- VC interface is connected to vc instruction seq
- TP\_SQ\_fetch stall replaced by TP\_SQ\_dec (but not tested at GC level)
- SQ\_TP\_gpr\_wr\_addr and SQ\_TP\_clause removed from top level (and tb updated)
- fetch arbitration for VC and TP updated
- recoded a few lines in gpr alloc to see if it will help timing

... #61 change 101908 edit on 2003/05/21 by mmang@mmang\_crayola\_linux\_orl (ktext)

Fixed bug in waterfalling by grabbing register input of done\_bits instead of registered value when performing init\_done\_bits operation.

... #60 change 99346 edit on 2003/05/06 by mmang@mmang\_crayola\_linux\_orl (ktext)

Fixed bug (I created) related to initializing the constant address register valids at the beginning of a clause. I used ais\_init\_pred which in some cases was too late. Created new ais\_init\_const\_addr that is 3 clocks sooner.

... #59 change 98773 edit on 2003/05/02 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Added constant address register valids to validate the address register data. The valid is set when address register is written. If valid is not set, sequencer will not waterfall those vertices or pixels. This disables waterfalling for predicated off writes and improperly initialized constant address registers.
2. Fixed bug in sqs\_alu\_instr\_seq for phase 3 snooping of constant address registers bus. Previously, this snooping did not account for predication of those registers.
3. Fixed bug where ais\_load\_done\_bits was not hooked up. This signal disables previous vector/scalar management which needs to be turned off during constant waterfalling. With bug, pvps logic went unknown which caused unknowns to eventually propagate in and out of the gprs.
4. Fixed bug where non-optimized offset was not being determined properly. non\_opt\_offset is determined by a priority encoder of p0\_done, p1\_done, p2\_done, and p3\_done.
5. With advent of constant address register valids, created waterfall\_active\_q to properly init and avoid re-initing of different pixel and vertex done bits.

... #58 change 96946 edit on 2003/04/22 by viviana@viviana\_crayola2\_syn (ktext)

Added done\_vector to sensitivity list at line 902.

Removed `SQ\_SRCB\_PHASE from sensitivity list at line 1018.

Added isr\_thread\_type\_q to sensitivity list at line 1233.

```

//depot/r400/devel/parts_lib/src/gfx/sq/sq.v
... #311 change 132649 edit on 2003/11/18 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- alu_instr_seq timing fixes for constant store read: first the register stage
  on the offset was moved after the sum2 adder; then the init_done_bits signal
  was changed from a combinational ACS state machine output to a registered
  one-bit state machine output to help the path to the new sum2 register
- thread buff status read timing fix - moved the status read back one cycle by
  sending the unregistered, rotated request vector to the arbiter and registering
  the winner out of the arbiter; the output of the status read mux was
  then registered

... #310 change 130421 edit on 2003/11/06 by bhankins@bhankins_xenos_linux_orl (ktext)

- sq-sx thread id added to sq output and into and through the sx
  - updated sx-rb trackers to use sq-sx thread id
  - removed obsolete code from sx
  - fixed sx bug where an ea from one export to memory was resetting the valid bits
  for the other export to memory

... #309 change 129444 edit on 2003/10/30 by llefebvr@llefebvr_r400_linux_marlboro
(ktext)

Fixing dangling wires in the sq related to performance module.
Fixing shader due to Kill opcode assembler change.
Fixing trakcer problem in the TB_SQSP when autocount vtx is on.

... #308 change 129259 edit on 2003/10/29 by danh@danh_xenos_linux_orl (ktext)

- spi_interp_ctl IJ buffer changed from one 16x200 memory to two 16x100 memories.
  - added additional SQ_SP_interp_qd[0:1]_prim_sela signals to improve spi input
  timing.

... #307 change 129213 edit on 2003/10/29 by llefebvr@llefebvr_r400_linux_marlboro
(ktext)

Added VC_PERF_ACTUAL_STARVED performance counter in the SQ.

... #306 change 129066 edit on 2003/10/28 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- added vtx input optimization for autocount on and continued off
- fixed initialization problem for vtx autocount
- made pix thread buff timing fixes: reduced load on status read
  data bit 19, which is the event bit, and also tried to reduce
  the load on pop_thread (part of the same path) in the status register
- backed out a timing fix in alu_instr_seq that was causing a mova

```



test to fail

- fixed the AUTO\_COUNT\_SIZE definition

... #305 change 128816 edit on 2003/10/27 by llefebvr@llefebvr\_r400\_linux\_marlboro (ktext)

Adding VC performance counters in the SQ.  
Removed the SX->RB warnings on non-initialized GPR channels.

... #304 change 128647 edit on 2003/10/27 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Change ais so PS src sel gets priority over PV  
Add predicated jumps and calls to cfs  
Fix fetch\_type connection in sq and tex\_instr\_seq

... #303 change 128601 edit on 2003/10/27 by mmantor@mmantor\_xenos\_linux\_orl (ktext)

<Enable SQ use of 128 locations in export memory instead of 112 locations. Also added counters in sq arbiter to give priority to instruction pipe that has the fewest instructions when both control flow machines are available. This changelist requires both an emulator and hardware rtl code updates>

... #302 change 128393 edit on 2003/10/24 by llefebvr@llefebvr\_r400\_linux\_marlboro (ktext)

This should fix the instruction count being off. The bad machine (cfs) was used to determine the thread type and hence some pixel shader instructions were counted as vertex ones and vice versa.

... #301 change 128365 edit on 2003/10/24 by mearl@mearl\_xenos\_linux\_orl (ktext)

Added 2 primitive interpolation in SQ and SPI. Fixed a bug in sx\_parameter\_cache. Fixed synthesis bugs in SC.

... #300 change 127895 edit on 2003/10/22 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- timing fixes for gpr alloc

... #299 change 126823 edit on 2003/10/15 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Add sqvc tracker to gc testbench when running with orlando trackers  
Rework some of the alu/tex constant logic to get rid of the bug that was allowing threads to start processing before all of the constants for their context had been loaded.

... #298 change 126796 edit on 2003/10/15 by vromaker@vromaker\_r400\_linux\_marlboro

(ktext)

- hooked up the new alu\_arb\_policy and tx\_cache\_sel register bits (but temporarily tied the tx\_cache\_sel input to the vtx thread buff low since it is being incorrectly set to 1 by Primlib)

... #297 change 126450 edit on 2003/10/13 by donaldl@donaldl\_xenos\_linux\_orl (ktext)

Delayed SQ\_SX\_sp\_simd\_id an extra clock to line up for redundancy use.

... #296 change 126234 edit on 2003/10/10 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added export arbiter module that will limit the number of color buffer export threads to one every 4 clocks
- hooked up the export blocker outputs and commented out the previous export blocking code
- added export alloc arbiter inputs to exp\_alloc\_ctl module so that the buf\_avail counter will be updated by the export allocs
- added logic to support the export arbiter to the vertex and pixel thread buffers
- added logic to support the export arbiter to the thread arbiter
- separated the export alloc request out of the alu request logic in the status register,  
and added an output for the export alloc request

... #295 change 125660 edit on 2003/10/08 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Fix compile warnings for sq (several missing ports)  
Fix compile warning in sx\_parameter\_caches  
Fix SQ\_SP\_fetch\_simd\_sel so it lines up with the data coming out of the GPRs

... #294 change 125278 edit on 2003/10/07 by dougd@dougd\_r400\_linux\_marlboro (ktext)

Added a new state register, vc\_fifo\_depths\_ll\_req\_fifo\_depth to sq\_rbbm\_interface.v and wired it up to the compare logic for vc\_mini\_count\_q in sq\_fetch\_arb.v.

Corrected a typo in sq\_vtx\_ctl.v that affected synthesis.

... #293 change 124792 edit on 2003/10/03 by dougd@dougd\_r400\_linux\_marlboro (ktext)

Removed all references to SIMD1\_DISABLE in sq.v and sq\_rbbm\_interface.v.

Added 32 new performance counters: many are for SIMD2 and SIMD3 but other existing counters were expanded to differentiate between vertex and pixel counts. There are now 95 performance counters in the sq.

... #292 change 124203 edit on 2003/10/01 by dougd@dougd\_r400\_linux\_marlboro (ktext)

The four existing SYNC\_STALL counters were separated into  
(8) pix and vtx stall counters.  
The two ALU INSTRUCTION ISSUED counters were made to increment  
by 1,2,3 or 4.  
The two CF INSTRUCTION ISSUED counters were made to increment  
by 1,2,3,4,5 or 6.

Added `ifdef's to sq\_perfmon\_wrapper for SIMD1, SIMD2, SIMD3.

perfmon event window:

An enable for the performance counters is generated by events received  
from the VGT and/or SC which create a window of time when the counters  
will be active. All of the perf counters are now controlled by this enable.

... #291 change 123952 edit on 2003/09/30 by mmantor@mmantor\_xenos\_linux\_orl (ktext)

<added changes for 2 prim interpolation to the spi and sq and all top level  
interconnects, and sq\_sx\_sp\_simd\_id for redundancy control, and all changes to test  
bench as well as some ncoverilog error messages. Some other misc top level clean up>

... #290 change 123918 edit on 2003/09/29 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Change tp\_sqsp dump to use FMT\_32\_32\_32\_32\_FLOAT  
Remove a monitor from tbrk\_sc for now since it is broken for ONEPPC  
Need to register the if inputs to aiq since they are put in the fifo  
one clk after the transfer  
Fix the exec\_sm so it is 4 clks even when switching clauses  
Remove one clk of latency on tp\_dec from fetch\_arb  
Fix the strap bits in sq.v so the tp and vc cfs and if machines get  
two read cycles out of 8 when we have two instruction stores  
Change the tp\_sq dec input and force the tp\_sp format in tb\_sqsp  
Fix the tif so its state machine is 4 clks between clauses and change  
it so 0 count execs can be merged into the instruction ahead of them  
Fix the tex\_instr\_seq for the case where tp\_dec happens on the same  
clk the fcs state machine kicks off (instr were getting dropped)  
Check in Scott's vgt change to clamp vtx\_reuse based on good pipes

... #289 change 123260 edit on 2003/09/25 by mmang@mmang\_xenos\_linux\_orl (ktext)

1. For Vivian E., added new simd memories and star patch in/out wires.
2. In vertex thread buffer, fixed bug in simd3 alu state registers.
3. In pixel thread buffer, fixed bug in simd2/3 cf state read data.
4. Adjusted simd id bus width for sq to tp tracker.
5. In sq.v, added vertex shader and pixel shader constant base and  
size connections to simd2/3 alu instruction sequencers.

... #288 change 123113 edit on 2003/09/24 by l1efebvr@l1efebvr\_r400\_linux\_marlboro

(ktext)

Fixed the autocount pixel timing by removing 5 pipeline registers in the SQ control path. Also fixed the counter's with back to 17 bits (from 19) int both the vertex and pixel path such that when it hits the SP it is of the correct 23 bits width (17 bits count + 2 bits phase + 4 bits index). This fixes r400vgt\_multi\_pass\_pix\_shader\_01 at the sqspsx testbench level.

... #287 change 123076 edit on 2003/09/24 by donald1@donald1\_xenos\_linux\_orl (ktext)

Connected ROM block redundancy signals.  
Added sq export address buffer support.

... #286 change 122683 edit on 2003/09/23 by mearl@mearl\_crayola\_linux\_orl (ktext)

One primitive per clock changes in the back of the SC and front of the SQ. Right now, the ONE\_PRIM\_PER\_CLOCK define in header.v and SC\_SQ\_interface.v are needed for this change. Will update this to ONEPPC, since this already exists in header.v. Also, the sim.cfg file does not have an ifdef, so is hardcoded to one prim per clock.

... #285 change 122402 edit on 2003/09/20 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Added simd2 and simd3 to code.
2. Added simd2 to synthesized code.
3. In sq.blk and sq\_rbbm\_interface, added DB\_READ\_MEMORY, DB\_WEN\_MEMORY\_2, and DB\_WEN\_MEMORY\_3 to SQ\_MISC\_DEBUG register.
4. In header.v, turned on SIMD2\_PRESENT.
5. In sc\_packer.v, turned on SIMD2 but don't use it with SIMD2\_PRESENT\_TEMP.
6. In sq\_aluconst\_mem.v, sq\_aluconst\_top.v, sq\_cfc.v, and sq\_instruction\_store.v, hooked up DB\_WEN\_MEMORY\_2 and DB\_WEN\_MEMORY\_3 to appropriate SIMD2/3 memories.
7. In sq\_export\_alloc.v, handle position/main export id and parameter cache thread base for simd2/3. Be able to handle one type down simd0/1 and a different type down simd2/3 on the same clock.
8. In sq\_pix\_ctl.v and sq\_vtx\_ctl.v, multiple simd gpr\_alloc blocks return different acks, gpr bases, and gpr maxes.
9. In sq\_exp\_alloc\_ctrl.v, handle position/main export buffer management. Be able handle one type down simd0/1 and a different type down simd2/3 on the same clock.
10. In sq\_pix\_thread\_buff.v and sq\_vtx\_pix\_thread\_buff.v, added muxing and memories to handle status bits, cfs

state, and alu state. Simd2 mirrors simd0, while  
 simd3 mirrors simd1.

11. In sq\_status\_reg.v, added simd2/3 arb requests and  
 status bit writing from simd2/3.
12. In tb\_sqsp.v, fixed some bugs related to pspv\_wr\_en,  
 pred\_override, const\_addr, and const\_valid hook ups.
13. In tbtrk\_spsx.v, SIMD\_PRESENT conditional delaying  
 and management of thread\_id and thread\_type for  
 tracker.
14. In tbtrk\_sq\_pix\_rs\_input.v and tbtrk\_sq\_vtx\_rs\_input.v,  
 temporary klug to hook up b0b1\_predicate instead of  
 predicate.
15. In tbtrk\_sq\_sp\_vec\_gpr.v, added simd2/3 tracking of  
 gpr\_int\_wen interface.
16. In sq\_tex\_instr\_queue.v, get gpr\_max from appropriate  
 simd data.<enter description here>

... #284 change 121348 edit on 2003/09/15 by dougd@dougd\_r400\_linux\_marlboro (ktext)

1. corrected the trigger events for VTX\_SWAP\_IN, VTX\_SWAP\_OUT,  
 PIX\_SWAP\_IN, PIX\_SWAP\_OUT, CONSTANTS\_USED\_SIMD0 and CONSTANTS\_USED\_SIMD0.
2. made event counters for these used multibit increment values
3. added "+incdir+\$PARTS\_LIB/src/gfx/sp" to vcs\_top.ini to pick up  
 sp\_defines.v included in sq\_ais\_output.v

... #283 change 121065 edit on 2003/09/12 by donaldl@donaldl\_crayola\_linux\_orl (ktext)

Registered ROM\_EN\_RSP and ROM\_PIPE\_SEL[3:0].

... #282 change 120910 edit on 2003/09/12 by donaldl@donaldl\_crayola\_linux\_orl (ktext)

Removed SPToSQ kill\_type and kill\_valid signals and added them internally  
 in the SQ. Done to save some gates and also to avoid having to add  
 redundancy logic to them.

... #281 change 120592 edit on 2003/09/10 by vromaker@vromaker\_r400\_linux\_marlboro  
 (ktext)

changed SQ\_hs\_bclk, TST\_SQ\_rf\_star\_wrck, TST\_SQ\_hs\_star\_wrck so they  
 are defined without the [0:0] range

... #280 change 120510 edit on 2003/09/10 by vromaker@vromaker\_r400\_linux\_marlboro  
 (ktext)

fix for SQ\_VC\_simd\_id typo

... #279 change 120426 edit on 2003/09/10 by donaldl@donaldl\_crayola\_linux\_orl (ktext)

Added redundancy logic.

... #278 change 120190 edit on 2003/09/09 by dougd@dougd\_r400\_linux\_marlboro (ktext)

changed SQ\_RB\_event to SQ\_RB\_event\_pulse and declared as output from sq.v

... #277 change 120087 edit on 2003/09/08 by dougd@dougd\_r400\_linux\_marlboro (ktext)

Fixed 2 bugs in Real Time address logic in aluconst.

Added correct default value for INST\_BASE\_VTX in sq\_rbbm\_interface.v

Fixed bug in Real Time write data buffer in sq\_instruction\_store.v

Added missing input/output declarations for SIMD2 & SIMD3 signals to sq\_aluconst\_top.v

Clean up missing SIMD2, SIMD3 wire declarations in sq.v for the aluconst, is and cfc

... #276 change 119736 edit on 2003/09/05 by danh@danh\_crayola\_linux\_orl (ktext)

removed SQ\_SP\_interp\_mode, SQ\_SP\_interp\_buff\_swap, added SQ\_SP\_interp\_simd\_id for Redundant SP

... #275 change 119294 edit on 2003/09/03 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- instantiation of sq export blocker at sq top level

- thread buffer timing fix related to status read/export count update

... #274 change 119127 edit on 2003/09/02 by dougd@dougd\_r400\_linux\_marlboro (ktext)

Added the extra memories and their support to the instruction and

constant stores to support 4 SIMD's. These memories and their required wiring and control are instantiated with `ifdef and use

the SIMDn\_PRESENT macros defined in header.v

Removed the use of SIMD1 macro.

... #273 change 118589 edit on 2003/08/28 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- fix for loop index clamping and constant address generation (both index and offset relative)

- changed the connection of the real time bit such that it now goes directly from the AIQ to the

AIS output mux (and not thru the AIS)

- sq\_tests.simple\_reg\_indexing tests now pass

... #272 change 118128 edit on 2003/08/26 by dclifton@dclifton\_r400 (ktext)

Added definable # of simd's to sp.

... #271 change 117706 edit on 2003/08/22 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

<added new ports and/or expanded to two bits to vgt, sq, and pa for simd\_id with modifications to their test benches and added

ifdefs with bad pipe signals to input of vgt, replaced SIMD1 macro with SIMD1\_PRESENT macro in the SC files>

... #270 change 117504 edit on 2003/08/21 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Increased simd\_id wires to 2 bits throughout SQ. SQ external interfaces are still only 1 bit.
2. Made SQ simd 1 blocks conditional based on SIMD1\_PRESENT in header.v. Realigned some code in anticipation of SIMD2 and SIMD3.

... #269 change 116380 edit on 2003/08/13 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Added separate gpr allocation/deallocation management for multiple simds (sq\_gpr\_alloc, sq\_exit\_sm, sq\_pix\_thread\_buff, sq\_status\_reg, sq\_vtx\_thread\_buff, sq\_pix\_ctl, and sq\_vtx\_ctl)
2. Made thread\_arb poll cfs rtr on a 4 clock interval in order to ensure the arbiters stayed in phase between simds.
3. Created new interface signal between thread\_arb and export\_alloc to lock export\_id and parameter cache base for each simd. In addition, created registers for these values for each simd in order to ensure they got allocated in order.
4. In ais\_output, used simd to mask pix\_ctl gpr writes to different simds.
5. In tb\_sqsp, added simd\_id and gpr write address to texture latency fifo to help trackers and read inject return files.
6. In tex\_instr\_queue, grab appropriate gpr\_max based on simd id.

... #268 change 115728 edit on 2003/08/10 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Change SQ to hold off popping the RBBM skid fifo while map copies are in progress. This fixes the problem where gfx\_copy writes were being missed if they were less than 8 clks apart.

Get rid of extra write into RBBM skid fifo for reads, and instead zero out we and re out of fifo if it's empty. The fifo was overflowing if the filling entry was a read, since one additional entry was getting pushed.

sx\_sp\_pcddata tracker now ignores 4f5eaddf (unwritten pc locations)

Fix a problem in the sqsp testbench that was causing rbbm writes to be dropped if the sq exerted back pressure.

... #267 change 115620 edit on 2003/08/08 by dougd@dougd\_r400\_linux\_marlboro (ktext)

1. change all hs virage memories & files to have subword size in name
2. added diagnostic write enable from rbbm interface register to the modules with extra memories to support multiple SIMDs

... #266 change 115241 edit on 2003/08/06 by dougd@dougd\_r400\_linux\_marlboro (ktext)

1. corrected the connections to sq\_perfmon\_wrapper to enable the ALU active counters.
2. changed a few 1 bit vector declarations ( [0:0] ) to scalar on SQ outputs because it caused errors in synthesis.

... #265 change 114305 edit on 2003/07/31 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

cleaned up the path of ism\_state down through the instruction pipelines and removed the defparams used in the multiple instantiations of several modules.

... #264 change 113286 edit on 2003/07/25 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- a few more fixes for SQ\_VC/TP interfaces; the sq mini-regress now passes with the VC turned on

... #263 change 112073 edit on 2003/07/21 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- fix for SQ\_VC interface
- TP\_SQ\_dec was hooked up to the interface counter
- timing fix in vtx thread buffer
- simd\_num connected thru ptr buff and pix ctl to pix thread buff
- performance fix in pix ctl

... #262 change 111905 edit on 2003/07/18 by ygiang@ygiang\_r400\_pv2\_marlboro (ktext)

added: new perf counters for sq hardware

... #261 change 111736 edit on 2003/07/17 by mmang@mmang\_crayola\_linux\_orl (ktext)

Added sp->sx export arbitration between multiple simd engines.  
Added register after instr\_start OR of multiple simd engines by taking unregistered signal out of sq\_ais\_output.

... #260 change 111419 edit on 2003/07/16 by rramsey@rramsey\_crayola\_linux\_orl (ktext)



Connect TST\_await\_enable to vc\_skid\_buf and wire it up to the top level

... #259 change 111008 edit on 2003/07/14 by dougd@dougd\_r400\_linux\_marlboro (ktext)

added logic to support programmable memory size for texconst and aluconst stores.

... #258 change 110640 edit on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

<1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret gc, tb\_sqsp, tb\_sx)

2. Fix Sx diff engine (interpolators) for shift bug with added guard bit

3. Fix compile/src code problem with s-blocks memories

4. Added the sx to tb\_sqsp by default, can still disable by macro

5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate

6. Initialized state in vc to allow cp surface synchronizer micro code to

invalidate tc/vc

7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches

THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB, src/chip/chip\_\*.tree files,

parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator together

>

... #257 change 110177 edit on 2003/07/10 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Changes to get simd\_id piped down the vertex side and into the thread buffer. Also only write the active simd's gprs and mux pipe\_disable bits. The memory in sq\_vc\_skid\_buf increased by 1 bit, so this will require a new memory to be checked in before running without USE\_BEHAVE\_MEM.

... #256 change 110083 edit on 2003/07/09 by dougd@dougd\_r400\_linux\_marlboro (ktext)

added data output mux to select between the two memories (SIMD1, SIMD0) for RBBM diagnostic reads. The mux is controlled by a rbbm register bit in the SQ\_DEBUG\_MISC register.

... #255 change 110066 edit on 2003/07/09 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- fixed a bug in tex instr seq related to back-to-back constant reads

... #254 change 110035 edit on 2003/07/09 by moev@moev2\_r400\_linux\_marlboro (ktext)

Changed the HS Star Processor connections to match the clients. In particular BiraFail & Err\_pip\_or

... #253 change 109814 edit on 2003/07/08 by vromaker@vromaker\_r400\_linux\_marlboro

(ktext)

- contains RT bit connection from pix input ctl to pix thread buff
- added SQ\_TP\_simd\_id output to top level

... #252 change 109679 edit on 2003/07/08 by llefebvr@llefebvr\_r400\_emu\_montreal

(ktext)

Fixed r400sp\_mova\_tests.cpp TEST\_CASE=mova512.

The PVPS detection was rightly disabled during the waterfall but wasn't re-enabled for the following instructions of the clause. I used the waterfall\_done signal to re-enable the PVPS detection after the waterfaling.

... #251 change 109671 edit on 2003/07/08 by vromaker@vromaker\_r400\_linux\_marlboro

(ktext)

- updated tex instr seq to sync to the texconst phase
- changed fetch arb to output both the mega grant and the mini grant to the tex instr seq

... #250 change 109126 edit on 2003/07/03 by dougd@dougd\_r400\_linux\_marlboro (ktext)

pipelined the Real Time bit from the pix thread buffer down through both arbiters, the vc, tex and alu instruction pipelines to the alu, tex and cfc constant stores to enable reading the real time constants.

... #249 change 108744 edit on 2003/07/01 by vromaker@vromaker\_r400\_linux\_marlboro

(ktext)

- registered winner\_ack out of thread arb for timing
- connected correct instruction store read output based on SIMD1 for VC ctl flow instruction reads; now SQ\_VC interface appears to be driven correctly
- minor change to tb\_sqsp (commented out random stall for TP\_SQ\_fetch stall, which no longer exists)

... #248 change 108676 edit on 2003/07/01 by dougd@dougd\_r400\_linux\_marlboro (ktext)

generated trigger signals for SIMD0, SIMD1 perfmon counters

... #247 change 108140 edit on 2003/06/26 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Split src\_swizzle out of SQ\_SP\_instr bus so fetch swizzle can be driven during unused phase  
Add interp\_xyline from SQ to SPI to drive read address for xy buffer  
Clean up some compile warnings in sc\_iter  
Change the existing macc to handle the swizzle being driven for all

4 phases and add the fetch address swizzling  
Fix param\_gen and gen\_index pipeline length around the interpolators  
Replace src\_c\_swizzle.z with src\_c\_swizzle.x for all instructions  
other than MULADD and CNDx  
Fix the generation of init\_cycle\_cnt\_q in sq\_pix\_ctl for interpolation  
involving param\_gen and gen\_index params  
Add compares for SQ\_SX\_export\_mask\_we and SQ\_SX\_kill\_mask to tbtrk\_spsx  
Fix the fetch\_addr swizzle generation for vertex fetches (need to use  
[31:30] instead of [27:26])  
Fix a bug in sq\_vtx\_ctl related to gpr allocation (size requested was  
off by a clock)

... #246 change 107579 edit on 2003/06/24 by dougd@dougd\_r400\_linux\_marlboro (ktext)

ncverilog will error with  
output [0:0] SQ\_SP\_instruct\_start  
wire SQ\_SP\_instruct\_start  
because it considers the 1st declaration a vector and  
the 2nd one a scalar.

... #245 change 107389 edit on 2003/06/22 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. made change sp\_vector.v to grab pred/kill results  
a clock sooner since Vic a register delay to  
sp\_scalar\_lut.bvrl. May have to change back later.
2. Took away register delay in sq\_ais\_output to account  
for extra register needed for muxing and registering  
both simd engines for SQ\_SX\_sp signals.
3. In sq\_alu\_instr\_seq.v, backed out Laurent's previous  
fix for constant waterfalling and made different change  
where ism registers are loaded based on ais\_start  
instead of ais\_rtr. With waterfalling, the ais\_rtr  
does not happen early enough for ism registers to be  
available for AIS state machine.
4. In sq\_export\_alloc.v, added connections for second simd  
engine to handle sx export allocation and deallocation.
5. In sq.v, added muxing between simd0 and simd1  
sq\_ais\_output for SQ\_SX signals.
6. In sq\_exp\_alloc\_ctrl.v, added simd1 connections for  
sx export control logic.
7. In sq\_pix\_thread\_buff.v and sq\_vtx\_thread\_buff.v, added
  - A) Simd1 logic for ALU memory write (register delayed  
simd1 information to avoid overlap with simd0)
  - B) Appropriate read mux for simd0/simd1 for control  
flow memory (based on status simd num).
  - C) Added simd1 status register write data connections.
8. In sq\_status\_reg.v, added connections and muxing for second  
simd engine status bits write.

9. Added a variety of connections for simdl to tb\_sqsp.v.

10. Added delay pipe for thread\_id and thread\_type for simdl  
in order to correctly track sp to sx interface. (tbtrk\_spsx.v)

11. Fixed bug in sx related to using correct export id during  
free done process of pixel to rb buffers  
(sx\_export\_control\_common.v)

... #244 change 106191 edit on 2003/06/14 by viviana@viviana\_crayola2\_syn (ktext)

48x154 memory changed to 48x155.

... #243 change 105943 edit on 2003/06/12 by dougd@dougd\_r400\_linux\_marlboro (ktext)

Added a 2nd write buffer to aluconst, texconst and instruction store to handle  
real time writes from cp mixed with non real time writes. This code passes the  
mini-regress on tb\_sqsp and cp\_lcc\_tex, cp\_lcc\_alu, cp\_im\_load\_basic on the gc  
testbench but fails cp\_lcc\_tex\_rt and cp\_lcc\_alu\_rt. It appears work for non-realtime.

Added real time prim bit from pix\_ctl to ISM in pix\_thread\_buff when loading a  
pixel thread. This bit will allow reading real time constants from the constant stores.

Added VC\_wake\_up logic.

... #242 change 105465 edit on 2003/06/10 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- timing fix in pix\_thread\_buff
- VC interface is connected to vc instruction seq
- TP\_SQ\_fetch stall replaced by TP\_SQ\_dec (but not tested at GC level)
- SQ\_TP\_gpr\_wr\_addr and SQ\_TP\_clause removed from top level (and tb updated)
- fetch arbitration for VC and TP updated
- recoded a few lines in gpr alloc to see if it will help timing

... #241 change 105277 edit on 2003/06/10 by dougd@dougd\_r400\_linux\_marlboro (ktext)

added output VC\_clk\_en to sq\_rbbm\_interface.v and wired it to  
SQ\_VC\_wake\_up in sq.v

... #240 change 104848 edit on 2003/06/08 by grayc@grayc\_crayola2\_linux\_orl (ktext)

fix simdl\_valid -> simdl\_const\_valid

... #239 change 104797 edit on 2003/06/07 by grayc@grayc\_crayola2\_linux\_orl (ktext)

add VC ports  
modify SP-SQ port names

... #238 change 103932 edit on 2003/06/03 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

update for new pipe disable routing

... #237 change 103365 edit on 2003/05/30 by dougd@dougd\_r400\_linux\_marlboro (ktext)

Added missing wire declaration for param\_wrap\_0\_set

... #236 change 103141 edit on 2003/05/29 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added simd\_num input to the thread buffers (tied low in sq.v) and connected it down to the status regs
- added simd\_num to the staging registers in the CFS
- connected simd\_num thru the target\_instr\_fetch and tex\_instr\_queue modules (so it is an output of the tex\_instr\_queue)

... #235 change 102924 edit on 2003/05/28 by viviana@viviana\_crayola2\_syn (ktext)

Added an additional 48x170 and 16x170 and rebuilt the memories.

... #234 change 102264 edit on 2003/05/23 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- updated pix thread buffer for simd1 (and removed ctl sub module and redundant logic)
- renamed state\_read\_phase to arb\_phase
- fixed CFMSM serialize detection (had to add case of fetch initiated by current clause)
- removed reference to sq\_thread\_buff\_cntl in tracker

... #233 change 102095 edit on 2003/05/22 by dougd@dougd\_r400\_linux\_marlboro (ktext)

Added the following new fields to control registers in the rbbm interface:

- SQ\_CONTEXT\_MISC\_PERFCOUNTER\_REF
- SQ\_CONTEXT\_MISC\_YEILD\_OPTIMIZE
- SQ\_FLOW\_CONTROL\_VC\_ARBITRATION\_POLICY
- SQ\_FLOW\_CONTROL\_SIMD1\_DISABLE
- SQ\_DEBUG\_MISC\_DB\_READ\_MEMORY

... #232 change 102039 edit on 2003/05/22 by dougd@dougd\_r400\_linux\_marlboro (ktext)

restored the missing line ".pb\_event\_state(pb\_event\_state)," to the instantiation of sq\_export\_alloc in sq.v that somehow was removed when a merge was done in the last submit

... #231 change 101906 edit on 2003/05/21 by dougd@dougd\_r400\_linux\_marlboro (ktext)

added a 2nd read port for VC to texconst and redesigned sq\_texconst\_wrt\_buff to perform opportunistic writes because the write access slot was given up for VC reads

... #230 change 101642 edit on 2003/05/19 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- made top level SQ signal changes/additions for SP simd0 and simd1
- added an alu thread arbiter, pairs of alu ctl flow seq, instr fetch, instr que, and instr seq modules, and ais\_output for simd1
- thread buff cntl sub module removed from vtx thread buffer, and its logic moved up to the thread buff level (this still needs to be done for the pix thread buffer)
- only one status reg read mux and arb request shifter is needed in the thread buffer to support 4 arbiters (since the state mem can only be read by one arbiter per cycle), so the duplicates were removed

... #229 change 101009 edit on 2003/05/14 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Changes for parameter cache deallocation. Need to multiply dealloc count by (vs\_export\_count +1) so the correct number of lines are freed.

... #228 change 100877 edit on 2003/05/14 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Fix 3 issues related to parameter cache allocation/deallocation

- 1) Move allocate subtract for pc\_free\_cnt so it happens when an allocating vtx thread wins arbitration instead of when the thread is sent to the CFS. This puts the arbitration/allocate path at four clks (from six) so we can correctly allocate every four clocks.
- 2) Deallocs were being dropped in sq\_ptr\_buff on back to back row transfers if the first of the pair was the last row (end of buffer) and the second of the pair had dealloc.
- 3) Deallocs need to be accumulated in sq\_ptr\_buff since multiple row transfers of a pixel vector can be marked with dealloc and the deallocs are put in the event fifo at end\_of\_buffer.

Clean up some duplicate code in tb\_sqsp and set the default dump level back to 1 (instead of 3).

... #227 change 100795 edit on 2003/05/13 by dougd@dougd\_r400\_linux\_marlboro (ktext)

corrected signal names to b1 ports of sq\_cfc

... #226 change 100631 edit on 2003/05/13 by dougd@dougd\_r400\_linux\_marlboro (ktext)

Added `define SIMD1 to header.v and corrected connections for SIMD1 in sq.v

... #225 change 100629 edit on 2003/05/13 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Update tb\_sqsp for latest SP top level changes

Zero out rbbm fifo data when writing for re\_dly  
Add a couple of missing wire declarations to sq

... #224 change 100468 edit on 2003/05/12 by dougd@dougd\_r400\_linux\_marlboro (ktext)

removed incorrect bit width assignments to eo\_rt\_aluconst and eo\_rt\_texconst to prevent compile errors with ncverilog

... #223 change 100164 edit on 2003/05/09 by dougd@dougd\_r400\_linux\_marlboro (ktext)

ifdef'd connections in sq.v to sq\_aluconst\_top.v for the extra SIMD1 memory

... #222 change 100118 edit on 2003/05/09 by dougd@dougd\_r400\_linux\_marlboro (ktext)

added 2nd memory to sq\_cfc to support SIMD1 and ifdef'd the connections in sq\_cfc and sq.v

... #221 change 99918 edit on 2003/05/08 by dougd@dougd\_r400\_linux\_marlboro (ktext)

fixed typo

... #220 change 99912 edit on 2003/05/08 by dougd@dougd\_r400\_linux\_marlboro (ktext)

doubled the instruction store memory, changed the access allocation to accomdate SIMD1 and VC, and `ifdef'd the connections for SIMD1 in sq.v

... #219 change 99346 edit on 2003/05/06 by mmang@mmang\_crayola\_linux\_orl (ktext)

Fixed bug (I created) related to initializing the constant address register valids at the beginning of a clause. I used ais\_init\_pred which in some cases was too late. Created new ais\_init\_const\_addr that is 3 clocks sooner.

... #218 change 99043 edit on 2003/05/05 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added VC ctl flow seq, instr fetch, instr que and instr seq, and top level IOs
- made some leda fixes
- added non time multiplexed gpr write address output to VC and TP (gpr\_dst\_addr[6:0])

... #217 change 98773 edit on 2003/05/02 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Added constant address register valids to validate the address register data. The valid is set when address register is written. If valid is not set, sequencer will not waterfall those vertices or pixels. This disables waterfaling for predicated off writes and improperly initialized contant address registers.

2. Fixed bug in `sq_s_alu_instr_seq` for phase 3 snooping of constant address registers bus. Previously, this snooping did not account for predication of those registers.
3. Fixed bug where `ais_load_done_bits` was not hooked up. This signal disables previous vector/scalar management which needs to be turned off during constant waterfalling. With bug, pvps logic went unknown which caused unknowns to eventually propagate in and out of the gprs.
4. Fixed bug where non-optimized offset was not being determined properly. `non_opt_offset` is determined by a priority encoder of `p0_done`, `p1_done`, `p2_done`, and `p3_done`.
5. With advent of constant address register valids, created `waterfall_active_q` to properly init and avoid re-initing of different pixel and vertex done bits.

... #216 change 98462 edit on 2003/05/01 by `vromaker@vromaker_r400_linux_marlboro` (ktext)

- added bits and re-arranged the order of bits in the status register
- added VC support in thread buffers (vc request from status register, read muxes, connections to other modules, etc.)
- removed `is_subphase` and made `is_phase` 3 bits
- removed `cfc_phase`
- expanded `state_read_phase` to 2 bits
- changed the strapping and phase relationships on the ctl flow seqs
- `SQ_SP_fetch_swizzle` and `SQ_SP_fetch_resource` outputs added
- disabled internal SQ trackers and changed to `DEBUG_PRINT` ifdef in `tb_sqsp.v`

... #215 change 97538 edit on 2003/04/24 by `ygiang@ygiang_r400_pv2_marlboro` (ktext)

added: more sq perf counters

... #214 change 97152 edit on 2003/04/23 by `doug@doug_r400_linux_marlboro` (ktext)

added logic to control vtx perf counters to `sq_vtx_ctl.v` and `sq.v`; fixed bug in write logic in `sq_aluconst_wrt_buf.v`

... #213 change 96981 edit on 2003/04/22 by `viviana@viviana_crayola2_syn` (ktext)

Added `TST_awt_enable` to the interfaces with `ss/sq_pix_thread_buff.v` and `ss/sq_vtx_thread_buff.v`.

Replaced the 16x155 and 48x155 memories with 16x170 and 48x170 respectively.

Replaced the memory to be compiled in `buildtb` from the 155 to the 170.



//depot/r400/devel/parts\_lib/src/gfx/sq/ais/sq\_alu\_instr\_queue.v  
... #72 change 130079 edit on 2003/11/04 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Couple of timing fixes for aiq and cfs  
Fix a bug in the rbbm if that was allowing map copies to happen before  
memory writes  
Fix a problem in the testbench that was causing some incompletes

... #71 change 128647 edit on 2003/10/27 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Change ais so PS src sel gets priority over PV  
Add predicated jumps and calls to cfs  
Fix fetch\_type connection in sq and tex\_instr\_seq

... #70 change 124850 edit on 2003/10/03 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

move an adder in front of a register and change to a fifo with registered  
outputs to help timing

... #69 change 124792 edit on 2003/10/03 by dougd@dougd\_r400\_linux\_marlboro (ktext)

Removed all references to SIMD1\_DISABLE in sq.v and sq\_rbbm\_interface.v.

Added 32 new performance counters: many are for SIMD2 and SIMD3 but  
other existing counters were expanded to differentiate between vertex  
and pixel counts. There are now 95 performance counters in the sq.

... #68 change 123918 edit on 2003/09/29 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Change tp\_sqsp dump to use FMT\_32\_32\_32\_32\_FLOAT  
Remove a monitor from tbtrk\_sc for now since it is broken for ONEPPC  
Need to register the if inputs to aiq since they are put in the fifo  
one clk after the transfer  
Fix the exec\_sm so it is 4 clks even when switching clauses  
Remove one clk of latency on tp\_dec from fetch\_arb  
Fix the strap bits in sq.v so the tp and vc cfs and if machines get  
two read cycles out of 8 when we have two instruction stores  
Change the tp\_sq dec input and force the tp\_sp format in tb\_sqsp  
Fix the tif so its state machine is 4 clks between clauses and change  
it so 0 count execs can be merged into the instruction ahead of them  
Fix the tex\_instr\_seq for the case where tp\_dec happens on the same  
clk the fcs state machine kicks off (instr were getting dropped)  
Check in Scott's vgt change to clamp vtx\_reuse based on good pipes

... #67 change 122520 edit on 2003/09/22 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

timing fixes - added registers for vs and ps base and size after the

context register read mux

... #66 change 118589 edit on 2003/08/28 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- fix for loop index clamping and constant address generation (both index and offset relative)
- changed the connection of the real time bit such that it now goes directly from the AIQ to the AIS output mux (and not thru the AIS)
- sq\_tests.simple\_reg\_indexing tests now pass

... #65 change 117704 edit on 2003/08/22 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

<Fixed conflict between vec\_3op\_no\_swap and scalar\_const\_op to control swizzle correctly for the scalar engine and deliever the special gpr read address created in the sq\_ais\_output block>

... #64 change 113286 edit on 2003/07/25 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- a few more fixes for SQ\_VC/TP interfaces; the sq mini-regress now passes with the VC turned on

... #63 change 113039 edit on 2003/07/24 by danh@danh\_crayola1\_linux\_orl (ktext)

Changed src\_c\_const\_addr\_rel generation so it matches the emulator code.

... #62 change 112899 edit on 2003/07/24 by danh@danh\_crayola1\_linux\_orl (ktext)

Changed src\_c\_const\_addr\_rel generation.

... #61 change 110640 edit on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

- <1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret gc, tb\_sqsp, tb\_sx)
2. Fix Sx diff engine (interpolators) for shift bug with added guard bit
3. Fix compile/src code problem with s-blocks memories
4. Added the sx to tb\_sqsp by default, can still disable by macro
5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate
6. Initialized state in vc to allow cp surface synchronizer micro code to invalidate tc/vc
7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches

THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB, src/chip/chip\_\*.tree files, parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator together

>

... #60 change 109951 edit on 2003/07/09 by llefebvr@llefebvr\_r400\_emu\_montreal (ktext)

Fixing yet another mova problem when the mova is not back to back with it's use and there is only one waterfall pass, PVPS detection wasn't re-enabled correctly. Fixes mova\_tests.cpp TEST\_CASE=mova512\_nop\_check

... #59 change 109679 edit on 2003/07/08 by llefebvr@llefebvr\_r400\_emu\_montreal (ktext)

Fixed r400sp\_mova\_tests.cpp TEST\_CASE=mova512.

The PVPS detection was rightly disabled during the waterfall but wasn't re-enabled for the following instructions of the clause. I used the waterfall\_done signal to re-enable the PVPS detection after the waterfaling.

... #58 change 109126 edit on 2003/07/03 by dougd@dougd\_r400\_linux\_marlboro (ktext)

pipelined the Real Time bit from the pix thread buffer down through both arbiters, the vc, tex and alu instruction pipelines to the alu, tex and cfc constant stores to enable reading the real time constants.

... #57 change 108140 edit on 2003/06/26 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Split src\_swizzle out of SQ\_SP\_instr bus so fetch swizzle can be driven during unused phase  
Add interp\_xyline from SQ to SPI to drive read address for xy buffer  
Clean up some compile warnings in sc\_iter  
Change the existing macc to handle the swizzle being driven for all 4 phases and add the fetch address swizzling  
Fix param\_gen and gen\_index pipeline length around the interpolators  
Replace src\_c\_swizzle.z with src\_c\_swizzle.x for all instructions other then MULADD and CNDx  
Fix the generation of init\_cycle\_cnt\_q in sq\_pix\_ctl for interpolation involving param\_gen and gen\_index params  
Add compares for SQ\_SX\_export\_mask\_we and SQ\_SX\_kill\_mask to tbtrk\_spsx  
Fix the fetch\_addr swizzle generation for vertex fetches (need to use [31:30] instead of [27:26])  
Fix a bug in sq\_vtx\_ctl related to gpr allocation (size requested was off by a clock)

... #56 change 105465 edit on 2003/06/10 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- timing fix in pix\_thread\_buff
- VC interface is connected to vc instruction seq
- TP\_SQ\_fetch stall replaced by TP\_SQ\_dec (but not tested at GC level)
- SQ\_TP\_gpr\_wr\_addr and SQ\_TP\_clause removed from top level (and tb updated)
- fetch arbitration for VC and TP updated

- recoded a few lines in gpr alloc to see if it will help timing

... #55 change 104616 edit on 2003/06/06 by llefebvr@llefebvr\_r400\_linux\_marlboro (ktext)

HW was clamping to 0 on a GPR addressing error. It should clamp to GPR\_base of the shader.

... #54 change 103141 edit on 2003/05/29 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added simd\_num input to the thread buffers (tied low in sq.v) and connected it down to the status regs
- added simd\_num to the staging registers in the CFS
- connected simd\_num thru the target\_instr\_fetch and tex\_instr\_queue modules (so it is an output of the tex\_instr\_queue)

... #53 change 98462 edit on 2003/05/01 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added bits and re-arranged the order of bits in the status register
- added VC support in thread buffers (vc request from status register, read muxes, connections to other modules, etc.)
- removed is\_subphase and made is\_phase 3 bits
- removed cfc\_phase
- expanded state\_read\_phase to 2 bits
- changed the strapping and phase relationships on the ctl flow seqs
- SQ\_SP\_fetch\_swizzle and SQ\_SP\_fetch\_resource outputs added
- disabled internal SQ trackers and changed to DEBUG\_PRINT ifdef in tb\_sqsp.v

//depot/r400/devel/parts\_lib/src/gfx/sq/tis/sq\_tex\_instr\_seq.v  
... #45 change 132894 edit on 2003/11/19 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Fix SQ\_VC dec signals in tb\_sqsp.  
Change tbtrk\_sqvc so it does not compare fetch addr for mini fetches.  
Fix problem in tex\_instr\_seq that was allowing mini fetches to start out of phase.  
Add more info to msgs from pcddata tracker to tell which set of pc data is mismatching. Also turn off sx1 compare since it is redundant now that all the sx data comes from usx\_0.

... #44 change 128647 edit on 2003/10/27 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Change ais so PS src sel gets priority over PV  
Add predicated jumps and calls to cfs  
Fix fetch\_type connection in sq and tex\_instr\_seq

... #43 change 126823 edit on 2003/10/15 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Add sqvc tracker to gc testbench when running with orlando trackers  
Rework some of the alu/tex constant logic to get rid of the bug that was allowing threads to start processing before all of the constants for their context had been loaded.

... #42 change 125660 edit on 2003/10/08 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Fix compile warnings for sq (several missing ports)  
Fix compile warning in sx\_parameter\_caches  
Fix SQ\_SP\_fetch\_simd\_sel so it lines up with the data coming out of the GPRs

... #41 change 123918 edit on 2003/09/29 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Change tp\_sqsp dump to use FMT\_32\_32\_32\_32\_FLOAT  
Remove a monitor from tbtrk\_sc for now since it is broken for ONEPPC  
Need to register the if inputs to aiq since they are put in the fifo one clk after the transfer  
Fix the exec\_sm so it is 4 clks even when switching clauses  
Remove one clk of latency on tp\_dec from fetch\_arb  
Fix the strap bits in sq.v so the tp and vc cfs and if machines get two read cycles out of 8 when we have two instruction stores  
Change the tp\_sq dec input and force the tp\_sp format in tb\_sqsp  
Fix the tif so its state machine is 4 clks between clauses and change it so 0 count execs can be merged into the instruction ahead of them  
Fix the tex\_instr\_seq for the case where tp\_dec happens on the same clk the fcs state machine kicks off (instr were getting dropped)  
Check in Scott's vgt change to clamp vtx\_reuse based on good pipes

... #40 change 117504 edit on 2003/08/21 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Increased simd\_id wires to 2 bits throughout SQ. SQ external interfaces are still only 1 bit.
2. Made SQ simd 1 blocks conditional based on SIMD1\_PRESENT in header.v. Realigned some code in anticipation of SIMD2 and SIMD3.

... #39 change 113286 edit on 2003/07/25 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- a few more fixes for SQ\_VC/TP interfaces; the sq mini-regress now passes with the VC turned on

... #38 change 112073 edit on 2003/07/21 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- fix for SQ\_VC interface
- TP\_SQ\_dec was hooked up to the interface counter
- timing fix in vtx thread buffer
- simd\_num connected thru ptr buff and pix ctl to pix thread buff
- performance fix in pix ctl

... #37 change 110177 edit on 2003/07/10 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Changes to get simd\_id piped down the vertex side and into the thread buffer. Also only write the active simd's gprs and mux pipe\_disable bits. The memory in sq\_vc\_skid\_buf increased by 1 bit, so this will require a new memory to be checked in before running without USE\_BEHAVE\_MEM.

... #36 change 110066 edit on 2003/07/09 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- fixed a bug in tex instr seq related to back-to-back constant reads

... #35 change 109777 edit on 2003/07/08 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

... #34 change 109671 edit on 2003/07/08 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- updated tex instr seq to sync to the texconst phase
- changed fetch arb to output both the mega grant and the mini grant to the tex instr seq

... #33 change 108744 edit on 2003/07/01 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- registered winner\_ack out of thread arb for timing

- connected correct instruction store read output based on SIMD1 for VC ctl flow instruction reads; now SQ\_VC interface appears to be driven correctly
- minor change to tb\_sqsp (commented out random stall for TP\_SQ\_fetch stall, which no longer exists)

... #32 change 108140 edit on 2003/06/26 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Split src\_swizzle out of SQ\_SP\_instr bus so fetch swizzle can be driven during unused phase  
 Add interp\_xyline from SQ to SPI to drive read address for xy buffer  
 Clean up some compile warnings in sc\_iter  
 Change the existing macc to handle the swizzle being driven for all 4 phases and add the fetch address swizzling  
 Fix param\_gen and gen\_index pipeline length around the interpolators  
 Replace src\_c\_swizzle.z with src\_c\_swizzle.x for all instructions other than MULADD and CNDx  
 Fix the generation of init\_cycle\_cnt\_q in sq\_pix\_ctl for interpolation involving param\_gen and gen\_index params  
 Add compares for SQ\_SX\_export\_mask\_we and SQ\_SX\_kill\_mask to tbtrk\_spsx  
 Fix the fetch\_addr swizzle generation for vertex fetches (need to use [31:30] instead of [27:26])  
 Fix a bug in sq\_vtx\_ctl related to gpr allocation (size requested was off by a clock)

... #31 change 106357 edit on 2003/06/16 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

fix latency of tp/sp signals in tb\_sqsp after tp\_formatter change  
 clean up the fetch swizzle warning msg in tb\_sqsp  
 add new memory to sq/tb.f  
 fix fech\_swizzle signal width in tex\_instr\_seq

... #30 change 105465 edit on 2003/06/10 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- timing fix in pix\_thread\_buff
- VC interface is connected to vc instruction seq
- TP\_SQ\_fetch stall replaced by TP\_SQ\_dec (but not tested at GC level)
- SQ\_TP\_gpr\_wr\_addr and SQ\_TP\_clause removed from top level (and tb updated)
- fetch arbitration for VC and TP updated
- recoded a few lines in gpr\_alloc to see if it will help timing

... #29 change 101642 edit on 2003/05/19 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- made top level SQ signal changes/additions for SP simd0 and simd1
- added an alu thread arbiter, pairs of alu ctl flow seq, instr fetch, instr que, and instr seq modules, and ais\_output for simd1

- thread buff cntl sub module removed from vtx thread buffer, and its logic moved up to the thread buff level (this still needs to be done for the pix thread buffer)
- only one status reg read mux and arb request shifter is needed in the thread buffer to support 4 arbiters (since the state mem can only be read by one arbiter per cycle), so the duplicates were removed

... #28 change 99043 edit on 2003/05/05 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added VC ctl flow seq, instr fetch, instr que and instr seq, and top level IOs
- made some leda fixes
- added non time multiplexed gpr write address output to VC and TP (gpr\_dst\_addr[6:0])

... #27 change 98462 edit on 2003/05/01 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added bits and re-arranged the order of bits in the status register
- added VC support in thread buffers (vc request from status register, read muxes, connections to other modules, etc.)
- removed is\_subphase and made is\_phase 3 bits
- removed cfc\_phase
- expanded state\_read\_phase to 2 bits
- changed the strapping and phase relationships on the ctl flow seqs
- SQ\_SP\_fetch\_swizzle and SQ\_SP\_fetch\_resource outputs added
- disabled internal SQ trackers and changed to DEBUG\_PRINT ifdef in tb\_sqsp.v



//depot/r400/devel/parts\_lib/src/gfx/sq/ss/sq\_vtx\_thread\_buff.v  
... #80 change 132649 edit on 2003/11/18 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- alu\_instr\_seq timing fixes for constant store read: first the register stage on the offset was moved after the sum2 adder; then the init\_done\_bits signal was changed from a combinational ACS state machine output to a registered one-bit state machine output to help the path to the new sum2 register
- thread buff status read timing fix - moved the status read back one cycle by sending the unregistered, rotated request vector to the arbiter and registering the winner out of the arbiter; the output of the status read mux was then registered

... #79 change 128601 edit on 2003/10/27 by mmantor@mmantor\_xenos\_linux\_orl (ktext)

<Enable SQ use of 128 locations in export memory instead of 112 locations. Also added counters in sq arbiter to give priority to instruction pipe that has the fewest instructions when both control flow machines are available. This changelist requires both an emulator and hardware rtl code updates>

... #78 change 127861 edit on 2003/10/22 by llefebvr@llefebvr\_r400\_linux\_marlboro  
(ktext)

Fixing TP and VC sync stalls for both pixel and vertex threads.

... #77 change 127269 edit on 2003/10/19 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Change behave mem\_model in spi so its read dly matches the real mem  
Send interp\_valid and ij\_line lclk early to account for 2clk read dly  
Fix spi\_sp tracker so it works with early valid  
Change thread\_buf and cfs machines so only fetches can modify the  
fetch pending bit. The alu machines only read the value out of the buffer.  
Get rid of a bunch of extra 'else' clauses

... #76 change 126796 edit on 2003/10/15 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- hooked up the new alu\_arb\_policy and tx\_cache\_sel register bits (but temporarily tied the tx\_cache\_sel input to the vtx thread buff low since it is being incorrectly set to 1 by Primlib)

... #75 change 126234 edit on 2003/10/10 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- added export arbiter module that will limit the number of color buffer export threads to one every 4 clocks
- hooked up the export blocker outputs and commented out the previous export blocking code

- added export alloc arbiter inputs to exp\_alloc\_ctl module so that the buf\_avail counter will be updated by the export allocs  
- added logic to support the export arbiter to the vertex and pixel thread buffers  
- added logic to support the export arbiter to the thread arbiter  
- separated the export alloc request out of the alu request logic in the status register,  
and added an output for the export alloc request

... #74 change 125697 edit on 2003/10/08 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
fixed bug in eqn for \*sync\_alu\_stall

... #73 change 124792 edit on 2003/10/03 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
Removed all references to SIMD1\_DISABLE in sq.v and sq\_rbbm\_interface.v.

Added 32 new performance counters: many are for SIMD2 and SIMD3 but other existing counters were expanded to differentiate between vertex and pixel counts. There are now 95 performance counters in the sq.

... #72 change 124203 edit on 2003/10/01 by dougd@dougd\_r400\_linux\_marlboro (ktext)

The four existing SYNC\_STALL counters were separated into (8) pix and vtx stall counters.  
The two ALU INSTRUCTION ISSUED counters were made to increment by 1,2,3 or 4.  
The two CF INSTRUCTION ISSUED counters were made to increment by 1,2,3,4,5 or 6.

Added `ifdef's to sq\_perfmon\_wrapper for SIMD1, SIMD2, SIMD3.

perfmon event window:

An enable for the performance counters is generated by events received from the VGT and/or SC which create a window of time when the counters will be active. All of the perf counters are now controlled by this enable.

... #71 change 123331 edit on 2003/09/25 by dougd@dougd\_r400\_linux\_marlboro (ktext)

usq\_alu01\_state\_mem is used twice as the instance name so I changed the 2nd one to usq\_alu23\_state\_mem.

... #70 change 123260 edit on 2003/09/25 by mmang@mmang\_xenos\_linux\_orl (ktext)

1. For Vivian E., added new simd memories and star patch in/out wires.
2. In vertex thread buffer, fixed bug in simd3 alu state registers.
3. In pixel thread buffer, fixed bug in simd2/3 cf state read data.
4. Adjusted simd id bus width for sq to tp tracker.
5. In sq.v, added vertex shader and pixel shader constant base and

size connections to simd2/3 alu instruction sequencers.

... #69 change 123076 edit on 2003/09/24 by donald1@donald1\_xenos\_linux\_orl (ktext)

Connected ROM block redundancy signals.

Added sq export address buffer support.

... #68 change 122402 edit on 2003/09/20 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Added simd2 and simd3 to code.
2. Added simd2 to synthesized code.
3. In sq.blk and sq\_rbbm\_interface, added DB\_READ\_MEMORY, DB\_WEN\_MEMORY\_2, and DB\_WEN\_MEMORY\_3 to SQ\_MISC\_DEBUG register.
4. In header.v, turned on SIMD2\_PRESENT.
5. In sc\_packer.v, turned on SIMD2 but don't use it with SIMD2\_PRESENT\_TEMP.
6. In sq\_aluconst\_mem.v, sq\_aluconst\_top.v, sq\_cfc.v, and sq\_instruction\_store.v, hooked up DB\_WEN\_MEMORY\_2 and DB\_WEN\_MEMORY\_3 to appropriate SIMD2/3 memories.
7. In sq\_export\_alloc.v, handle position/main export id and parameter cache thread base for simd2/3. Be able to handle one type down simd0/1 and a different type down simd2/3 on the same clock.
8. In sq\_pix\_ctl.v and sq\_vtx\_ctl.v, multiple simd gpr\_alloc blocks return different acks, gpr bases, and gpr maxes.
9. In sq\_exp\_alloc\_ctrl.v, handle position/main export buffer management. Be able handle one type down simd0/1 and a different type down simd2/3 on the same clock.
10. In sq\_pix\_thread\_buff.v and sq\_vtx\_pix\_thread\_buff.v, added muxing and memories to handle status bits, cfs state, and alu state. Simd2 mirrors simd0, while simd3 mirrors simd1.
11. In sq\_status\_reg.v, added simd2/3 arb requests and status bit writing from simd2/3.
12. In tb\_sqsp.v, fixed some bugs related to pspv\_wr\_en, pred\_override, const\_addr, and const\_valid hook ups.
13. In tbtrk\_spsx.v, SIMD\_PRESENT conditional delaying and management of thread\_id and thread\_type for tracker.
14. In tbtrk\_sq\_pix\_rs\_input.v and tbtrk\_sq\_vtx\_rs\_input.v, temporary klug to hook up b0b1\_predicate instead of predicate.
15. In tbtrk\_sq\_sp\_vec\_gpr.v, added simd2/3 tracking of gpr\_int\_wen interface.
16. In sq\_tex\_instr\_queue.v, get gpr\_max from appropriate

simd data.<enter description here>

... #67 change 121348 edit on 2003/09/15 by dougd@dougd\_r400\_linux\_marlboro (ktext)

1. corrected the trigger events for VTX\_SWAP\_IN, VTX\_SWAP\_OUT, PIX\_SWAP\_IN, PIX\_SWAP\_OUT, CONSTANTS\_USED\_SIMD0 and CONSTANTS\_USED\_SIMD0.
2. made event counters for these used multibit increment values
3. added "+incdir+\$PARTS\_LIB/src/gfx/sp" to vcs\_top.ini to pick up sp\_defines.v included in sq\_ais\_output.v

... #66 change 120190 edit on 2003/09/09 by dougd@dougd\_r400\_linux\_marlboro (ktext)

changed SQ\_RB\_event to SQ\_RB\_event\_pulse and declared as output from sq.v

... #65 change 119294 edit on 2003/09/03 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- instantiation of sq export blocker at sq top level
- thread buffer timing fix related to status read/export count update

... #64 change 117504 edit on 2003/08/21 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Increased simd\_id wires to 2 bits throughout SQ. SQ external interfaces are still only 1 bit.
2. Made SQ simd 1 blocks conditional based on SIMD1\_PRESENT in header.v. Realigned some code in anticipation of SIMD2 and SIMD3.

... #63 change 116380 edit on 2003/08/13 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Added separate gpr allocation/deallocation management for multiple simds (sq\_gpr\_alloc, sq\_exit\_sm, sq\_pix\_thread\_buff, sq\_status\_reg, sq\_vtx\_thread\_buff, sq\_pix\_ctl, and sq\_vtx\_ctl)
2. Made thread\_arb poll cfs rtr on a 4 clock interval in order to ensure the arbiters stayed in phase between simds.
3. Created new interface signal between thread\_arb and export\_alloc to lock export\_id and parameter cache base for each simd. In addition, created registers for these values for each simd in order to ensure they got allocated in order.
4. In ais\_output, used simd to mask pix\_ctl gpr writes to different simds.
5. In tb\_sqsp, added simd\_id and gpr write address to texture latency fifo to help trackers and read inject return files.
6. In tex\_instr\_queue, grab appropriate gpr\_max

based on simd id.

... #62 change 114305 edit on 2003/07/31 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

cleaned up the path of ism\_state down through the instruction pipelines and removed the defparams used in the multiple instantiations of several modules.

... #61 change 113286 edit on 2003/07/25 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- a few more fixes for SQ\_VC/TP interfaces; the sq mini-regress now passes with the VC turned on

... #60 change 112073 edit on 2003/07/21 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- fix for SQ\_VC interface
- TP\_SQ\_dec was hooked up to the interface counter
- timing fix in vtx thread buffer
- simd\_num connected thru ptr buff and pix ctl to pix thread buff
- performance fix in pix ctl

... #59 change 110640 edit on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

- <1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret gc, tb\_sqsp, tb\_sx)
2. Fix Sx diff engine (interpolators) for shift bug with added guard bit
3. Fix compile/src code problem with s-blocks memories
4. Added the sx to tb\_sqsp by default, can still disable by macro
5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate
6. Initialized state in vc to allow cp surface synchronizer micro code to invalidate tc/vc
7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches

THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB, src/chip/chip\_\*.tree files, parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator together

>

... #58 change 108744 edit on 2003/07/01 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- registered winner\_ack out of thread arb for timing
- connected correct instruction store read output based on SIMD1 for VC ctl flow instruction reads; now SQ\_VC interface appears to be driven correctly

- minor change to tb\_sqsp (commented out random stall for TP\_SQ\_fetch stall, which no longer exists)

... #57 change 108676 edit on 2003/07/01 by dougd@dougd\_r400\_linux\_marlboro (ktext)

generated trigger signals for SIMD0, SIMD1 perfmon counters

... #56 change 107389 edit on 2003/06/22 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. made change sp\_vector.v to grab pred/kill results a clock sooner since Vic a register delay to sp\_scalar\_lut.bvrl. May have to change back later.
2. Took away register delay in sq\_ais\_output to account for extra register needed for muxing and registering both simd engines for SQ\_SX\_sp signals.
3. In sq\_alu\_instr\_seq.v, backed out Laurent's previous fix for constant waterfalling and made different change where ism registers are loaded based on ais\_start instead of ais\_rtr. With waterfalling, the ais\_rtr does not happen early enough for ism registers to be available for AIS state machine.
4. In sq\_export\_alloc.v, added connections for second simd engine to handle sx export allocation and deallocation.
5. In sq.v, added muxing between simd0 and simd1 sq\_ais\_output for SQ\_SX signals.
6. In sq\_exp\_alloc\_ctrl.v, added simd1 connections for sx export control logic.
7. In sq\_pix\_thread\_buff.v and sq\_vtx\_thread\_buff.v, added
  - A) Simd1 logic for ALU memory write (register delayed simd1 information to avoid overlap with simd0)
  - B) Appropriate read mux for simd0/simd1 for control flow memory (based on status simd num).
  - C) Added simd1 status register write data connections.
8. In sq\_status\_reg.v, added connections and muxing for second simd engine status bits write.
9. Added a variety of connections for simd1 to tb\_sqsp.v.
10. Added delay pipe for thread\_id and thread\_type for simd1 in order to correctly track sp to sx interface. (tbtrk\_spsx.v)
11. Fixed bug in sx related to using correct export id during free done process of pixel to rb buffers (sx\_export\_control\_common.v)

... #55 change 107266 edit on 2003/06/20 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

reverted a change that was made for VC testing (and that did not work correctly)

... #54 change 107174 edit on 2003/06/20 by vromaker@vromaker\_r400\_linux\_marlboro

(ktext)

- swapped PS and ID gpr write phases

... #53 change 103369 edit on 2003/05/30 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- fix for width mismatch on thread\_id input of vtx TB status regs
- initial pass of VC/TP fetch arbiter (not instantiated in sq.v yet)

... #52 change 103141 edit on 2003/05/29 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- added simd\_num input to the thread buffers (tied low in sq.v) and connected it down to the status regs
- added simd\_num to the staging registers in the CFS
- connected simd\_num thru the target\_instr\_fetch and tex\_instr\_queue modules (so it is an output of the tex\_instr\_queue)

... #51 change 102924 edit on 2003/05/28 by viviana@viviana\_crayola2\_syn (ktext)

Added an additional 48x170 and 16x170 and rebuilt the memories.

... #50 change 102264 edit on 2003/05/23 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- updated pix thread buffer for simd1 (and removed ctl sub module and redundant logic)
- renamed state\_read\_phase to arb\_phase
- fixed CFMSM serialize detection (had to add case of fetch initiated by current clause)
- removed reference to sq\_thread\_buff\_cntl in tracker

... #49 change 101642 edit on 2003/05/19 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- made top level SQ signal changes/additions for SP simd0 and simd1
- added an alu thread arbiter, pairs of alu ctl flow seq, instr fetch, instr que, and instr seq modules, and ais\_output for simd1
- thread buff cntl sub module removed from vtx thread buffer, and its logic moved up to the thread buff level (this still needs to be done for the pix thread buffer)
- only one status reg read mux and arb request shifter is needed in the thread buffer to support 4 arbiters (since the state mem can only be read by one arbiter per cycle), so the duplicates were removed

... #48 change 98462 edit on 2003/05/01 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- added bits and re-arranged the order of bits in the status register

- added VC support in thread buffers (vc request from status register, read muxes, connections to other modules, etc.)
  - removed is\_subphase and made is\_phase 3 bits
  - removed cfc\_phase
  - expanded state\_read\_phase to 2 bits
  - changed the strapping and phase relationships on the ctl flow seqs
  - SQ\_SP\_fetch\_swizzle and SQ\_SP\_fetch\_resource outputs added
  - disabled internal SQ trackers and changed to DEBUG\_PRINT ifdef in tb\_sqsp.v
- ... #47 change 96981 edit on 2003/04/22 by viviana@viviana\_crayola2\_syn (ktext)

Added TST\_awt\_enable to the interfaces with ss/sq\_pix\_thread\_buff.v and ss/sq\_vtx\_thread\_buff.v.  
Replaced the 16x155 and 48x155 memories with 16x170 and 48x170 respectively.  
Replaced the memory to be compiled in buildtb from the 155 to the 170.



//depot/r400/devel/parts\_lib/src/gfx/tp/tp.tree  
... #71 change 131364 edit on 2003/11/11 by vbhatia@vbhatia\_r400\_linux\_marlboro (ktext)  
  
updated sub-block trackers  
  
... #70 change 130892 edit on 2003/11/07 by vbhatia@vbhatia\_r400\_linux\_marlboro (ktext)  
  
Initial checkin of Internal Trackers for TP which are controlled by  
tp\_track\_control.cfg  
Still a work in progress, needs thorough validation and emulator updates to be  
automatic  
  
... #69 change 130524 edit on 2003/11/06 by tien@tien\_r500\_emu (ktext)  
  
Added TP perf regs (on to TPC)  
Cleaned up some tcf/tpc regs  
After cleanup, added TPC\_CHICKEN  
  
... #68 change 123530 edit on 2003/09/26 by smburu@smburu\_r400\_linux\_marlboro (ktext)  
  
REQUIRED by changelist 123519.  
  
... #67 change 120715 edit on 2003/09/11 by tien@tien\_r500\_emu (ktext)  
  
Half of the lod\_grad IO shrink change  
Aniso control fix  
  
... #66 change 118139 edit on 2003/08/26 by tien@tien\_r500\_emu (ktext)  
  
More pix\_mask stuff for predicate handling  
  
... #65 change 118013 edit on 2003/08/25 by tien@tien\_r500\_emu (ktext)  
  
Partial checkin 2-bit simd and full pix\_mask pipelineing  
(Not all the way thru yet) :-)  
  
... #64 change 116191 edit on 2003/08/12 by smburu@smburu\_r400\_linux\_marlboro (ktext)  
  
Hicolor and WS changes. Requires new Emulator release from Jocelyn.  
  
... #63 change 116104 edit on 2003/08/12 by tien@tien\_r400\_devel\_marlboro (ktext)  
  
Some changes for predicate tfetch (pix\_mask) pipelining  
  
... #62 change 115183 edit on 2003/08/06 by tien@tien\_r400\_devel\_marlboro (ktext)  
  
Unencoded DIM now driven to tp\_addresser and tp\_fetch  
(for cubic mapping, proper face\_id generation)

... #61 change 113623 edit on 2003/07/28 by tien@tien\_r400\_devel\_marlboro (ktext)

Man it's been a long time coming :-)  
formatter fix for TP to output to 1 simd only  
drive simd signal from TPC to VC (will prolly need to skew it a bit, but that will fall  
out from debug)  
Clean up get/set logic

... #60 change 107077 edit on 2003/06/19 by smburu@smburu\_r400\_linux\_marlboro (ktext)

Fix to Virage hook-up.

... #59 change 105024 edit on 2003/06/09 by smburu@smburu\_r400\_sun\_marlboro (ktext)

Fixes for test IOs.

... #58 change 104450 edit on 2003/06/05 by nkociuk@nkociuk\_r400\_linux\_marl (ktext)

misc cleanup...

... #57 change 103149 edit on 2003/05/29 by smburu@smburu\_r400\_linux\_marlboro (ktext)

border color logic changes.

... #56 change 102959 edit on 2003/05/28 by tien@tien\_r400\_devel\_marlboro (ktext)

Routed channel id to tp\_fetch  
Fixed loading of tp\_tt

... #55 change 102755 edit on 2003/05/27 by tien@tien\_r400\_devel\_marlboro (ktext)

Cleaned up some bad IO from tp\_border until it is connected

... #54 change 100601 edit on 2003/05/12 by tien@tien\_r400\_devel\_marlboro (ktext)

Moved unused bits in FIFOs to MSBs for future removal

... #53 change 100206 edit on 2003/05/09 by nkociuk@nkociuk\_r400\_linux\_marl (ktext)

remove unused block...

... #52 change 99309 edit on 2003/05/06 by smburu@smburu\_r400\_linux\_marlboro (ktext)

New test hook-up and Virage hook-up.

```
//depot/r400/devel/parts_lib/src/gfx/sq/cfs/sq_ctl_flow_seq.v
... #126 change 130079 edit on 2003/11/04 by rramsey@rramsey_xenos_linux_orl (ktext)

Couple of timing fixes for aiq and cfs
Fix a bug in the rbbm if that was allowing map copies to happen before
memory writes
Fix a problem in the testbench that was causing some incompletes

... #125 change 129408 edit on 2003/10/30 by rramsey@rramsey_xenos_linux_orl (ktext)

Move some continuous assignments into always blocks to help sim time
Rework cfs_rtr/arb_xfc path to help timing
Fix a problem with detecting serialize for the cf state machine

... #124 change 128647 edit on 2003/10/27 by rramsey@rramsey_xenos_linux_orl (ktext)

Change ais so PS src sel gets priority over PV
Add predicated jumps and calls to cfs
Fix fetch_type connection in sq and tex_instr_seq

... #123 change 128195 edit on 2003/10/23 by rramsey@rramsey_xenos_linux_orl (ktext)

Fix a problem with yield_optimize

... #122 change 127730 edit on 2003/10/22 by rramsey@rramsey_xenos_linux_orl (ktext)

Fix a bug with start_of_clause

... #121 change 127580 edit on 2003/10/21 by danh@danh_xenos_linux_orl (ktext)

Changed any_pred_hi and any_pred_lo generation, now the predicate and valid bits are
now related to the thread that the CFS is working on.

... #120 change 127269 edit on 2003/10/19 by rramsey@rramsey_xenos_linux_orl (ktext)

Change behave mem_model in spi so its read dly matches the real mem
Send interp_valid and ij_line lclk early to account for 2clk read dly
Fix spi_sp tracker so it works with early valid
Change thread_buf and cfs machines so only fetches can modify the
fetch pending bit. The alu machines only read the value out of the buffer.
Get rid of a bunch of extra 'else' clauses

... #119 change 124634 edit on 2003/10/02 by rramsey@rramsey_xenos_linux_orl (ktext)

adding cond_pred optimize to control flow seq

... #118 change 124203 edit on 2003/10/01 by dougd@dougd_r400_linux_marlboro (ktext)
```

The four existing SYNC\_STALL counters were separated into  
(8) pix and vtx stall counters.  
The two ALU INSTRUCTION ISSUED counters were made to increment  
by 1,2,3 or 4.  
The two CF INSTRUCTION ISSUED counters were made to increment  
by 1,2,3,4,5 or 6.

Added `ifdef's to sq\_perfmon\_wrapper for SIMD1, SIMD2, SIMD3.

perfmon event window:

An enable for the performance counters is generated by events received  
from the VGT and/or SC which create a window of time when the counters  
will be active. All of the perf counters are now controlled by this enable.

... #117 change 123918 edit on 2003/09/29 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Change tp\_sqsp dump to use FMT\_32\_32\_32\_32\_FLOAT  
Remove a monitor from tbtrk\_sc for now since it is broken for ONEPPC  
Need to register the if inputs to aiq since they are put in the fifo  
one clk after the transfer  
Fix the exec\_sm so it is 4 clks even when switching clauses  
Remove one clk of latency on tp\_dec from fetch\_arb  
Fix the strap bits in sq.v so the tp and vc cfs and if machines get  
two read cycles out of 8 when we have two instruction stores  
Change the tp\_sq dec input and force the tp\_sp format in tb\_sqsp  
Fix the tif so its state machine is 4 clks between clauses and change  
it so 0 count execs can be merged into the instruction ahead of them  
Fix the tex\_instr\_seq for the case where tp\_dec happens on the same  
clk the fcs state machine kicks off (instr were getting dropped)  
Check in Scott's vgt change to clamp vtx\_reuse based on good pipes

... #116 change 121292 edit on 2003/09/15 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

fixed incorrect loading of loop indices from the thread buffer into  
the ctl flow sequencer; this was causing a problem with the test  
r400sq\_const\_index\_07

... #115 change 118589 edit on 2003/08/28 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- fix for loop index clamping and constant address generation (both index and offset  
relative)
- changed the connection of the real time bit such that it now goes directly from the  
AIQ to the  
AIS output mux (and not thru the AIS)
- sq\_tests.simple\_reg\_indexing tests now pass

... #114 change 117504 edit on 2003/08/21 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Increased simd\_id wires to 2 bits throughout SQ. SQ external interfaces are still only 1 bit.
2. Made SQ simd 1 blocks conditional based on SIMD1\_PRESENT in header.v. Realigned some code in anticipation of SIMD2 and SIMD3.

... #113 change 115159 edit on 2003/08/06 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Change sq\_alu\_instr\_seq so gpr\_rd\_en is not asserted when reading constants  
Changes to thread\_arb, ctl\_flow\_seq, and status\_reg to get mem exports flowing

... #112 change 114305 edit on 2003/07/31 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

cleaned up the path of ism\_state down through the instruction pipelines and removed the defparams used in the multiple instantiations of several modules.

... #111 change 113286 edit on 2003/07/25 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- a few more fixes for SQ\_VC/TP interfaces; the sq mini-regress now passes with the VC turned on

... #110 change 111123 edit on 2003/07/15 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

had a typo in the vc\_pending logic

... #109 change 110899 edit on 2003/07/14 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

change tp/vc pending bits so they look at tgt\_instr\_str\_vc\_q bits to determine what type of fetch is being issued

... #108 change 110886 edit on 2003/07/14 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

mask off serial bit for first instruction of a clause.  
this change fixes e2blit\_src\_8888 and probably some other hanging e2/cp tests

... #107 change 110640 edit on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

- <1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret gc, tb\_sqsp, tb\_sx)
2. Fix Sx diff engine (interpolators) for shift bug with added guard bit
3. Fix compile/src code problem with s-blocks memories
4. Added the sx to tb\_sqsp by default, can still disable by macro
5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate

6. Initialized state in vc to allow cp surface synchronizer micro code to invalidate tc/vc

7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches  
THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB,  
src/chip/chip\_\*\*.tree files,  
parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator  
together  
>

... #106 change 110467 edit on 2003/07/11 by llefebvr@llefebvr\_r400\_emu\_montreal  
(ktext)

Disabling the COND\_EXEC\_PRED optimization. a COND\_EXEC\_PRED in the SQ is now threatened like a regular EXEC. We can re-enable this optimization in the future by putting the thread back to the RS BEFORE making the predicate compare because now we are comaprng a dirty predicate bit set and it causes corruptions. This fixes mova\_test.cpp  
TEST\_CASE=pMova\_const.

... #105 change 109126 edit on 2003/07/03 by dougd@dougd\_r400\_linux\_marlboro (ktext)

pipelined the Real Time bit from the pix thread buffer down through both arbiters, the vc, tex and alu instruction pipelines to the alu, tex and cfc constant stores to enable reading the real time constants.

... #104 change 107174 edit on 2003/06/20 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- swapped PS and ID gpr write phases

... #103 change 106611 edit on 2003/06/17 by danh@danh\_crayolal\_linux\_orl (ktext)

Changed the cfs\_return\_addrs\_q[51:0] generation so the correct cfs\_return\_addr[3:0]\_q order will be written into the thread buffer CFS mem when a thread is returned to the thread buffer.

... #102 change 105465 edit on 2003/06/10 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- timing fix in pix\_thread\_buff  
- VC interface is connected to vc instruction seq  
- TP\_SQ\_fetch stall replaced by TP\_SQ\_dec (but not tested at GC level)  
- SQ\_TP\_gpr\_wr\_addr and SQ\_TP\_clause removed from top level (and tb updated)  
- fetch arbitration for VC and TP updated  
- recoded a few lines in gpr alloc to see if it will help timing

... #101 change 103141 edit on 2003/05/29 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- added simd\_num input to the thread buffers (tied low in sq.v) and connected it down to the status regs
- added simd\_num to the staging registers in the CFS
- connected simd\_num thru the target\_instr\_fetch and tex\_instr\_queue modules (so it is an output of the tex\_instr\_queue)

... #100 change 102264 edit on 2003/05/23 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- updated pix thread buffer for simd1 (and removed ctl sub module and redundant logic)
- renamed state\_read\_phase to arb\_phase
- fixed CFMSM serialize detection (had to add case of fetch initiated by current clause)
- removed reference to sq\_thread\_buff\_cntl in tracker

... #99 change 101883 edit on 2003/05/21 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

fix pc write addr generation in ais\_output  
fix cf state machine so unexecuted conditionals don't cause a thread to end  
turn off cf trackers for now  
fix a problem in the test bench related to draw pkts with no draw inits (some cp tests do this)

... #98 change 100154 edit on 2003/05/09 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Changes for instruction store addressing (wrapping and absolute)  
Add absolute addressing for cf and exec addresses to cfs  
Add wrapping for jumps and calls to cfs  
Add wrapping for execute addresses to cfs  
Fix wrapping in instr\_fetch (vtx wrap at pix\_base-1)

These changes fix cp\_event\_timestamp\_instruction\_loading\_stall at tb\_sqsp

... #97 change 99043 edit on 2003/05/05 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added VC ctl flow seq, instr fetch, instr que and instr seq, and top level IOs
- made some leda fixes
- added non time multiplexed gpr write address output to VC and TP (gpr\_dst\_addr[6:0])

... #96 change 98462 edit on 2003/05/01 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added bits and re-arranged the order of bits in the status register
- added VC support in thread buffers (vc request from status register, read muxes, connections to other modules, etc.)
- removed is\_subphase and made is\_phase 3 bits

- removed `cfc_phase`
- expanded `state_read_phase` to 2 bits
- changed the strapping and phase relationships on the `ctl` flow seqs
- `SQ_SP_fetch_swizzle` and `SQ_SP_fetch_resource` outputs added
- disabled internal SQ trackers and changed to `DEBUG_PRINT` `ifdef` in `tb_sqsp.v`



```
//depot/r400/devel/parts_lib/src/gfx/sq/ia/sq_input_arb.v
... #18 change 118878 edit on 2003/08/30 by rramsey@rramsey_crayola_linux_orl (ktext)

fix a deadlock condition between the input arb and vtx input controller

... #17 change 107174 edit on 2003/06/20 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- swapped PS and ID gpr write phases

... #16 change 103849 edit on 2003/06/03 by rramsey@rramsey_crayola_linux_orl (ktext)

Fix a bug in sq_input_arb that was allowing the state machine to go
to IDLE even though a pixel thread was active. This could allow a vtx
and pix thread to try and write into the GPRs at the same time.
Turn tex ctlflow trackers back on in tb_sqsp
Fix TP_SP_data_valid connections in tb_sqsp
Modify alu ctlflow trackers so they can skip over expected instr
with serialize bits set if the rtl does not serialize them

... #15 change 101841 edit on 2003/05/20 by askende@askende_r400_linux_marlboro (ktext)

checking in the interpolator control latency changes in SQ and SP.

... #14 change 101642 edit on 2003/05/19 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- made top level SQ signal changes/additions for SP simd0 and simd1
- added an alu thread arbiter, pairs of alu ctl flow seq, instr
  fetch, instr que, and instr seq modules, and ais_output for simd1
- thread buff cntl sub module removed from vtx thread buffer, and its
  logic moved up to the thread buff level (this still needs to be done
  for the pix thread buffer)
- only one status reg read mux and arb request shifter is needed in the
  thread buffer to support 4 arbiters (since the state mem can only be
  read by one arbiter per cycle), so the duplicates were removed
```

```

//depot/r400/devel/parts_lib/src/gfx/sx/sx_export_buffers.v
... #16 change 105986 delete on 2003/06/13 by bhankins@bhankins_crayola_linux_orl
(ktext)

delete obsolete files

... #15 change 100393 edit on 2003/05/12 by bhankins@bhankins_crayola_win_orl (ktext)

finish making change of mem_we to mem_wen

... #14 change 100382 edit on 2003/05/12 by bhankins@bhankins_crayola_win_orl (ktext)

rename mem_we to mem_wen

... #13 change 100381 edit on 2003/05/12 by bhankins@bhankins_crayola_win_orl (ktext)

fix input data rotate mux

... #12 change 100015 edit on 2003/05/08 by mmantor@mmantor_crayola_linux_orl (ktext)

<sq_ais_output - re-ordered kill_mask going to the sx so bits flow in order msb->lsg
sp2(v3-v0)sp0(v3-v0)) to match exp_mask
    - removed improper final update of kill mask with predication mask
    - enable export_mask for all exports
    SX_PA_interfaces.v - fixed checker for back to back transfers
    SX_RB_interfaces.v - hooked up to 7 bit sx_rb_index and rb_sx_index instead of
incorrect 8 bits
    sx.v - changed interfaces for sx_rb and rb_sx interfaces to become 7 bits instead
of 8 bits
    tb_sx.v - changed sx inputs to be 7 bits instead of 8 bits on the above index
interfaces
    tbmod_fake_sp.v - reordered the kill mask and enabled channel mask for exports
    sx_export_buffers.v - moved register after export mems and only load when memory
read, mimized client read muxes added input rotate muxes for export to memory
operations and individual write address for each memory and set up predication,
kill_mask, alpha kill,and channel mask in the determination of writing data into the
export buffers
    sx_export_control.v - removed dead clock on rb and pa data fetch interface and
client and made arbiter behave as round robin and removed unnecessary second input
register, added support for z render targets and multiple render targets and clean up
items
    ex_export_alloc_dealloc.v - enabled channel mask, kill mask, export_mask, and apha
test conditioning of valid bitsa doubled the free rate>

```

//depot/r400/devel/parts\_lib/src/gfx/sq/tis/sq\_tex\_instr\_queue.v

... #28 change 122402 edit on 2003/09/20 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Added simd2 and simd3 to code.
2. Added simd2 to synthesized code.
3. In sq.blk and sq\_rbbm\_interface, added DB\_READ\_MEMORY, DB\_WEN\_MEMORY\_2, and DB\_WEN\_MEMORY\_3 to SQ\_MISC\_DEBUG register.
4. In header.v, turned on SIMD2\_PRESENT.
5. In sc\_packer.v, turned on SIMD2 but don't use it with SIMD2\_PRESENT\_TEMP.
6. In sq\_aluconst\_mem.v, sq\_aluconst\_top.v, sq\_cfc.v, and sq\_instruction\_store.v, hooked up DB\_WEN\_MEMORY\_2 and DB\_WEN\_MEMORY\_3 to appropriate SIMD2/3 memories.
7. In sq\_export\_alloc.v, handle position/main export id and parameter cache thread base for simd2/3. Be able to handle one type down simd0/1 and a different type down simd2/3 on the same clock.
8. In sq\_pix\_ctl.v and sq\_vtx\_ctl.v, multiple simd gpr\_alloc blocks return different acks, gpr bases, and gpr maxes.
9. In sq\_exp\_alloc\_ctrl.v, handle position/main export buffer management. Be able handle one type down simd0/1 and a different type down simd2/3 on the same clock.
10. In sq\_pix\_thread\_buff.v and sq\_vtx\_pix\_thread\_buff.v, added muxing and memories to handle status bits, cfs state, and alu state. Simd2 mirrors simd0, while simd3 mirrors simd1.
11. In sq\_status\_reg.v, added simd2/3 arb requests and status bit writing from simd2/3.
12. In tb\_sqsp.v, fixed some bugs related to pspv\_wr\_en, pred\_override, const\_addr, and const\_valid hook ups.
13. In tbtrk\_spsx.v, SIMD\_PRESENT conditional delaying and management of thread\_id and thread\_type for tracker.
14. In tbtrk\_sq\_pix\_rs\_input.v and tbtrk\_sq\_vtx\_rs\_input.v, temporary klug to hook up b0b1\_predicate instead of predicate.
15. In tbtrk\_sq\_sp\_vec\_gpr.v, added simd2/3 tracking of gpr\_int\_wen interface.
16. In sq\_tex\_instr\_queue.v, get gpr\_max from appropriate simd data.<enter description here>

... #27 change 117504 edit on 2003/08/21 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Increased simd\_id wires to 2 bits throughout SQ. SQ external interfaces are still only 1 bit.

2. Made SQ simd 1 blocks conditional based on SIMD1\_PRESENT in header.v. Realigned some code in anticipation of SIMD2 and SIMD3.

... #26 change 116380 edit on 2003/08/13 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Added separate gpr allocation/deallocation management for multiple simds (sq\_gpr\_alloc, sq\_exit\_sm, sq\_pix\_thread\_buff, sq\_status\_reg, sq\_vtx\_thread\_buff, sq\_pix\_ctl, and sq\_vtx\_ctl)
2. Made thread\_arb poll cfs rtr on a 4 clock interval in order to ensure the arbiters stayed in phase between simds.
3. Created new interface signal between thread\_arb and export\_alloc to lock export\_id and parameter cache base for each simd. In addition, created registers for these values for each simd in order to ensure they got allocated in order.
4. In ais\_output, used simd to mask pix\_ctl gpr writes to different simds.
5. In tb\_sqsp, added simd\_id and gpr write address to texture latency fifo to help trackers and read inject return files.
6. In tex\_instr\_queue, grab appropriate gpr\_max based on simd id.

... #25 change 114305 edit on 2003/07/31 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

cleaned up the path of ism\_state down through the instruction pipelines and removed the defparams used in the multiple instantiations of several modules.

... #24 change 105465 edit on 2003/06/10 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- timing fix in pix\_thread\_buff
- VC interface is connected to vc instruction seq
- TP\_SQ\_fetch stall replaced by TP\_SQ\_dec (but not tested at GC level)
- SQ\_TP\_gpr\_wr\_addr and SQ\_TP\_clause removed from top level (and tb updated)
- fetch arbitration for VC and TP updated
- recoded a few lines in gpr\_alloc to see if it will help timing

... #23 change 103141 edit on 2003/05/29 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added simd\_num input to the thread buffers (tied low in sq.v) and connected it down to the status regs

- added simd\_num to the staging registers in the CFS
  - connected simd\_num thru the target\_instr\_fetch and tex\_instr\_queue modules (so it is an output of the tex\_instr\_queue)
- ... #22 change 98462 edit on 2003/05/01 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)
- added bits and re-arranged the order of bits in the status register
  - added VC support in thread buffers (vc request from status register, read muxes, connections to other modules, etc.)
  - removed is\_subphase and made is\_phase 3 bits
  - removed cfc\_phase
  - expanded state\_read\_phase to 2 bits
  - changed the strapping and phase relationships on the ctl flow seqs
  - SQ\_SP\_fetch\_swizzle and SQ\_SP\_fetch\_resource outputs added
  - disabled internal SQ trackers and changed to DEBUG\_PRINT ifdef in tb\_sqsp.v

```
//depot/r400/devel/parts_lib/src/gfx/sq/misc/sq_defs.v
... #37 change 129150 edit on 2003/10/29 by llefebvr@llefebvr_r400_linux_marlboro
(ktext)

Increasing VC mini count to ll_fifo_size +2.

... #36 change 129066 edit on 2003/10/28 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- added vtx input optimization for autocount on and continued off
- fixed initialization problem for vtx autocount
- made pix thread buff timing fixes: reduced load on status read
    data bit 19, which is the event bit, and also tried to reduce
    the load on pop_thread (part of the same path) in the status register
- backed out a timing fix in alu_instr_seq that was causing a mova
    test to fail
- fixed the AUTO_COUNT_SIZE definition

... #35 change 128645 edit on 2003/10/27 by llefebvr@llefebvr_r400_linux_marlboro
(ktext)

Incrementing the number of in flight texture requests from 6 to 7.

... #34 change 128365 edit on 2003/10/24 by mearl@mearl_xenos_linux_orl (ktext)

Added 2 primitive interpolation in SQ and SPI. Fixed a bug in sx_parameter_cache. Fixed
synthesis
    bugs in SC.

... #33 change 126226 integrate on 2003/10/10 by cbrennan@cbrennan_r400_emu (ktext)

Release from my emu branch: texture stacks for TP as well.
Leda rule tweaks
add more .rg files

... .. copy from
//depot/r400/branches/devel_cbrennan/parts_lib/src/gfx/sq/misc/sq_defs.v#3
... #32 change 125806 edit on 2003/10/09 by cbrennan@cbrennan_r400_release (ktext)

Temporarily reduce the num SQ_TP vectors in flight back to 6 until fifo overflows can
be fixed.

... #31 change 125550 edit on 2003/10/08 by rramsey@rramsey_xenos_linux_orl (ktext)

Increase sq_tp_maxcount from 6 to 7
Fix a problem with the simd mux for vtx_alloc_size in export_alloc
Fix a problem with pc_alloc_free_cnt in export_alloc (alloc and dealloc on same clk
was broken)
```

Make alu ctl\_flow and instr trackers work with multiple simd's

Also change these trackers to use common code for pix/vtx by selecting the type with a parameter

... #30 change 123113 edit on 2003/09/24 by llefebvr@llefebvr\_r400\_linux\_marlboro (ktext)

Fixed the autocount pixel timing by removing 5 pipeline registers in the SQ control path. Also fixed the counter's with back to 17 bits (from 19) int both the vertex and pixel path such that when it hits the SP it is of the correct 23 bits width (17 bits count + 2 bits phase + 4 bits index). This fixes r400vgt\_multi\_pass\_pix\_shader\_01 at the sqspsx testbench level.

... #29 change 122683 edit on 2003/09/23 by mearl@mearl\_crayola\_linux\_orl (ktext)

One primitive per clock changes in the back of the SC and front of the SQ. Right now, the ONE\_PRIM\_PER\_CLOCK define in

header.v and SC\_SQ\_interface.v are needed for this change. Will update this to ONEPPC, since this already exists in header.v. Also, the sim.cfg file does not have an ifdef, so is hardcoded to one prim per clock.

... #28 change 118215 edit on 2003/08/26 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

changed define for SQ\_VC\_MINI\_MAXCOUNT from 16 to 32

... #27 change 114305 edit on 2003/07/31 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

cleaned up the path of ism\_state down through the instruction pipelines and removed the defparams used in the multiple instantiations of several modules.

... #26 change 113286 edit on 2003/07/25 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- a few more fixes for SQ\_VC/TP interfaces; the sq mini-regress now passes with the VC turned on

... #25 change 109126 edit on 2003/07/03 by dougd@dougd\_r400\_linux\_marlboro (ktext)

pipelined the Real Time bit from the pix thread buffer down through both arbiters, the vc, tex and alu instruction pipelines to the alu, tex and cfc constant stores to enable reading the real time constants.

... #24 change 107174 edit on 2003/06/20 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- swapped PS and ID gpr write phases

... #23 change 105943 edit on 2003/06/12 by dougd@dougd\_r400\_linux\_marlboro (ktext)

Added a 2nd write buffer to aluconst, texconst and instruction store to handle real time writes from cp mixed with non real time writes. This code passes the mini-regress on tb\_sqsp and cp\_lcc\_tex, cp\_lcc\_alu, cp\_im\_load\_basic on the gc testbench but fails cp\_lcc\_tex\_rt and cp\_lcc\_alu\_rt. It appears work for non-realtime.

Added real time prim bit from pix\_ctl to ISM in pix\_thread\_buff when loading a pixel thread. This bit will allow reading real time constants from the constant stores.

Added VC\_wake\_up logic.

... #22 change 103369 edit on 2003/05/30 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- fix for width mismatch on thread\_id input of vtx TB status regs  
- initial pass of VC/TP fetch arbiter (not instantiated in sq.v yet)

... #21 change 98462 edit on 2003/05/01 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added bits and re-arranged the order of bits in the status register  
- added VC support in thread buffers (vc request from status register, read muxes, connections to other modules, etc.)  
- removed is\_subphase and made is\_phase 3 bits  
- removed cfc\_phase  
- expanded state\_read\_phase to 2 bits  
- changed the strapping and phase relationships on the ctl flow seqs  
- SQ\_SP\_fetch\_swizzle and SQ\_SP\_fetch\_resource outputs added  
- disabled internal SQ trackers and changed to DEBUG\_PRINT ifdef in tb\_sqsp.v



```
//depot/r400/devel/parts_lib/src/gfx/sq/is/sq_instruction_store.v
... #43 change 130127 edit on 2003/11/04 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- instruction writes to the different SIMD memories now happen
  independently and no longer wait for all SIMD memories to be
  available

... #42 change 125598 edit on 2003/10/08 by dougd@dougd_r400_linux_marlboro (ktext)

Expanded the read back mux for rbbm diagnostic reads
to include the extra memories for SIMD2 and SIMD3.

... #41 change 122699 edit on 2003/09/23 by dougd@dougd_r400_linux_marlboro (ktext)

fix typo (change blocking to non-blocking assignment)

... #40 change 122558 edit on 2003/09/22 by dougd@dougd_r400_linux_marlboro (ktext)

1. changed sq_stdrfsdks2p8x104cmlsw0 to sq_stdrfsdks2p8x105cmlsw0 in sq_vc_skid_buf.v
2. added timing fixes to sq_aluconst_mem.v, sq_aluconst_rams.v and
sq_instruction_store.v

... #39 change 122402 edit on 2003/09/20 by mmang@mmang_crayola_linux_orl (ktext)

1. Added simd2 and simd3 to code.
2. Added simd2 to synthesized code.
3. In sq.blk and sq_rbbm_interface, added
  DB_READ_MEMORY, DB_WEN_MEMORY_2, and DB_WEN_MEMORY_3
  to SQ_MISC_DEBUG register.
4. In header.v, turned on SIMD2_PRESENT.
5. In sc_packer.v, turned on SIMD2 but don't use it
  with SIMD2_PRESENT_TEMP.
6. In sq_aluconst_mem.v, sq_aluconst_top.v, sq_cfc.v,
  and sq_instruction_store.v, hooked up DB_WEN_MEMORY_2
  and DB_WEN_MEMORY_3 to appropriate SIMD2/3 memories.
7. In sq_export_alloc.v, handle position/main export id
  and parameter cache thread base for simd2/3. Be able
  to handle one type down simd0/1 and a different type
  down simd2/3 on the same clock.
8. In sq_pix_ctl.v and sq_vtx_ctl.v, multiple simd
  gpr_alloc blocks return different acks, gpr bases,
  and gpr maxes.
9. In sq_exp_alloc_ctrl.v, handle position/main export
  buffer management. Be able handle one type down
  simd0/1 and a different type down simd2/3 on the same
  clock.
10. In sq_pix_thread_buff.v and sq_vtx_pix_thread_buff.v,
```

added muxing and memories to handle status bits, cfs state, and alu state. Simd2 mirrors simd0, while simd3 mirrors simd1.

11. In sq\_status\_reg.v, added simd2/3 arb requests and status bit writing from simd2/3.
12. In tb\_sqsp.v, fixed some bugs related to pspv\_wr\_en, pred\_override, const\_addr, and const\_valid hook ups.
13. In tbtrk\_spsx.v, SIMD\_PRESENT conditional delaying and management of thread\_id and thread\_type for tracker.
14. In tbtrk\_sq\_pix\_rs\_input.v and tbtrk\_sq\_vtx\_rs\_input.v, temporary klug to hook up b0b1\_predicate instead of predicate.
15. In tbtrk\_sq\_sp\_vec\_gpr.v, added simd2/3 tracking of gpr\_int\_wen interface.
16. In sq\_tex\_instr\_queue.v, get gpr\_max from appropriate simd data.<enter description here>

... #38 change 120087 edit on 2003/09/08 by dougd@dougd\_r400\_linux\_marlboro (ktext)

Fixed 2 bugs in Real Time address logic in aluconst.  
Added correct default value for INST\_BASE\_VTX in sq\_rbbm\_interface.v  
Fixed bug in Real Time write data buffer in sq\_instruction\_store.v  
Added missing input/output declarations for SIMD2 & SIMD3 signals to sq\_aluconst\_top.v  
Clean up missing SIMD2, SIMD3 wire declarations in sq.v for the aluconst, is and cfc

... #37 change 119127 edit on 2003/09/02 by dougd@dougd\_r400\_linux\_marlboro (ktext)

Added the extra memories and their support to the instruction and constant stores to support 4 SIMD's. These memories and their required wiring and control are instantiated with `ifdef and use the SIMDn\_PRESENT macros defined in header.v  
Removed the use of SIMD1 macro.

... #36 change 116887 edit on 2003/08/18 by dougd@dougd\_r400\_linux\_marlboro (ktext)

restore the `ifdef USE\_BEHAVE\_MEM that was removed for testing of virage behavioral models.

... #35 change 115620 edit on 2003/08/08 by dougd@dougd\_r400\_linux\_marlboro (ktext)

1. change all hs virage memories & files to have subword size in name
2. added diagnostic write enable from rbbm interface register to the modules with extra memories to support multiple SIMDs

... #34 change 113548 edit on 2003/07/28 by dougd@dougd\_r400\_linux\_marlboro (ktext)

Added missing register stage in memory address path that caused

memory failures only with the virage behavioral model.

... #33 change 110083 edit on 2003/07/09 by dougd@dougd\_r400\_linux\_marlboro (ktext)

added data output mux to select between the two memories (SIMD1, SIMD0) for RBBM diagnostic reads. The mux is controlled by a rbbm register bit in the SQ\_DEBUG\_MISC register.

... #32 change 106293 edit on 2003/06/16 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

code fix to prevent latches

... #31 change 105943 edit on 2003/06/12 by dougd@dougd\_r400\_linux\_marlboro (ktext)

Added a 2nd write buffer to aluconst, texconst and instruction store to handle real time writes from cp mixed with non real time writes. This code passes the mini-regress on tb\_sqsp and cp\_lcc\_tex, cp\_lcc\_alu, cp\_im\_load\_basic on the gc testbench but fails cp\_lcc\_tex\_rt and cp\_lcc\_alu\_rt. It appears work for non-realtime.

Added real time prim bit from pix\_ctl to ISM in pix\_thread\_buff when loading a pixel thread. This bit will allow reading real time constants from the constant stores.

Added VC\_wake\_up logic.

... #30 change 102924 edit on 2003/05/28 by viviana@viviana\_crayola2\_syn (ktext)

Added an additional 48x170 and 16x170 and rebuilt the memories.

... #29 change 99912 edit on 2003/05/08 by dougd@dougd\_r400\_linux\_marlboro (ktext)

doubled the instruction store memory, changed the access allocation to accomdate SIMD1 and VC, and `ifdef'd the connections for SIMD1 in sq.v

... #28 change 98142 edit on 2003/04/29 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

timing fix for rbi\_addr

//depot/r400/devel/parts\_lib/src/gfx/sp/sp.v  
... #92 change 132781 edit on 2003/11/19 by dclifton@dclifton\_xenos\_linux\_orl (text)

Duplicated clock gaters in sp.v for test.  
Force\_ml2\_zero forces in3\_gte\_inl2 high in sp\_macc32 (makes 'x' \* 0 consistently 0)  
Fixed sensitivity list for pv\_SrcCNegate and pv\_SrcCAbs in sp\_macc.  
Created scalar stall for three operand vector ops in sp\_macc to preserve previous scalar.

... #91 change 125258 edit on 2003/10/07 by dclifton@dclifton\_xenos\_linux\_orl (text)

Added a 'u' to instance names of const muxes

... #90 change 125257 edit on 2003/10/07 by dclifton@dclifton\_xenos\_linux\_orl (text)

Fixed latency in pa. Added mc mux for fanout control on const muxes for alu constant data in sp.

... #89 change 121057 edit on 2003/09/12 by dclifton@dclifton\_crayola\_linux\_orl (text)

I/O change for VC\_SP\_data\_valid

... #88 change 120910 edit on 2003/09/12 by donaldl@donaldl\_crayola\_linux\_orl (text)

Removed SPToSQ kill\_type and kill\_valid signals and added them internally in the SQ. Done to save some gates and also to avoid having to add redundancy logic to them.

... #87 change 120403 edit on 2003/09/10 by dclifton@dclifton\_r400 (text)

Conditioned tp\_sp\_data\_valid with gpr\_phase for writes to gprs. Enabled NEGATE signal to scalar for SC\_SUB\_CONST\_\* opcodes

... #86 change 118941 edit on 2003/08/31 by tien@tien\_r400\_devel\_marlboro (text)

One or two more checkins and predicate should be there

... #85 change 118682 edit on 2003/08/29 by dclifton@dclifton\_crayola\_linux\_orl (text)

Connected up upper VC\_SP\_simd bit

... #84 change 118490 edit on 2003/08/28 by dclifton@dclifton\_r400 (text)

Clean up of unused signals, fix of STAR signals in sp.v

... #83 change 118326 edit on 2003/08/27 by tien@tien\_r400\_devel\_marlboro (text)

Final changes for simd expansion to 2 bits

... #82 change 118128 edit on 2003/08/26 by dclifton@dclifton\_r400 (text)

Added definable # of simd's to sp.

... #81 change 112289 edit on 2003/07/22 by dclifton@dclifton\_r400 (text)

Updated staging registers in sp\_macc.  
Revised sp\_scalar\_lut.  
Test signals connected.

... #80 change 110640 edit on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl (text)

<1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret gc, tb\_sqsp, tb\_sx)  
2. Fix Sx diff engine (interpolators) for shift bug with added guard bit  
3. Fix compile/src code problem with s-blocks memories  
4. Added the sx to tb\_sqsp by default, can still disable by macro  
5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate  
6. Initialized state in vc to allow cp surface synchronizer micro code to invalidate tc/vc  
7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches  
THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB,  
src/chip/chip\_\*.tree files,  
parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator together  
>

... #79 change 108942 edit on 2003/07/02 by dclifton@dclifton\_r400 (text)

double buffered resets

... #78 change 108543 edit on 2003/06/30 by tien@tien\_r400\_devel\_marlboro (text)

Vector width mismatch fixes

... #77 change 108494 edit on 2003/06/30 by tien@tien\_r400\_devel\_marlboro (text)

Finalized VC\_SP IO on the sp side

... #76 change 108140 edit on 2003/06/26 by rramsey@rramsey\_crayola\_linux\_orl (text)

Split src\_swizzle out of SQ\_SP\_instr bus so fetch swizzle can be driven during unused phase  
Add interp\_xyline from SQ to SPI to drive read address for xy buffer  
Clean up some compile warnings in sc\_iter  
Change the existing macc to handle the swizzle being driven for all 4 phases and add the fetch address swizzling

Fix param\_gen and gen\_index pipeline length around the interpolators  
Replace src\_c\_swizzle.z with src\_c\_swizzle.x for all instructions  
other than MULADD and CNDx  
Fix the generation of init\_cycle\_cnt\_q in sq\_pix\_ctl for interpolation  
involving param\_gen and gen\_index params  
Add compares for SQ\_SX\_export\_mask\_we and SQ\_SX\_kill\_mask to tbtrk\_spsx  
Fix the fetch\_addr swizzle generation for vertex fetches (need to use  
[31:30] instead of [27:26])  
Fix a bug in sq\_vtx\_ctl related to gpr allocation (size requested was  
off by a clock)

... #75 change 106822 edit on 2003/06/18 by moev@moev2\_r400\_linux\_marlboro (text)

fixed patchbox to reflect proper connectivity of the star system

... #74 change 106572 edit on 2003/06/17 by tien@tien\_r400\_devel\_marlboro (text)

More sp\_tp\_formatter changes and a port fix on tpc noticed by Steve Mburu

... #73 change 106242 edit on 2003/06/15 by tien@tien\_r400\_devel\_marlboro (text)

Added cmask gen code

... #72 change 106092 edit on 2003/06/13 by tien@tien\_r400\_devel\_marlboro (text)

Many updates.

... #71 change 105565 edit on 2003/06/11 by askende@askende\_r400\_linux\_marlboro (text)

top level clean-up

... #70 change 105079 edit on 2003/06/09 by grayc@grayc\_crayola2\_linux\_orl (text)

adding VC to chip build

... #69 change 104662 edit on 2003/06/06 by grayc@grayc\_crayola2\_linux\_orl (text)

added VC interfaces

... #68 change 104226 edit on 2003/06/05 by smoss@smoss\_crayola\_linux\_orl (text)

quick check-in for vc release (code works in release)

... #67 change 101841 edit on 2003/05/20 by askende@askende\_r400\_linux\_marlboro (text)

checking in the interpolator control latency changes in SQ and SP.

... #66 change 101494 edit on 2003/05/18 by tien@tien\_r400\_devel\_marlboro (text)

sp\_tp\_formatter fix

... #65 change 101419 edit on 2003/05/16 by tien@tien\_r400\_devel\_marlboro (text)

Moved input flops out of sp\_tp\_formatter

... #64 change 100961 edit on 2003/05/14 by tien@tien\_r400\_devel\_marlboro (text)

Fixed TP\_SP\_rf\_expand\_enable.

... #63 change 100175 edit on 2003/05/09 by askende@askende\_r400\_linux\_marlboro (text)

releasing R500 related IO top level changes for SP/SPI system

//depot/r400/devel/parts\_lib/src/gfx/sq/tis/sq\_target\_instr\_fetch.v  
... #46 change 123918 edit on 2003/09/29 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Change tp\_sqsp dump to use FMT\_32\_32\_32\_32\_FLOAT  
Remove a monitor from tbtrk\_sc for now since it is broken for ONEPPC  
Need to register the if inputs to aiq since they are put in the fifo  
one clk after the transfer  
Fix the exec\_sm so it is 4 clks even when switching clauses  
Remove one clk of latency on tp\_dec from fetch\_arb  
Fix the strap bits in sq.v so the tp and vc cfs and if machines get  
two read cycles out of 8 when we have two instruction stores  
Change the tp\_sq dec input and force the tp\_sp format in tb\_sqsp  
Fix the tif so its state machine is 4 clks between clauses and change  
it so 0 count execs can be merged into the instruction ahead of them  
Fix the tex\_instr\_seq for the case where tp\_dec happens on the same  
clk the fcs state machine kicks off (instr were getting dropped)  
Check in Scott's vgt change to clamp vtx\_reuse based on good pipes

... #45 change 121292 edit on 2003/09/15 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

fixed incorrect loading of loop indices from the thread buffer into  
the ctl flow sequencer; this was causing a problem with the test  
r400sq\_const\_index\_07

... #44 change 118589 edit on 2003/08/28 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- fix for loop index clamping and constant address generation (both index and offset  
relative)  
- changed the connection of the real time bit such that it now goes directly from the  
AIQ to the  
    AIS output mux (and not thru the AIS)  
- sq\_tests.simple\_reg\_indexing tests now pass

... #43 change 117504 edit on 2003/08/21 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Increased simd\_id wires to 2 bits throughout SQ. SQ external  
    interfaces are still only 1 bit.
2. Made SQ simd 1 blocks conditional based on SIMD1\_PRESENT in  
    header.v. Realigned some code in anticipation of SIMD2 and SIMD3.

... #42 change 110640 edit on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

- <1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret  
gc, tb\_sqsp, tb\_sx)
2. Fix Sx diff engine (interpolators) for shift bug with added guard bit
3. Fix compile/src code problem with s-blocks memories



4. Added the sx to tb\_sqsp by default, can still disable by macro  
5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate  
6. Initialized state in vc to allow cp surface synchronizer micro code to invalidate tc/vc  
7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches  
THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB,  
src/chip/chip\_\*.tree files,  
parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator together  
>

... #41 change 109126 edit on 2003/07/03 by dougd@dougd\_r400\_linux\_marlboro (ktext)

pipelined the Real Time bit from the pix thread buffer down through both arbiters, the vc, tex and alu instruction pipelines to the alu, tex and cfc constant stores to enable reading the real time constants.

... #40 change 107757 edit on 2003/06/25 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

< 1. sq\_alu\_instr\_seq.v - Use the Queue pop signal to qualify last\_in\_clause and last\_in\_shader out of the queue.  
2. sq\_target\_instr\_fetch.v - Fixed a buf in the the target\_instruct\_fetch write to the queue to prevent dropping last\_in\_shader and last\_in\_clause if the queue is full when first trying to send instruction. >

... #39 change 103141 edit on 2003/05/29 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added simd\_num input to the thread buffers (tied low in sq.v) and connected it down to the status regs  
- added simd\_num to the staging registers in the CFS  
- connected simd\_num thru the target\_instr\_fetch and tex\_instr\_queue modules (so it is an output of the tex\_instr\_queue)

... #38 change 100154 edit on 2003/05/09 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Changes for instruction store addressing (wrapping and absolute)

Add absolute addressing for cf and exec addresses to cfs  
Add wrapping for jumps and calls to cfs  
Add wrapping for execute addresses to cfs  
Fix wrapping in instr\_fetch (vtx wrap at pix\_base-1)

These changes fix cp\_event\_timestamp\_instruction\_loading\_stall at tb\_sqsp

... #37 change 99520 edit on 2003/05/07 by mmang@mmang\_crayola\_linux\_orl (ktext)

Bug occurred where first\_in\_clause was getting lost when instr\_queue was full. Previously, internal first\_in\_clause register was cleared

with tif\_rts. Had to delay clearing to tif\_rts & tiq\_rtr.

... #36 change 98462 edit on 2003/05/01 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added bits and re-arranged the order of bits in the status register
- added VC support in thread buffers (vc request from status register, read muxes, connections to other modules, etc.)
- removed is\_subphase and made is\_phase 3 bits
- removed cfc\_phase
- expanded state\_read\_phase to 2 bits
- changed the strapping and phase relationships on the ctl flow seqs
- SQ\_SP\_fetch\_swizzle and SQ\_SP\_fetch\_resource outputs added
- disabled internal SQ trackers and changed to DEBUG\_PRINT ifdef in tb\_sqsp.v

//depot/r400/devel/parts\_lib/src/gfx/sp/vector/sp\_macc32.mc  
... #88 change 132781 edit on 2003/11/19 by dclifton@dclifton\_xenos\_linux\_orl (text)

Duplicated clock gaters in sp.v for test.  
Force\_ml2\_zero forces in3\_gte\_inl2 high in sp\_macc32 (makes 'x' \* 0 consistently 0)  
Fixed sensitivity list for pv\_SrcCNegate and pv\_SrcCAbs in sp\_macc.  
Created scalar stall for three operand vector ops in sp\_macc to preserve previous scalar.

... #87 change 131764 edit on 2003/11/13 by dclifton@dclifton\_xenos\_linux\_orl (text)

Fixed inf feedback on dot product.

... #86 change 130983 edit on 2003/11/10 by dclifton@dclifton\_xenos\_linux\_orl (text)

Disabled Nan detect for comp opcodes.

... #85 change 129423 edit on 2003/10/30 by dclifton@dclifton\_xenos\_linux\_orl (text)

Fixed 0\*Nan problem with DST Y result value

... #84 change 129128 edit on 2003/10/29 by dclifton@dclifton\_xenos\_linux\_orl (text)

Fixed PRED\_SET result.

... #83 change 127734 edit on 2003/10/22 by dclifton@dclifton\_xenos\_linux\_orl (text)

Fixed recognition of Nans on in3

... #82 change 124330 edit on 2003/10/01 by dclifton@dclifton\_xenos\_linux\_orl (text)

Updated timing parameters for 0.09um technology.

... #81 change 122779 edit on 2003/09/23 by dclifton@dclifton\_xenos\_linux\_orl (text)

more changes for cube opcode

... #80 change 121904 edit on 2003/09/17 by dclifton@dclifton\_crayola\_linux\_orl (text)

Fixes for cube opcode

... #79 change 120401 edit on 2003/09/10 by dclifton@dclifton\_crayola\_linux\_orl (text)

Fixed neg zero plus neg zero. Conditioned pred\_execute output for active opcode.

... #78 change 118490 edit on 2003/08/28 by dclifton@dclifton\_r400 (text)

Clean up of unused signals, fix of STAR signals in sp.v

... #77 change 117026 edit on 2003/08/19 by dclifton@dclifton\_r400 (text)

Fixed -0 + -0 case in vector and scalar.  
Fixed flip sign timing issue in sp\_macc32.  
Delayed negate signal to scalar to sync with input b.

... #76 change 115381 edit on 2003/08/07 by dclifton@dclifton\_r400 (text)

sp\_scalar\_lut: mova reverted to act like max, force\_mul\_prev2\_max\_float logic changed, fixed clamp bug in log, clear sign on force zero, single operand inst for zero for b input, masked pred\_set\_execute on anything but kill and pred\_set ops. sp\_macc: force\_mul\_prev2\_max\_float logic changed. sp\_macc32: masked inf, nan, or unknown unused operands for DOT3 and DOT2 ops, disabled flip\_sign for adds resolving to zero. sp\_vector: removed extra register from exported scalar data, fixed mova fixed address calculation.

... #75 change 114873 edit on 2003/08/04 by askende@askende\_r400\_linux\_marlboro (text)

releasing changes

... #74 change 113214 edit on 2003/07/25 by askende@askende\_r400\_linux\_marlboro (text)

fix related to PRED instructions

... #73 change 112289 edit on 2003/07/22 by dclifton@dclifton\_r400 (text)

Updated staging registers in sp\_macc.  
Revised sp\_scalar\_lut.  
Test signals connected.

... #72 change 110419 edit on 2003/07/11 by llefebvr@llefebvr\_r400\_emu\_montreal (text)

Added MOVA to the list of compare opcodes. The SP instead of doing a simple compare of the GPRs for mova (as it should do) was doing an Add. This was causing corruptions whenever MOVA was used to move data from GPR to GPR. This change fixed test mova\_tests.cpp TEST\_CASE=mova\_reg.

... #71 change 107069 edit on 2003/06/19 by askende@askende\_r400\_linux\_marlboro (text)

checking in changes related to area/timing optimization

//depot/r400/devel/parts\_lib/src/gfx/sp/vector/sp\_macc\_gpr.v  
... #36 change 129408 edit on 2003/10/30 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Move some continuous assignments into always blocks to help sim time  
Rework cfs\_rtr/arb\_xfc path to help timing  
Fix a problem with detecting serialize for the cf state machine

... #35 change 124738 edit on 2003/10/03 by smoss@smoss\_crayola\_linux\_orl\_regress  
(ktext)

<Orlando Hardware Regression Results >

... #34 change 122989 edit on 2003/09/24 by dclifton@dclifton\_xenos\_linux\_orl (ktext)

Moved output register after phase mux in sp\_vector

... #33 change 120910 edit on 2003/09/12 by donaldl@donaldl\_crayola\_linux\_orl (ktext)

Removed SPToSQ kill\_type and kill\_valid signals and added them internally  
in the SQ. Done to save some gates and also to avoid having to add  
redundancy logic to them.

... #32 change 118490 edit on 2003/08/28 by dclifton@dclifton\_r400 (ktext)

Clean up of unused signals, fix of STAR signals in sp.v

... #31 change 112289 edit on 2003/07/22 by dclifton@dclifton\_r400 (ktext)

Updated staging registers in sp\_macc.  
Revised sp\_scalar\_lut.  
Test signals connected.

... #30 change 110836 edit on 2003/07/14 by dclifton@dclifton\_r400 (ktext)

Removed DOS carriage returns

... #29 change 110300 edit on 2003/07/10 by viviana@viviana\_crayola2\_syn (ktext)

STAR\_cmdscout should be an output of this module and not an input.

... #28 change 108140 edit on 2003/06/26 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Split src\_swizzle out of SQ\_SP\_instr bus so fetch swizzle can be  
driven during unused phase  
Add interp\_xyline from SQ to SPI to drive read address for xy buffer  
Clean up some compile warnings in sc\_iter  
Change the existing macc to handle the swizzle being driven for all  
4 phases and add the fetch address swizzling

Fix param\_gen and gen\_index pipeline length around the interpolators  
Replace src\_c\_swizzle.z with src\_c\_swizzle.x for all instructions  
other than MULADD and CNDx  
Fix the generation of init\_cycle\_cnt\_q in sq\_pix\_ctl for interpolation  
involving param\_gen and gen\_index params  
Add compares for SQ\_SX\_export\_mask\_we and SQ\_SX\_kill\_mask to tbtrk\_spsx  
Fix the fetch\_addr swizzle generation for vertex fetches (need to use  
[31:30] instead of [27:26])  
Fix a bug in sq\_vtx\_ctl related to gpr allocation (size requested was  
off by a clock)

... #27 change 107174 edit on 2003/06/20 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- swapped PS and ID gpr write phases

```
//depot/r400/devel/parts_lib/src/gfx/pa/pa_ccg_sxifsm.v
... #43 change 126888 edit on 2003/10/16 by bhankins@bhankins_xenos_linux_orl (ktext)

Fix perf monitoring signal

... #42 change 125597 edit on 2003/10/08 by bhankins@bhankins_xenos_linux_orl (ktext)

move adders outside of comb. process for timing. no functional change.

... #41 change 120968 edit on 2003/09/12 by bhankins@bhankins_crayola_linux_orl (ktext)

Updates to simd_id for the sx interface to use the id sent from the vgt.
    Also, add support for up to four simds.

... #40 change 106341 edit on 2003/06/16 by bhankins@bhankins_crayola_linux_orl (ktext)

fix the generation of nan_kill_flag bits from being reset buy subsequent non-NaN
numbers.

... #39 change 103605 edit on 2003/06/02 by bhankins@fl_bhankins_r400_win (ktext)

changes to accomodate bad pipe signals for 2 simds
```

//depot/r400/devel/parts\_lib/src/gfx/sx/sx.v  
... #102 change 130421 edit on 2003/11/06 by bhankins@bhankins\_xenos\_linux\_orl (text)

- sq-sx thread id added to sq output and into and through the sx
  - updated sx-rb trackers to use sq-sx thread id
  - removed obsolete code from sx
  - fixed sx bug where an ea from one export to memory was resetting the valid bits for the other export to memory

... #101 change 129541 edit on 2003/10/31 by bhankins@bhankins\_xenos\_linux\_orl (text)

clean up signal names for consistency.

... #100 change 129120 edit on 2003/10/29 by bhankins@bhankins\_xenos\_linux\_orl (text)

add support for testing memory export data by including a value for the tracker that indicates how many bits the pixel quad mask has been shifted.

... #99 change 128319 edit on 2003/10/24 by bhankins@bhankins\_xenos\_linux\_orl (text)

update the creation of the valid pixel table for export to memory

... #98 change 125780 edit on 2003/10/09 by bhankins@bhankins\_xenos\_linux\_orl (text)

update sx test inputs to match the established convention

... #97 change 125637 edit on 2003/10/08 by bhankins@bhankins\_xenos\_linux\_orl (text)

edits made for timing only. no functional change.

... #96 change 124736 edit on 2003/10/03 by bhankins@bhankins\_xenos\_linux\_orl (text)

1. Add support for second memory test processor
2. Add updated behavioral code for mc block in sx

... #95 change 124224 edit on 2003/10/01 by bhankins@bhankins\_xenos\_linux\_orl (text)

Changes made to try to improve on timing. No functional change

... #94 change 123984 edit on 2003/09/30 by bhankins@bhankins\_xenos\_linux\_orl (text)

change names of sx i/o ROM\_MCn\_disable signals

... #93 change 123795 edit on 2003/09/29 by donalddl@donalddl\_xenos\_linux\_orl (text)

Allow sx parameter caches to accept 3 more pointers so it can potentially process 2 primitives at once.



```

... #92 change 123515 edit on 2003/09/26 by bhankins@bhankins_xenos_linux_orl (text)

- add sx_redundancy.v to hierarchy to try and improve on timing
  - add EXP_BUF_112_DEEP switch. comment out in sx_defines.v to enable
    all 128 locations of the color export buffer to be used
  - add ONE_STAR_PROCESSOR switch. comment out in sx_defines.v to use
    two star processors.
  - add support for thread id and thread type for debug.
  - misc changes for timing which don't change the logic.

... #91 change 121325 edit on 2003/09/15 by bhankins@bhankins_crayola_linux_orl (text)

Recode redundancy select to try and improve on timing.

... #90 change 120895 edit on 2003/09/12 by bhankins@bhankins_crayola_linux_orl (text)

remove some debug logic

... #89 change 120887 edit on 2003/09/12 by bhankins@bhankins_crayola_linux_orl (text)

- Add sx_mem_export.v module to capture pixel addresses and
  calculate rb id values for use in export to memory.
- Add support for redundancy logic. Inputs are currently
  tied low in tb_sqsp.v and chip_sx.tree.
- Add non-synthesizable logic to route thread id and thread
  type from sq through sx and out to rb for test. Allows
  tracker to identify export to memories, and to distinguish
  between them. Tied low in chip_sx.tree and tb_sqsp.v
  All associated I/O and logic is qualified on `ifdef SIM.
- Remove the register in sx_export_control_common.v that was
  requiring some signals on the sq alloc interface to be present
  one clock before the valid. Now, all sq_sx_exp_signals are
  expected to be valid only when sq_sx_exp_valid == 1.
- Add a register in the generation of the final pixel address
  value for export to memory, to try and improve on timing.

... #88 change 118988 edit on 2003/09/02 by bhankins@bhankins_crayola_linux_orl (text)

- Pull position export buffer out as a separate memory. Read-side access of pixel
  buffer by the
  rb's no longer competes with pa read access of the position buffer.
- Increase size of pixel buffer memory to 128.
- Add hooks to control logic to use all 128 locations once the sq logic is ready.
  For now, only first 112 locations are used.
- Split memory test into two pieces with two test processors.
- Add hooks to use second memory test processor. For now, only one is used, and the
  sx i/o is
  unchanged from previous checkins.

```

- Add new and remove obsolete memories.

... #87 change 118163 edit on 2003/08/26 by bbankins@bbankins\_crayola\_linux\_orl (text)

1. Initial checkin of code added to support export-to-memory. This code is only partially tested, and not at all optimized yet.
2. Start to add (dum\_mems only) for separate position export memory to split position and color into two separate memories.
  - pos is 16dx128wx16, pix has the full 128dx128wx16, but logic still wraps at 112 for sq compatibility for now.
3. Split up read-side arbitration to give pa full access to pos buffer, while the rb's compete only among themselves for the color buffer.

... #86 change 115032 edit on 2003/08/05 by grayc@grayc\_crayola2\_linux\_orl (text)

- added back Laurent changes for sx performance counters
- modified sx.v for new performance register names

... #85 change 112093 edit on 2003/07/21 by bbankins@bbankins\_crayola\_linux\_orl (text)

fix to keep a proper tally of position vectors exported when auxillary vectors are included

... #84 change 111928 edit on 2003/07/18 by bbankins@bbankins\_crayola\_linux\_orl (text)

misc fixes. also add support for multiple render targets. Not fully tested, and currently disabled by default.

... #83 change 110640 edit on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl (text)

- <1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret gc, tb\_sqsp, tb\_sx)
2. Fix Sx diff engine (interpolators) for shift bug with added guard bit
3. Fix compile/src code problem with s-blocks memories
4. Added the sx to tb\_sqsp by default, can still disable by macro
5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate
6. Initialized state in vc to allow cp surface synchronizer micro code to invalidate tc/vc
  7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches

THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB, src/chip/chip\_\*.tree files,

parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator together

>

... #82 change 108642 edit on 2003/06/30 by donaldl@donaldl\_crayola\_linux\_orl (text)

Added rbiu controls for real-time updates to parameter cache mems (real-time mems)

... #81 change 107781 edit on 2003/06/25 by bhankins@bhankins\_crayola\_linux\_orl (text)  
add register to output of alpha sample mask memory

... #80 change 107442 edit on 2003/06/23 by bhankins@bhankins\_crayola\_linux\_orl (text)  
fix memory test wiring error

... #79 change 107193 edit on 2003/06/20 by bhankins@bhankins\_crayola\_linux\_orl (text)  
fix scforce warning

... #78 change 105982 edit on 2003/06/13 by bhankins@bhankins\_crayola\_linux\_orl (text)  
advance sq-sx control signals by one clock to solve sx timing issues  
add support for updated sx hierarchy

... #77 change 104223 edit on 2003/06/05 by bhankins@bhankins\_crayola\_linux\_orl (text)  
fix STAR\_cmdscout bus. Partial hack until sx with new hierarchy is checked in

... #76 change 103932 edit on 2003/06/03 by mmantor@mmantor\_crayola\_linux\_orl (text)  
update for new pipe disable routing

... #75 change 102242 edit on 2003/05/23 by grayc@grayc\_crayola2\_linux\_orl (text)  
change memory name from sc to sx

... #74 change 101741 edit on 2003/05/20 by viviana@viviana\_crayola2\_syn (text)  
Added sx\_rf\_awt\_gate module and connected it.

... #73 change 100015 edit on 2003/05/08 by mmantor@mmantor\_crayola\_linux\_orl (text)  
<sq\_ais\_output - re-ordered kill\_mask going to the sx so bits flow in order msb->lsg  
sp2(v3-v0)sp0(v3-v0)) to match exp\_mask  
- removed improper final update of kill mask with predication mask  
- enable export\_mask for all exports  
SX\_PA\_interfaces.v - fixed checker for back to back transfers  
SX\_RB\_interfaces.v - hooked up to 7 bit sx\_rb\_index and rb\_sx\_index instead of  
incorrect 8 bits  
sx.v - changed interfaces for sx\_rb and rb\_sx interfaces to become 7 bits instead  
of 8 bits  
tb\_sx.v - changed sx inputs to be 7 bits instead of 8 bits on the above index  
interfaces  
tbmod\_fake\_sp.v - reordered the kill mask and enabled channel mask for exports

sx\_export\_buffers.v - moved register after export mems and only load when memory read, mimized client read muxes added input rotate muxes for export to memory operations and indivual write address for each memory and set up predication, kill\_mask, alpha kill,and channel mask in the determination of writing data into the export buffers

    sx\_export\_control.v - removed dead clock on rb and pa data fetch interface and client and made arbiter behave as round robin and removed unecessary second input register, added support for z render targets and multiple render targets and clean up items

    ex\_export\_alloc\_dealloc.v - enabled channel mask, kill mask, export\_mask, and apha test conditioning of valid bitsa doubled the free rate>

//depot/r400/devel/parts\_lib/src/gfx/sp/vector/sp\_macc.v  
... #78 change 132781 edit on 2003/11/19 by dclifton@dclifton\_xenos\_linux\_orl (ktext)

Duplicated clock gaters in sp.v for test.  
Force\_ml2\_zero forces in3\_gte\_inl2 high in sp\_macc32 (makes 'x' \* 0 consistently 0)  
Fixed sensitivity list for pv\_SrcCNegate and pv\_SrcCAbs in sp\_macc.  
Created scalar stall for three operand vector ops in sp\_macc to preserve previous scalar.

... #77 change 129408 edit on 2003/10/30 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Move some continuous assignments into always blocks to help sim time  
Rework cfs\_rtr/arb\_xfc path to help timing  
Fix a problem with detecting serialize for the cf state machine

... #76 change 124754 edit on 2003/10/03 by dclifton@dclifton\_xenos\_linux\_orl (ktext)

A few fixes for the mul\_prev2 opcode.

... #75 change 120910 edit on 2003/09/12 by donaldl@donaldl\_crayola\_linux\_orl (ktext)

Removed SPToSQ kill\_type and kill\_valid signals and added them internally in the SQ. Done to save some gates and also to avoid having to add redundancy logic to them.

... #74 change 120400 edit on 2003/09/10 by dclifton@dclifton\_crayola\_linux\_orl (ktext)

Eliminated sign modifiers from prev opcodes for previous scalar operand

... #73 change 118490 edit on 2003/08/28 by dclifton@dclifton\_r400 (ktext)

Clean up of unused signals, fix of STAR signals in sp.v

... #72 change 117446 edit on 2003/08/21 by dclifton@dclifton\_r400 (ktext)

Changes for synthesis--removed unused pins from sp\_comp\_opcodes and sp\_macc32\_multiply.  
Tweaked input delays on spi\_hi\_prec\_int.

... #71 change 115381 edit on 2003/08/07 by dclifton@dclifton\_r400 (ktext)

sp\_scalar\_lut: mova reverted to act like max, force\_mul\_prev2\_max\_float logic changed, fixed clamp bug in log, clear sign on force zero, single operand inst for zero for b input, masked pred\_set\_execute on anything but kill and pred\_set ops. sp\_macc: force\_mul\_prev2\_max\_float logic changed. sp\_macc32: masked inf, nan, or unknown unused operands for DOT3 and DOT2 ops, disabled flip\_sign for adds resolving to zero. sp\_vector: removed extra register from exported scalar data, fixed mova fixed address calculation.

... #70 change 114873 edit on 2003/08/04 by askende@askende\_r400\_linux\_marlboro (ktext)

releasing changes

... #69 change 112289 edit on 2003/07/22 by dclifton@dclifton\_r400 (ktext)

Updated staging registers in sp\_macc.  
Revised sp\_scalar\_lut.  
Test signals connected.

... #68 change 108140 edit on 2003/06/26 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Split src\_swizzle out of SQ\_SP\_instr bus so fetch swizzle can be driven during unused phase  
Add interp\_xyline from SQ to SPI to drive read address for xy buffer  
Clean up some compile warnings in sc\_iter  
Change the existing macc to handle the swizzle being driven for all 4 phases and add the fetch address swizzling  
Fix param\_gen and gen\_index pipeline length around the interpolators  
Replace src\_c\_swizzle.z with src\_c\_swizzle.x for all instructions other than MULADD and CNDx  
Fix the generation of init\_cycle\_cnt\_q in sq\_pix\_ctl for interpolation involving param\_gen and gen\_index params  
Add compares for SQ\_SX\_export\_mask\_we and SQ\_SX\_kill\_mask to tbtrk\_spsx  
Fix the fetch\_addr swizzle generation for vertex fetches (need to use [31:30] instead of [27:26])  
Fix a bug in sq\_vtx\_ctl related to gpr allocation (size requested was off by a clock)

... #67 change 107997 edit on 2003/06/26 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

<remove extra delay stage on scalar\_data for scalar\_input\_red when scalar\_opcode\_prev and the creation of force\_mul\_prev2\_max\_float to compensate for the stage added back into the scalar engine>

... #66 change 107174 edit on 2003/06/20 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- swapped PS and ID gpr write phases

... #65 change 107066 edit on 2003/06/19 by askende@askende\_r400\_linux\_marlboro (ktext)

area/timing optimization

... #64 change 104895 edit on 2003/06/09 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Fix a bug with sticky bit used for dot\_product nan detection

... #63 change 97548 edit on 2003/04/25 by askende@askende\_r400\_linux\_marlboro (ktext)

modified the PRED instructions to match the new definition. Src.W channel is now used instead of Src.X

... #62 change 96874 edit on 2003/04/22 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

fix for pv/ps swizzling

//depot/r400/devel/parts\_lib/src/gfx/sc/sc.v  
... #162 change 132842 edit on 2003/11/19 by chammer@chammer\_xenos\_linux\_orl (ktext)

Added changes for Xenos, enabled with `define XENOS  
Includes new rb\_id, edram copy mode, zplane changes.

... #161 change 130164 edit on 2003/11/04 by chammer@chammer\_xenos\_linux\_orl (ktext)

Switched SC\_RCT(tile) interface to SC\_BC(four quad) interface.

... #160 change 127729 edit on 2003/10/22 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

Add window\_valid\_busy counts to sc and change sc\_starved\_by\_pa to only count busy cycles

... #159 change 125786 edit on 2003/10/09 by mearl@mearl\_xenos\_linux\_orl (ktext)

Fixed the unused port PA\_SC\_phase[0] when using ONEPPC

... #158 change 124706 edit on 2003/10/02 by donaldl@donaldl\_xenos\_linux\_orl (ktext)

Changed data width of PA\_SC\_cntll from 30 bits to 29 bits to match the PA (ie. msb wasn't used).

... #157 change 123755 edit on 2003/09/29 by mearl@mearl\_xenos\_linux\_orl (ktext)

Fix for timing problems, submitting new memories, using real memories for regressions.

... #156 change 122897 edit on 2003/09/23 by ctaylor@ctaylor\_xenos\_linux\_orl (ktext)

Removed 3,6,8 sample MSAA for Xenos. Cleaned up remnants of render state leftover from JSS.

... #155 change 122683 edit on 2003/09/23 by mearl@mearl\_crayola\_linux\_orl (ktext)

One primitieve per clock changes in the back of the SC and front of the SQ. Right now, the ONE\_PRIM\_PER\_CLOCK define in header.v and SC\_SQ\_interface.v are needed for this change. Will update this to ONEPPC, since this already exists in header.v. Also, the sim.cfg file does not have an ifdef, so is hardcoded to one prim per clock.

... #154 change 120631 edit on 2003/09/11 by chammer@chammer\_crayola\_linux\_orl (ktext)

Added SC\_BC ports to chip\_sc.tree as UNCONNECTED, tied BC\_SC\_RTR to 1

... #153 change 119992 edit on 2003/09/08 by rramsey@rramsey\_crayola\_linux\_orl (ktext)



Add last\_pixel logic to SC  
Duplicate a bit in the qpp to help fanout

... #152 change 119475 edit on 2003/09/04 by chammer@chammer\_crayola\_linux\_orl (ktext)

Added four quad per clock interface between SC and BC.

... #151 change 117706 edit on 2003/08/22 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

<added new ports and/or expanded to two bits to vgt, sq, and pa for simd\_id with modifications to their test benches and added  
    ifdefs with bad pipe signals to input of vgt, replaced SIMD1 macro with SIMD1\_PRESENT macro in the SC files>

... #150 change 117311 edit on 2003/08/20 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Changes to sc for 4 qd/clock picker in KILL\_ALL\_PIXELS mode  
Check in sc memory updates for Vivian  
Add some missing connections in sqsp to fix compile warnings  
Go to a global define for all trackers to control x vs 0 mismatch/warning (MISMATCH\_X\_VS\_0)

... #149 change 117140 edit on 2003/08/19 by donaldl@donaldl\_crayola\_linux\_orl (ktext)

Updated for one primitive per clock but ifdef'd currently to work as one primitive every 2 clocks.

... #148 change 116031 edit on 2003/08/12 by mearl@mearl\_crayola\_linux\_orl (ktext)

added changes for simd id pipe disable logic

... #147 change 110640 edit on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

<1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret gc, tb\_sqsp, tb\_sx)  
2. Fix Sx diff engine (interpolators) for shift bug with added guard bit  
3. Fix compile/src code problem with s-blocks memories  
4. Added the sx to tb\_sqsp by default, can still disable by macro  
5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate  
6. Initialized state in vc to allow cp surface synchronizer micro code to invalidate tc/vc  
7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches  
THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB,  
src/chip/chip\_\*.tree files,  
parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator together  
>

... #146 change 103932 edit on 2003/06/03 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

update for new pipe disable routing

... #145 change 99134 edit on 2003/05/05 by viviana@viviana\_crayola2\_syn (ktext)

Rebuilt the memories with 444 Mhz and Virage/3300 compiler. Also, added  
sc\_rf\_awt\_gate.v to sc.v for test purposes.

... #144 change 98461 edit on 2003/05/01 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)

fixes for some of the non-context based sc perfcounters

//depot/r400/devel/parts\_lib/src/gfx/sq/ais/sq\_ais\_output.v  
... #106 change 131537 edit on 2003/11/12 by llefebvr@llefebvr\_r400\_linux\_marlboro  
(ktext)

1) added register stage to line up pred\_override bits with SP phase  
2) made the waterfall/predicated override an or instead of an and.

... #105 change 129066 edit on 2003/10/28 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- added vtx input optimization for autocount on and continued off
- fixed initialization problem for vtx autocount
- made pix thread buff timing fixes: reduced load on status read  
data bit 19, which is the event bit, and also tried to reduce  
the load on pop\_thread (part of the same path) in the status register
- backed out a timing fix in alu\_instr\_seq that was causing a mova  
test to fail
- fixed the AUTO\_COUNT\_SIZE definition

... #104 change 128659 edit on 2003/10/27 by donaldl@donaldl\_xenos\_linux\_orl (ktext)

Delayed rom\_rsp\_shift\*\_\* mux shift selects 1 clk to fix synthesis timing.

... #103 change 126908 edit on 2003/10/16 by rramsey@rramsey\_xenos\_linux\_orl (ktext)

absolute modifier for constants should apply to all source constants

... #102 change 123113 edit on 2003/09/24 by llefebvr@llefebvr\_r400\_linux\_marlboro  
(ktext)

Fixed the autocount pixel timing by removing 5 pipeline registers in the SQ control  
path. Also fixed the counter's with back to 17 bits (from 19) int both the vertex and  
pixel path such that when it hits the SP it is of the correct 23 bits width (17 bits  
count + 2 bits phase + 4 bits index). This fixes r400vgt\_multi\_pass\_pix\_shader\_01 at  
the sqspsx testbench level.

... #101 change 123076 edit on 2003/09/24 by donaldl@donaldl\_xenos\_linux\_orl (ktext)

Connected ROM block redundancy signals.  
Added sq export address buffer support.

... #100 change 120910 edit on 2003/09/12 by donaldl@donaldl\_crayola\_linux\_orl (ktext)

Removed SPtoSQ kill\_type and kill\_valid signals and added them internally  
in the SQ. Done to save some gates and also to avoid having to add  
redundancy logic to them.

... #99 change 120423 edit on 2003/09/10 by donaldl@donaldl\_crayola\_linux\_orl (ktext)

Added redundancy logic.

... #98 change 118589 edit on 2003/08/28 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- fix for loop index clamping and constant address generation (both index and offset relative)
- changed the connection of the real time bit such that it now goes directly from the AIQ to the AIS output mux (and not thru the AIS)
- sq\_tests.simple\_reg\_indexing tests now pass

... #97 change 117704 edit on 2003/08/22 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

<Fixed conflict between vec\_3op\_no\_swap and scalar\_const\_op to control swizzle correctly for the scalar engine and deliever the special gpr read address created in the sq\_ais\_output block>

... #96 change 117504 edit on 2003/08/21 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Increased simd\_id wires to 2 bits throughout SQ. SQ external interfaces are still only 1 bit.
2. Made SQ simd 1 blocks conditional based on SIMD1\_PRESENT in header.v. Realigned some code in anticipation of SIMD2 and SIMD3.

... #95 change 116380 edit on 2003/08/13 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Added separate gpr allocation/deallocation management for multiple simds (sq\_gpr\_alloc, sq\_exit\_sm, sq\_pix\_thread\_buff, sq\_status\_reg, sq\_vtx\_thread\_buff, sq\_pix\_ctl, and sq\_vtx\_ctl)
2. Made thread\_arb poll cfs rtr on a 4 clock interval in order to ensure the arbiters stayed in phase between simds.
3. Created new interface signal between thread\_arb and export\_alloc to lock export\_id and parameter cache base for each simd. In addition, created registers for these values for each simd in order to ensure they got allocated in order.
4. In ais\_output, used simd to mask pix\_ctl gpr writes to different simds.
5. In tb\_sqsp, added simd\_id and gpr write address to texture latency fifo to help trackers and read inject return files.
6. In tex\_instr\_queue, grab appropriate gpr\_max based on simd id.

... #94 change 111736 edit on 2003/07/17 by mmang@mmang\_crayola\_linux\_orl (ktext)

Added sp->sx export arbitration between multiple simd engines.  
Added register after instr\_start OR of multiple simd engines by  
taking unregistered signal out of sq\_ais\_output.

... #93 change 111317 edit on 2003/07/15 by mmang@mmang\_crayola\_linux\_orl (ktext)

Blocking/non-blocking fix found by synthesis.

... #92 change 110640 edit on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

<1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret  
gc, tb\_sqsp, tb\_sx)  
2. Fix Sx diff engine (interpolators) for shift bug with added guard bit  
3. Fix compile/src code problem with s-blocks memories  
4. Added the sx to tb\_sqsp by default, can still disable by macro  
5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate  
6. Initialized state in vc to allow cp surface synchronizer micro code to  
invalidate tc/vc  
7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches  
THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB,  
src/chip/chip\_\*.tree files,  
parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator  
together  
>

... #91 change 110512 edit on 2003/07/11 by mmang@mmang\_crayola\_linux\_orl (ktext)

Fix for Vivian for synthesis in loop i07 and i15.

... #90 change 110177 edit on 2003/07/10 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Changes to get simd\_id piped down the vertex side and into the thread  
buffer. Also only write the active simd's gprs and mux pipe\_disable bits.  
The memory in sq\_vc\_skid\_buf increased by 1 bit, so this will require  
a new memory to be checked in before running without USE\_BEHAVE\_MEM.

... #89 change 109590 edit on 2003/07/07 by viviana@viviana\_crayola2\_syn (ktext)

Corrected another non-blocking assignment to blocking in a combinational logic block.

... #88 change 109565 edit on 2003/07/07 by viviana@viviana\_crayola2\_syn (ktext)

Corrected non-blocking assignments to blocking in combinational block.

... #87 change 109126 edit on 2003/07/03 by dougd@dougd\_r400\_linux\_marlboro (ktext)

pipelined the Real Time bit from the pix thread buffer down through both arbiters, the vc, tex and alu instruction pipelines to the alu, tex and cfc constant stores to enable reading the real time constants.

... #86 change 109043 edit on 2003/07/03 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

made all loop counter variables unique for sythesis

... #85 change 108315 edit on 2003/06/27 by mmang@mmang\_crayola\_linux\_orl (ktext)

Qualify constant address register write using constant waterfalling mask

... #84 change 108188 edit on 2003/06/26 by mmang@mmang\_crayola\_linux\_orl (ktext)

For pixel quads, enable all pixels of a quad when any pixel is hit for gpr write enables and constant address waterfalling sequencing. Another update will fix constant address register writing.

... #83 change 108140 edit on 2003/06/26 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Split src\_swizzle out of SQ\_SP\_instr bus so fetch swizzle can be driven during unused phase

Add interp\_xyline from SQ to SPI to drive read address for xy buffer

Clean up some compile warnings in sc\_iter

Change the existing macc to handle the swizzle being driven for all 4 phases and add the fetch address swizzling

Fix param\_gen and gen\_index pipeline length around the interpolators

Replace src\_c\_swizzle.z with src\_c\_swizzle.x for all instructions

other then MULADD and CNDx

Fix the generation of init\_cycle\_cnt\_q in sq\_pix\_ctl for interpolation involving param\_gen and gen\_index params

Add compares for SQ\_SX\_export\_mask\_we and SQ\_SX\_kill\_mask to tbrk\_spsx

Fix the fetch\_addr swizzle generation for vertex fetches (need to use [31:30] instead of [27:26])

Fix a bug in sq\_vtx\_ctl related to gpr allocation (size requested was off by a clock)

... #82 change 107389 edit on 2003/06/22 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. made change sp\_vector.v to grab pred/kill results a clock sooner since Vic a register delay to sp\_scalar\_lut.bvrl. May have to change back later.
2. Took away register delay in sq\_ais\_output to account for extra register needed for muxing and registering both simd engines for SQ\_SX\_sp signals.
3. In sq\_alu\_instr\_seq.v, backed out Laurent's previous

fix for constant waterfalling and made different change where ism registers are loaded based on ais\_start instead of ais\_rtr. With waterfalling, the ais\_rtr does not happen early enough for ism registers to be available for AIS state machine.

4. In sq\_export\_alloc.v, added connections for second simd engine to handle sx export allocation and deallocation.
5. In sq.v, added muxing between simd0 and simd1 sq\_ais\_output for SQ\_SX signals.
6. In sq\_exp\_alloc\_ctrl.v, added simd1 connections for sx export control logic.
7. In sq\_pix\_thread\_buff.v and sq\_vtx\_thread\_buff.v, added
  - A) Simd1 logic for ALU memory write (register delayed simd1 information to avoid overlap with simd0)
  - B) Appropriate read mux for simd0/simd1 for control flow memory (based on status simd num).
  - C) Added simd1 status register write data connections.
8. In sq\_status\_reg.v, added connections and muxing for second simd engine status bits write.
9. Added a variety of connections for simd1 to tb\_sqsp.v.
10. Added delay pipe for thread\_id and thread\_type for simd1 in order to correctly track sp to sx interface. (tbtrk\_spsx.v)
11. Fixed bug in sx related to using correct export id during free done process of pixel to rb buffers (sx\_export\_control\_common.v)

... #81 change 107174 edit on 2003/06/20 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- swapped PS and ID gpr write phases

... #80 change 105982 edit on 2003/06/13 by bhankins@bhankins\_crayola\_linux\_orl (ktext)

advance sq-sx control signals by one clock to solve sx timing issues  
add support for updated sx hierarchy

... #79 change 105784 edit on 2003/06/12 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

fix width of num\_params\_q

... #78 change 105465 edit on 2003/06/10 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- timing fix in pix\_thread\_buff
- VC interface is connected to vc instruction seq
- TP\_SQ\_fetch stall replaced by TP\_SQ\_dec (but not tested at GC level)
- SQ\_TP\_gpr\_wr\_addr and SQ\_TP\_clause removed from top level (and tb updated)
- fetch arbitration for VC and TP updated

- recoded a few lines in gpr alloc to see if it will help timing

... #77 change 101883 edit on 2003/05/21 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

fix pc write addr generation in ais\_output  
fix cf state machine so unexecuted conditionals don't cause a thread  
to end  
turn off cf trackers for now  
fix a problem in the test bench related to draw pkts with no draw inits  
(some cp tests do this)

... #76 change 101642 edit on 2003/05/19 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- made top level SQ signal changes/additions for SP simd0 and simd1  
- added an alu thread arbiter, pairs of alu ctl flow seq, instr  
fetch, instr que, and instr seq modules, and ais\_output for simd1  
- thread buff cntl sub module removed from vtx thread buffer, and its  
logic moved up to the thread buff level (this still needs to be done  
for the pix thread buffer)  
- only one status reg read mux and arb request shifter is needed in the  
thread buffer to support 4 arbiters (since the state mem can only be  
read by one arbiter per cycle), so the duplicates were removed

... #75 change 100015 edit on 2003/05/08 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

<sq\_ais\_output - re-ordered kill\_mask going to the sx so bits flow in order msb->lsg  
sp2(v3-v0)sp0(v3-v0)) to match exp\_mask  
- removed improper final update of kill mask with predication mask  
- enable export\_mask for all exports  
SX\_PA\_interfaces.v - fixed checker for back to back transfers  
SX\_RB\_interfaces.v - hooked up to 7 bit sx\_rb\_index and rb\_sx\_index instead of  
incorrect 8 bits  
sx.v - changed interfaces for sx\_rb and rb\_sx interfaces to become 7 bits instead  
of 8 bits  
tb\_sx.v - changed sx inputs to be 7 bits instead of 8 bits on the above index  
interfaces  
tbmod\_fake\_sp.v - reordered the kill mask and enabled channel mask for exports  
sx\_export\_buffers.v - moved register after export mems and only load when memory  
read, mimized client read muxes added input rotate muxes for export to memory  
operations and individual write address for each memory and set up predication,  
kill\_mask, alpha kill,and channel mask in the determination of writing data into the  
export buffers  
sx\_export\_control.v - removed dead clock on rb and pa data fetch interface and  
client and made arbiter behave as round robin and removed unnecessary second input  
register, added support for z render targets and multiple render targets and clean up  
items  
ex\_export\_alloc\_dealloc.v - enabled channel mask, kill mask, export\_mask, and apha



test conditioning of valid bitsa doubled the free rate>

... #74 change 99346 edit on 2003/05/06 by mmang@mmang\_crayola\_linux\_orl (ktext)

Fixed bug (I created) related to initializing the constant address register valids at the beginning of a clause. I used ais\_init\_pred which in some cases was too late. Created new ais\_init\_const\_addr that is 3 clocks sooner.

... #73 change 98773 edit on 2003/05/02 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Added constant address register valids to validate the address register data. The valid is set when address register is written. If valid is not set, sequencer will not waterfall those vertices or pixels. This disables waterfalloffing for predicated off writes and improperly initialized constant address registers.
2. Fixed bug in sqs\_alu\_instr\_seq for phase 3 snooping of constant address registers bus. Previously, this snooping did not account for predication of those registers.
3. Fixed bug where ais\_load\_done\_bits was not hooked up. This signal disables previous vector/scalar management which needs to be turned off during constant waterfalloffing. With bug, pvps logic went unknown which caused unknowns to eventually propagate in and out of the gprs.
4. Fixed bug where non-optimized offset was not being determined properly. non\_opt\_offset is determined by a priority encoder of p0\_done, p1\_done, p2\_done, and p3\_done.
5. With advent of constant address register valids, created waterfall\_active\_q to properly init and avoid re-initing of different pixel and vertex done bits.

... #72 change 96738 edit on 2003/04/21 by mmang@mmang\_crayola\_linux\_orl (ktext)

Fixed bug in sq\_ais\_output.v related to address register write and predication. Fixed a variety of tests to not use uninitialized gpr or address registers. 2 tests still fail because of previous vector scalar swizzle bug, 1 test still fails because of MOVA hardware bug, and 1 test still fails because of predicated address register write causes XXXXXX which causes waterfalloffing to hang.

//depot/r400/devel/parts\_lib/src/gfx/sq/ca/sq\_thread\_arb.v  
... #43 change 132649 edit on 2003/11/18 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- alu\_instr\_seq timing fixes for constant store read: first the register stage on the offset was moved after the sum2 adder; then the init\_done\_bits signal was changed from a combinational ACS state machine output to a registered one-bit state machine output to help the path to the new sum2 register
- thread buff status read timing fix - moved the status read back one cycle by sending the unregistered, rotated request vector to the arbiter and registering the winner out of the arbiter; the output of the status read mux was then registered

... #42 change 128601 edit on 2003/10/27 by mmantor@mmantor\_xenos\_linux\_orl (ktext)

<Enable SQ use of 128 locations in export memory instead of 112 locations. Also added counters in sq arbiter to give priority to instruction pipe that has the fewest instructions when both control flow machines are available. This changelist requires both an emulator and hardware rtl code updates>

... #41 change 126234 edit on 2003/10/10 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- added export arbiter module that will limit the number of color buffer export threads to one every 4 clocks
- hooked up the export blocker outputs and commented out the previous export blocking code
- added export alloc arbiter inputs to exp\_alloc\_ctl module so that the buf\_avail counter will be updated by the export allocs
- added logic to support the export arbiter to the vertex and pixel thread buffers
- added logic to support the export arbiter to the thread arbiter
- separated the export alloc request out of the alu request logic in the status register,  
and added an output for the export alloc request

... #40 change 121292 edit on 2003/09/15 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

fixed incorrect loading of loop indices from the thread buffer into the ctl flow sequencer; this was causing a problem with the test r400sq\_const\_index\_07

... #39 change 119294 edit on 2003/09/03 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- instantiation of sq export blocker at sq top level
- thread buffer timing fix related to status read/export count update

... #38 change 116380 edit on 2003/08/13 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Added separate gpr allocation/deallocation management for multiple simds (sq\_gpr\_alloc, sq\_exit\_sm, sq\_pix\_thread\_buff, sq\_status\_reg, sq\_vtx\_thread\_buff, sq\_pix\_ctl, and sq\_vtx\_ctl)
2. Made thread\_arb poll cfs rtr on a 4 clock interval in order to ensure the arbiters stayed in phase between simds.
3. Created new interface signal between thread\_arb and export\_alloc to lock export\_id and parameter cache base for each simd. In addition, created registers for these values for each simd in order to ensure they got allocated in order.
4. In ais\_output, used simd to mask pix\_ctl gpr writes to different simds.
5. In tb\_sqsp, added simd\_id and gpr write address to texture latency fifo to help trackers and read inject return files.
6. In tex\_instr\_queue, grab appropriate gpr\_max based on simd id.

... #37 change 115159 edit on 2003/08/06 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Change sq\_alu\_instr\_seq so gpr\_rd\_en is not asserted when reading constants  
Changes to thread\_arb, ctl\_flow\_seq, and status\_reg to get mem exports flowing

... #36 change 114305 edit on 2003/07/31 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

cleaned up the path of ism\_state down through the instruction pipelines and removed the defparams used in the multiple instantiations of several modules.

... #35 change 112073 edit on 2003/07/21 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- fix for SQ\_VC interface
- TP\_SQ\_dec was hooked up to the interface counter
- timing fix in vtx thread buffer
- simd\_num connected thru ptr buff and pix\_ctl to pix thread buff
- performance fix in pix\_ctl

... #34 change 108744 edit on 2003/07/01 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- registered winner\_ack out of thread arb for timing

- connected correct instruction store read output based on SIMD1 for VC ctl flow instruction reads; now SQ\_VC interface appears to be driven correctly
- minor change to tb\_sqsp (commented out random stall for TP\_SQ\_fetch stall, which no longer exists)

... #33 change 102264 edit on 2003/05/23 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- updated pix thread buffer for simd1 (and removed ctl sub module and redundant logic)
- renamed state\_read\_phase to arb\_phase
- fixed CFM serialize detection (had to add case of fetch initiated by current clause)
- removed reference to sq\_thread\_buff\_cntl in tracker

... #32 change 98462 edit on 2003/05/01 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added bits and re-arranged the order of bits in the status register
- added VC support in thread buffers (vc request from status register, read muxes, connections to other modules, etc.)
- removed is\_subphase and made is\_phase 3 bits
- removed cfc\_phase
- expanded state\_read\_phase to 2 bits
- changed the strapping and phase relationships on the ctl flow seqs
- SQ\_SP\_fetch\_swizzle and SQ\_SP\_fetch\_resource outputs added
- disabled internal SQ trackers and changed to DEBUG\_PRINT ifdef in tb\_sqsp.v

... #31 change 96947 edit on 2003/04/22 by viviana@viviana\_crayola2\_syn (ktext)

Removed width from parameter definitions.

//depot/r400/devel/parts\_lib/src/gfx/sp/vector/sp\_vector.v  
... #77 change 123973 edit on 2003/09/30 by dclifton@dclifton\_xenos\_linux\_orl (ktext)  
  
Moved output register past scalar fog mux  
  
... #76 change 122991 edit on 2003/09/24 by dclifton@dclifton\_xenos\_linux\_orl (ktext)  
  
Moved output register in sp\_macc\_gpr past phase mux  
  
... #75 change 120910 edit on 2003/09/12 by donaldl@donaldl\_crayola\_linux\_orl (ktext)  
  
Removed SPtoSQ kill\_type and kill\_valid signals and added them internally  
in the SQ. Done to save some gates and also to avoid having to add  
redundancy logic to them.  
  
... #74 change 120403 edit on 2003/09/10 by dclifton@dclifton\_r400 (ktext)  
  
Conditioned tp\_sp\_data\_valid with gpr\_phase for writes to gprs. Enabled NEGATE signal  
to scalar for SC\_SUB\_CONST\_\* opcodes  
  
... #73 change 118490 edit on 2003/08/28 by dclifton@dclifton\_r400 (ktext)  
  
Clean up of unused signals, fix of STAR signals in sp.v  
  
... #72 change 118127 edit on 2003/08/26 by dclifton@dclifton\_crayola\_linux\_orl (ktext)  
  
Fixed max pos clamp on const addr. Eliminated some registers in export scalar fog  
path.  
  
... #71 change 117026 edit on 2003/08/19 by dclifton@dclifton\_r400 (ktext)  
  
Fixed -0 + -0 case in vector and scalar.  
Fixed flip sign timing issue in sp\_macc32.  
Delayed negate signal to scalar to sync with input b.  
  
... #70 change 115381 edit on 2003/08/07 by dclifton@dclifton\_r400 (ktext)  
  
sp\_scalar\_lut: mova reverted to act like max, force\_mul\_prev2\_max\_float logic changed,  
fixed clamp bug in log, clear sign on force zero, single operand inst for zero for b  
input, masked pred\_set\_execute on anything but kill and pred\_set ops. sp\_macc:  
force\_mul\_prev2\_max\_float logic changed. sp\_macc32: masked inf, nan, or unknown unused  
operands for DOT3 and DOT2 ops, disabled flip\_sign for adds resolving to zero.  
sp\_vector: removed extra register from exported scalar data, fixed mova fixed address  
calculation.  
  
... #69 change 112289 edit on 2003/07/22 by dclifton@dclifton\_r400 (ktext)  
  
Updated staging registers in sp\_macc.

Revised sp\_scalar\_lut.  
Test signals connected.

... #68 change 108760 edit on 2003/07/01 by l1efebvr@l1efebvr\_r400\_linux\_marlboro  
(ktext)

Fixed r400sq\_const\_index\_03.cpp. Now works on the SQSP testbench. Still has issues on  
the GC because of bad ferret/cp ring buffer synchronization.

Fixed:

- 1) Bad clamping of the address register in the SP
- 2) Bad error handling of an out of range address in the SQ.

... #67 change 108140 edit on 2003/06/26 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Split src\_swizzle out of SQ\_SP\_instr bus so fetch swizzle can be  
driven during unused phase

Add interp\_xyline from SQ to SPI to drive read address for xy buffer

Clean up some compile warnings in sc\_iter

Change the existing macc to handle the swizzle being driven for all  
4 phases and add the fetch address swizzling

Fix param\_gen and gen\_index pipeline length around the interpolators

Replace src\_c\_swizzle.z with src\_c\_swizzle.x for all instructions  
other than MULADD and CNDx

Fix the generation of init\_cycle\_cnt\_q in sq\_pix\_ctl for interpolation  
involving param\_gen and gen\_index params

Add compares for SQ\_SX\_export\_mask\_we and SQ\_SX\_kill\_mask to tbtrk\_spsx

Fix the fetch\_addr swizzle generation for vertex fetches (need to use  
[31:30] instead of [27:26])

Fix a bug in sq\_vtx\_ctl related to gpr allocation (size requested was  
off by a clock)

... #66 change 107389 edit on 2003/06/22 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. made change sp\_vector.v to grab pred/kill results  
a clock sooner since Vic a register delay to  
sp\_scalar\_lut.bvrl. May have to change back later.
2. Took away register delay in sq\_ais\_output to account  
for extra register needed for muxing and registering  
both simd engines for SQ\_SX\_sp signals.
3. In sq\_alu\_instr\_seq.v, backed out Laurent's previous  
fix for constant waterfalling and made different change  
where ism registers are loaded based on ais\_start  
instead of ais\_rtr. With waterfalling, the ais\_rtr  
does not happen early enough for ism registers to be  
available for AIS state machine.
4. In sq\_export\_alloc.v, added connections for second simd

engine to handle sx export allocation and deallocation.

5. In sq.v, added muxing between simd0 and simd1  
sq\_ais\_output for SQ\_SX signals.
6. In sq\_exp\_alloc\_ctrl.v, added simd1 connections for  
sx export control logic.
7. In sq\_pix\_thread\_buff.v and sq\_vtx\_thread\_buff.v, added
  - A) Simd1 logic for ALU memory write (register delayed  
simd1 information to avoid overlap with simd0)
  - B) Appropriate read mux for simd0/simd1 for control  
flow memory (based on status simd num).
  - C) Added simd1 status register write data connections.
8. In sq\_status\_reg.v, added connections and muxing for second  
simd engine status bits write.
9. Added a variety of connections for simd1 to tb\_sqsp.v.
10. Added delay pipe for thread\_id and thread\_type for simd1  
in order to correctly track sp to sx interface. (tbtrk\_spsx.v)
11. Fixed bug in sx related to using correct export id during  
free done process of pixel to rb buffers  
(sx\_export\_control\_common.v)

... #65 change 107174 edit on 2003/06/20 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- swapped PS and ID gpr write phases

... #64 change 106817 edit on 2003/06/18 by moev@moev2\_r400\_linux\_marlboro (ktext)

fix port definition of STAR\_cmdscout from input to output

... #63 change 100673 edit on 2003/05/13 by askende@askende\_r400\_linux\_marlboro (ktext)

fix a typo related to out-of-range indexing

... #62 change 100175 edit on 2003/05/09 by askende@askende\_r400\_linux\_marlboro (ktext)

releasing R500 related IO top level changes for SP/SPI system

```
//depot/r400/devel/parts_lib/src/gfx/sq/ss/sq_pix_thread_buff.v
... #77 change 132649 edit on 2003/11/18 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- alu_instr_seq timing fixes for constant store read: first the register stage
  on the offset was moved after the sum2 adder; then the init_done_bits signal
  was changed from a combinational ACS state machine output to a registered
  one-bit state machine output to help the path to the new sum2 register
- thread buff status read timing fix - moved the status read back one cycle by
  sending the unregistered, rotated request vector to the arbiter and registering
  the winner out of the arbiter; the output of the status read mux was
  then registered

... #76 change 129723 edit on 2003/11/01 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- fixed pix ctl output buffer overwrite bug
- backed timing fix out of status reg and pix thread buff

... #75 change 129066 edit on 2003/10/28 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- added vtx input optimization for autocount on and continued off
- fixed initialization problem for vtx autocount
- made pix thread buff timing fixes: reduced load on status read
  data bit 19, which is the event bit, and also tried to reduce
  the load on pop_thread (part of the same path) in the status register
- backed out a timing fix in alu_instr_seq that was causing a mova
  test to fail
- fixed the AUTO_COUNT_SIZE definition

... #74 change 128601 edit on 2003/10/27 by mmantor@mmantor_xenos_linux_orl (ktext)

<Enable SQ use of 128 locations in export memory instead of 112 locations. Also added
counters in sq arbiter to give priority to instruction pipe that has the fewest
instructions when both control flow machines are available. This changelist requires
both an emulator and hardware rtl code updates>

... #73 change 127861 edit on 2003/10/22 by llefebvr@llefebvr_r400_linux_marlboro
(ktext)

Fixing TP and VC sync stalls for both pixel and vertex threads.

... #72 change 127269 edit on 2003/10/19 by rramsey@rramsey_xenos_linux_orl (ktext)

Change behave mem_model in spi so its read dly matches the real mem
Send interp_valid and ij_line lclk early to account for 2clk read dly
Fix spi_sp tracker so it works with early valid
```



Change thread\_buf and cfs machines so only fetches can modify the  
fetch pending bit. The alu machines only read the value out of the buffer.  
Get rid of a bunch of extra 'else' clauses

... #71 change 126983 edit on 2003/10/16 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

fixed code that was causing a latch in synthesis

... #70 change 126234 edit on 2003/10/10 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- added export arbiter module that will limit the number of color buffer export  
threads to one every 4 clocks
- hooked up the export blocker outputs and commented out the previous export  
blocking code
- added export alloc arbiter inputs to exp\_alloc\_ctl module so that the buf\_avail  
counter will be updated by the export allocs
- added logic to support the export arbiter to the vertex and pixel thread buffers
- added logic to support the export arbiter to the thread arbiter
- separated the export alloc request out of the alu request logic in the status  
register,  
and added an output for the export alloc request

... #69 change 125697 edit on 2003/10/08 by dougd@dougd\_r400\_linux\_marlboro (ktext)

fixed bug in eqn for \*sync\_alu\_stall

... #68 change 124792 edit on 2003/10/03 by dougd@dougd\_r400\_linux\_marlboro (ktext)

Removed all references to SIMD1\_DISABLE in sq.v and sq\_rbbm\_interface.v.

Added 32 new performance counters: many are for SIMD2 and SIMD3 but  
other existing counters were expanded to differentiate between vertex  
and pixel counts. There are now 95 performance counters in the sq.

... #67 change 124203 edit on 2003/10/01 by dougd@dougd\_r400\_linux\_marlboro (ktext)

The four existing SYNC\_STALL counters were separated into  
(8) pix and vtx stall counters.

The two ALU INSTRUCTION ISSUED counters were made to increment  
by 1,2,3 or 4.

The two CF INSTRUCTION ISSUED counters were made to increment  
by 1,2,3,4,5 or 6.

Added `ifdef's to sq\_perfmon\_wrapper for SIMD1, SIMD2, SIMD3.

perfmon event window:

An enable for the performance counters is generated by events received from the VGT and/or SC which create a window of time when the counters will be active. All of the perf counters are now controlled by this enable.

... #66 change 123260 edit on 2003/09/25 by mmang@mmang\_xenos\_linux\_orl (ktext)

1. For Vivian E., added new simd memories and star patch in/out wires.
2. In vertex thread buffer, fixed bug in simd3 alu state registers.
3. In pixel thread buffer, fixed bug in simd2/3 cf state read data.
4. Adjusted simd id bus width for sq to tp tracker.
5. In sq.v, added vertex shader and pixel shader constant base and size connections to simd2/3 alu instruction sequencers.

... #65 change 123076 edit on 2003/09/24 by donaldl@donaldl\_xenos\_linux\_orl (ktext)

Connected ROM block redundancy signals.  
Added sq export address buffer support.

... #64 change 122402 edit on 2003/09/20 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Added simd2 and simd3 to code.
2. Added simd2 to synthesized code.
3. In sq.blk and sq\_rbbm\_interface, added DB\_READ\_MEMORY, DB\_WEN\_MEMORY\_2, and DB\_WEN\_MEMORY\_3 to SQ\_MISC\_DEBUG register.
4. In header.v, turned on SIMD2\_PRESENT.
5. In sc\_packer.v, turned on SIMD2 but don't use it with SIMD2\_PRESENT\_TEMP.
6. In sq\_aluconst\_mem.v, sq\_aluconst\_top.v, sq\_cfc.v, and sq\_instruction\_store.v, hooked up DB\_WEN\_MEMORY\_2 and DB\_WEN\_MEMORY\_3 to appropriate SIMD2/3 memories.
7. In sq\_export\_alloc.v, handle position/main export id and parameter cache thread base for simd2/3. Be able to handle one type down simd0/1 and a different type down simd2/3 on the same clock.
8. In sq\_pix\_ctl.v and sq\_vtx\_ctl.v, multiple simd gpr\_alloc blocks return different acks, gpr bases, and gpr maxes.
9. In sq\_exp\_alloc\_ctrl.v, handle position/main export buffer management. Be able handle one type down simd0/1 and a different type down simd2/3 on the same clock.
10. In sq\_pix\_thread\_buff.v and sq\_vtx\_pix\_thread\_buff.v, added muxing and memories to handle status bits, cfs state, and alu state. Simd2 mirrors simd0, while simd3 mirrors simd1.
11. In sq\_status\_reg.v, added simd2/3 arb requests and status bit writing from simd2/3.

12. In `tb_sqsp.v`, fixed some bugs related to `pspv_wr_en`, `pred_override`, `const_addr`, and `const_valid` hook ups.

13. In `tbtrk_spsx.v`, `SIMD_PRESENT` conditional delaying and management of `thread_id` and `thread_type` for tracker.

14. In `tbtrk_sq_pix_rs_input.v` and `tbtrk_sq_vtx_rs_input.v`, temporary klug to hook up `b0b1_predicate` instead of `predicate`.

15. In `tbtrk_sq_sp_vec_gpr.v`, added `simd2/3` tracking of `gpr_int_wen` interface.

16. In `sq_tex_instr_queue.v`, get `gpr_max` from appropriate `simd` data.<enter description here>

... #63 change 121348 edit on 2003/09/15 by dougd@dougd\_r400\_linux\_marlboro (ktext)

1. corrected the trigger events for `VTX_SWAP_IN`, `VTX_SWAP_OUT`, `PIX_SWAP_IN`, `PIX_SWAP_OUT`, `CONSTANTS_USED_SIMD0` and `CONSTANTS_USED_SIMD0`.
2. made event counters for these used multibit increment values
3. added `"+incdir+$PARTS_LIB/src/gfx/sp"` to `vcs_top.ini` to pick up `sp_defines.v` included in `sq_ais_output.v`

... #62 change 119294 edit on 2003/09/03 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- instantiation of `sq_export_blocker` at `sq` top level
- thread buffer timing fix related to `status read/export count update`

... #61 change 117504 edit on 2003/08/21 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Increased `simd_id` wires to 2 bits throughout `SQ`. `SQ` external interfaces are still only 1 bit.
2. Made `SQ simd 1` blocks conditional based on `SIMD1_PRESENT` in `header.v`. Realigned some code in anticipation of `SIMD2` and `SIMD3`.

... #60 change 117311 edit on 2003/08/20 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Changes to `sc` for 4 `qd/clock` picker in `KILL_ALL_PIXELS` mode

Check in `sc` memory updates for Vivian

Add some missing connections in `sqsp` to fix compile warnings

Go to a global define for all trackers to control `x vs 0` mismatch/warning (`MISMATCH_X_VS_0`)

... #59 change 116380 edit on 2003/08/13 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. Added separate `gpr` allocation/deallocation management for multiple `simds` (`sq_gpr_alloc`, `sq_exit_sm`, `sq_pix_thread_buff`, `sq_status_reg`, `sq_vtx_thread_buff`, `sq_pix_ctl`, and `sq_vtx_ctl`)

2. Made thread\_arb poll cfs rtr on a 4 clock interval in order to ensure the arbiters stayed in phase between simds.
3. Created new interface signal between thread\_arb and export\_alloc to lock export\_id and parameter cache base for each simd. In addition, created registers for these values for each simd in order to ensure they got allocated in order.
4. In ais\_output, used simd to mask pix\_ctl gpr writes to different simds.
5. In tb\_sqsp, added simd\_id and gpr write address to texture latency fifo to help trackers and read inject return files.
6. In tex\_instr\_queue, grab appropriate gpr\_max based on simd id.

... #58 change 114305 edit on 2003/07/31 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

cleaned up the path of ism\_state down through the instruction pipelines and removed the defparams used in the multiple instantiations of several modules.

... #57 change 113286 edit on 2003/07/25 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- a few more fixes for SQ\_VC/TP interfaces; the sq mini-regress now passes with the VC turned on

... #56 change 110640 edit on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

<1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret gc, tb\_sqsp, tb\_sx)

2. Fix Sx diff engine (interpolators) for shift bug with added guard bit
3. Fix compile/src code problem with s-blocks memories
4. Added the sx to tb\_sqsp by default, can still disable by macro
5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate
6. Initialized state in vc to allow cp surface synchronizer micro code to

invalidate tc/vc

7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches

THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB, src/chip/chip\_\*.tree files,

parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator together

>

... #55 change 108676 edit on 2003/07/01 by dougd@dougd\_r400\_linux\_marlboro (ktext)

generated trigger signals for SIMD0, SIMD1 perfmon counters

... #54 change 107389 edit on 2003/06/22 by mmang@mmang\_crayola\_linux\_orl (ktext)

1. made change sp\_vector.v to grab pred/kill results a clock sooner since Vic a register delay to sp\_scalar\_lut.bvrl. May have to change back later.
2. Took away register delay in sq\_ais\_output to account for extra register needed for muxing and registering both simd engines for SQ\_SX\_sp signals.
3. In sq\_alu\_instr\_seq.v, backed out Laurent's previous fix for constant waterfalling and made different change where ism registers are loaded based on ais\_start instead of ais\_rtr. With waterfalling, the ais\_rtr does not happen early enough for ism registers to be available for AIS state machine.
4. In sq\_export\_alloc.v, added connections for second simd engine to handle sx export allocation and deallocation.
5. In sq.v, added muxing between simd0 and simd1 sq\_ais\_output for SQ\_SX signals.
6. In sq\_exp\_alloc\_ctrl.v, added simd1 connections for sx export control logic.
7. In sq\_pix\_thread\_buff.v and sq\_vtx\_thread\_buff.v, added
  - A) Simd1 logic for ALU memory write (register delayed simd1 information to avoid overlap with simd0)
  - B) Appropriate read mux for simd0/simd1 for control flow memory (based on status simd num).
  - C) Added simd1 status register write data connections.
8. In sq\_status\_reg.v, added connections and muxing for second simd engine status bits write.
9. Added a variety of connections for simd1 to tb\_sqsp.v.
10. Added delay pipe for thread\_id and thread\_type for simd1 in order to correctly track sp to sx interface. (tbtrk\_spsx.v)
11. Fixed bug in sx related to using correct export id during free done process of pixel to rb buffers (sx\_export\_control\_common.v)

... #53 change 106190 edit on 2003/06/14 by viviana@viviana\_crayola2\_syn (ktext)

Changed the width of the state memory to 155 bits.

... #52 change 105943 edit on 2003/06/12 by dougd@dougd\_r400\_linux\_marlboro (ktext)

Added a 2nd write buffer to aluconst, texconst and instruction store to handle real time writes from cp mixed with non real time writes. This code passes the mini-regress on tb\_sqsp and cp\_lcc\_tex, cp\_lcc\_alu, cp\_im\_load\_basic on the gc testbench but fails cp\_lcc\_tex\_rt and cp\_lcc\_alu\_rt. It appears work for non-realtime.

Added real time prim bit from pix\_ctl to ISM in pix\_thread\_buff when loading a pixel thread. This bit will allow reading real time constants from the constant stores.

Added VC\_wake\_up logic.

... #51 change 105465 edit on 2003/06/10 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- timing fix in pix\_thread\_buff
- VC interface is connected to vc instruction seq
- TP\_SQ\_fetch stall replaced by TP\_SQ\_dec (but not tested at GC level)
- SQ\_TP\_gpr\_wr\_addr and SQ\_TP\_clause removed from top level (and tb updated)
- fetch arbitration for VC and TP updated
- recoded a few lines in gpr alloc to see if it will help timing

... #50 change 103141 edit on 2003/05/29 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added simd\_num input to the thread buffers (tied low in sq.v) and connected it down to the status regs
- added simd\_num to the staging registers in the CFS
- connected simd\_num thru the target\_instr\_fetch and tex\_instr\_queue modules (so it is an output of the tex\_instr\_queue)

... #49 change 102924 edit on 2003/05/28 by viviana@viviana\_crayola2\_syn (ktext)

Added an additional 48x170 and 16x170 and rebuilt the memories.

... #48 change 102365 edit on 2003/05/23 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

moved wire declaration of sx\_exp\_buff\_full\_0 (and others) before the instantiation of the status registers to fix ncverilog warning

... #47 change 102264 edit on 2003/05/23 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- updated pix thread buffer for simd1 (and removed ctl sub module and redundant logic)
- renamed state\_read\_phase to arb\_phase
- fixed CFMSM serialize detection (had to add case of fetch initiated by current clause)
- removed reference to sq\_thread\_buff\_cntl in tracker

... #46 change 101642 edit on 2003/05/19 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- made top level SQ signal changes/additions for SP simd0 and simd1
- added an alu thread arbiter, pairs of alu ctl flow seq, instr

fetch, instr que, and instr seq modules, and ais\_output for simdl

- thread buff cntl sub module removed from vtx thread buffer, and its logic moved up to the thread buff level (this still needs to be done for the pix thread buffer)
- only one status reg read mux and arb request shifter is needed in the thread buffer to support 4 arbiters (since the state mem can only be read by one arbiter per cycle), so the duplicates were removed

... #45 change 99315 edit on 2003/05/06 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

fixed typos that were causing cp\_e2polyscanlines\_simple to fail

... #44 change 98462 edit on 2003/05/01 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added bits and re-arranged the order of bits in the status register
- added VC support in thread buffers (vc request from status register, read muxes, connections to other modules, etc.)
- removed is\_subphase and made is\_phase 3 bits
- removed cfc\_phase
- expanded state\_read\_phase to 2 bits
- changed the strapping and phase relationships on the ctl flow seqs
- SQ\_SP\_fetch\_swizzle and SQ\_SP\_fetch\_resource outputs added
- disabled internal SQ trackers and changed to DEBUG\_PRINT ifdef in tb\_sqsp.v

... #43 change 96981 edit on 2003/04/22 by viviana@viviana\_crayola2\_syn (ktext)

Added TST\_awt\_enable to the interfaces with ss/sq\_pix\_thread\_buff.v and ss/sq\_vtx\_thread\_buff.v.  
Replaced the 16x155 and 48x155 memories with 16x170 and 48x170 respectively.  
Replaced the memory to be compiled in buildtb from the 155 to the 170.

```
//depot/r400/devel/parts_lib/src/gfx/sx/sx_parameter_caches.v
... #30 change 128657 edit on 2003/10/27 by donaldl@donaldl_xenos_linux_orl (ktext)

Added muxes to output of real-time parameter cache mems to select the
correct parameter based on bits [8:7] of the ptr selects.

... #29 change 128365 edit on 2003/10/24 by mearl@mearl_xenos_linux_orl (ktext)

Added 2 primitive interpolation in SQ and SPI. Fixed a bug in sx_parameter_cache. Fixed
synthesis
    bugs in SC.

... #28 change 126859 edit on 2003/10/15 by donaldl@donaldl_xenos_linux_orl (ktext)

Fixed error - need to delay SX_SQ_vtx_data3 an extra clock.

... #27 change 125820 edit on 2003/10/09 by bhankins@bhankins_xenos_linux_orl (ktext)

fix unconnected inputs

... #26 change 125660 edit on 2003/10/08 by rramsey@rramsey_xenos_linux_orl (ktext)

Fix compile warnings for sq (several missing ports)
Fix compile warning in sx_parameter_caches
Fix SQ_SP_fetch_simd_sel so it lines up with the data coming out of the GPRs

... #25 change 123795 edit on 2003/09/29 by donaldl@donaldl_xenos_linux_orl (ktext)

Allow sx parameter caches to accept 3 more pointers so it can
potentially process 2 primitives at once.

... #24 change 118988 edit on 2003/09/02 by bhankins@bhankins_crayola_linux_orl (ktext)

- Pull position export buffer out as a separate memory. Read-side access of pixel
buffer by the
    rb's no longer competes with pa read access of the position buffer.
- Increase size of pixel buffer memory to 128.
- Add hooks to control logic to use all 128 locations once the sq logic is ready.
  For now, only first 112 locations are used.
- Split memory test into two pieces with two test processors.
- Add hooks to use second memory test processor. For now, only one is used, and the
sx i/o is
    unchanged from previous checkins.
- Add new and remove obsolete memories.

... #23 change 118400 edit on 2003/08/27 by donaldl@donaldl_crayola_linux_orl (ktext)

Pipelined vtx_ptr_valid to qualify wrap control signals.
```



... #22 change 110328 edit on 2003/07/10 by donaldl@donaldl\_crayola\_linux\_orl (ktext)

Bug fix - delayed read address in real-time parameter caches & added missing clocks when instantiating sx\_rt\_param\_cache.

... #21 change 108642 edit on 2003/06/30 by donaldl@donaldl\_crayola\_linux\_orl (ktext)

Added rbiu controls for real-time updates to parameter cache mems (real-time mems)

... #20 change 106810 edit on 2003/06/18 by askende@askende\_r400\_linux\_marlboro (ktext)

checking in a fix to force q2\_param\_array0\_tmp signal to load on WRAP 1 when cylindrical wrap is enabled

... #19 change 104227 edit on 2003/06/05 by donaldl@donaldl\_crayola\_linux\_orl (ktext)

Created separate integers for each process using a for loop.

... #18 change 104223 edit on 2003/06/05 by bhankins@bhankins\_crayola\_linux\_orl (ktext)

fix STAR\_cmdscout bus. Partial hack until sx with new hierarchy is checked in

... #17 change 103932 edit on 2003/06/03 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

update for new pipe disable routing

```

//depot/r400/devel/parts_lib/src/gfx/sx/sx_export_control.v
... #43 change 105986 delete on 2003/06/13 by bhankins@bhankins_crayola_linux_orl
(ktext)

delete obsolete files

... #42 change 100113 edit on 2003/05/09 by bhankins@bhankins_crayola_linux_orl (ktext)

1. bug fix with quad_gen_cnt and quad_pair_base_offset.
2. replace pa_pos_req_buff (skid_buff_top) with ati_fifo to remove unnecessary
warnings.

... #41 change 100015 edit on 2003/05/08 by mmantor@mmantor_crayola_linux_orl (ktext)

<sq_ais_output - re-ordered kill_mask going to the sx so bits flow in order msb->lsg
sp2(v3-v0)sp0(v3-v0)) to match exp_mask
    - removed improper final update of kill mask with predication mask
    - enable export_mask for all exports
    SX_PA_interfaces.v - fixed checker for back to back transfers
    SX_RB_interfaces.v - hooked up to 7 bit sx_rb_index and rb_sx_index instead of
incorrect 8 bits
    sx.v - changed interfaces for sx_rb and rb_sx interfaces to become 7 bits instead
of 8 bits
    tb_sx.v - changed sx inputs to be 7 bits instead of 8 bits on the above index
interfaces
    tbmod_fake_sp.v - reordered the kill mask and enabled channel mask for exports
    sx_export_buffers.v - moved register after export mems and only load when memory
read, mimized client read muxes added input rotate muxes for export to memory
operations and individual write address for each memory and set up predication,
kill_mask, alpha kill,and channel mask in the determination of writing data into the
export buffers
    sx_export_control.v - removed dead clock on rb and pa data fetch interface and
client and made arbiter behave as round robin and removed unnecessary second input
register, added support for z render targets and multiple render targets and clean up
items
    ex_export_alloc_dealloc.v - enabled channel mask, kill mask, export_mask, and apha
test conditioning of valid bitsa doubled the free rate>

```

```
//depot/r400/devel/parts_lib/src/gfx/sq/misc/sq_export_alloc.v
... #42 change 130421 edit on 2003/11/06 by bbankins@bbankins_xenos_linux_orl (ktext)

- sq-sx thread id added to sq output and into and through the sx
  - updated sx-rb trackers to use sq-sx thread id
  - removed obsolete code from sx
  - fixed sx bug where an ea from one export to memory was resetting the valid bits
for the other export to memory

... #41 change 128601 edit on 2003/10/27 by mmantor@mmantor_xenos_linux_orl (ktext)

<Enable SQ use of 128 locations in export memmory instead of 112 locations. Also added
counters in sq arbiter to give priority to instruction pipe that has the fewest
instructions when both control flow machines are available. This changlist requires
both an emulator and hardware rtl code updates>

... #40 change 125550 edit on 2003/10/08 by rramsey@rramsey_xenos_linux_orl (ktext)

Increase sq_tp_maxcount from 6 to 7
Fix a problem with the simd mux for vtx_alloc_size in export_alloc
Fix a problem with pc_alloc_free_cnt in export_alloc (alloc and dealloc on same clk
was broken)
Make alu ctl_flow and instr trackers work with multiple simd's
Also change these trackers to use common code for pix/vtx by selecting the type with
a parameter

... #39 change 122683 edit on 2003/09/23 by mearl@mearl_crayola_linux_orl (ktext)

One primitieve per clock changes in the back of the SC and front of the SQ. Right now,
the ONE_PRIM_PER_CLOCK define in
    header.v and SC_SQ_interface.v are needed for this change. Will update this to
ONEPPC, since this already exists in
    header.v. Also, the sim.cfg file does not have an ifdef, so is hardcoded to one
prim per clock.

... #38 change 122402 edit on 2003/09/20 by mmang@mmang_crayola_linux_orl (ktext)

1. Added simd2 and simd3 to code.
2. Added simd2 to synthesized code.
3. In sq.blk and sq_rbbm_interface, added
    DB_READ_MEMORY, DB_WEN_MEMORY_2, and DB_WEN_MEMORY_3
to SQ_MISC_DEBUG register.
4. In header.v, turned on SIMD2_PRESENT.
5. In sc_packer.v, turned on SIMD2 but don't use it
with SIMD2_PRESENT_TEMP.
6. In sq_aluconst_mem.v, sq_aluconst_top.v, sq_cfc.v,
and sq_instruction_store.v, hooked up DB_WEN_MEMORY_2
and DB_WEN_MEMORY_3 to appropriate SIMD2/3 memories.
```

7. In `sq_export_alloc.v`, handle position/main export id and parameter cache thread base for `simd2/3`. Be able to handle one type down `simd0/1` and a different type down `simd2/3` on the same clock.
  8. In `sq_pix_ctl.v` and `sq_vtx_ctl.v`, multiple `simd_gpr_alloc` blocks return different acks, `gpr` bases, and `gpr` maxes.
  9. In `sq_exp_alloc_ctrl.v`, handle position/main export buffer management. Be able handle one type down `simd0/1` and a different type down `simd2/3` on the same clock.
  10. In `sq_pix_thread_buff.v` and `sq_vtx_pix_thread_buff.v`, added muxing and memories to handle status bits, `cfs` state, and `alu` state. `Simd2` mirrors `simd0`, while `simd3` mirrors `simd1`.
  11. In `sq_status_reg.v`, added `simd2/3` arb requests and status bit writing from `simd2/3`.
  12. In `tb_sqsp.v`, fixed some bugs related to `pspv_wr_en`, `pred_override`, `const_addr`, and `const_valid` hook ups.
  13. In `tbtrk_spsx.v`, `SIMD_PRESENT` conditional delaying and management of `thread_id` and `thread_type` for tracker.
  14. In `tbtrk_sq_pix_rs_input.v` and `tbtrk_sq_vtx_rs_input.v`, temporary klug to hook up `b0b1_predicate` instead of `predicate`.
  15. In `tbtrk_sq_sp_vec_gpr.v`, added `simd2/3` tracking of `gpr_int_wen` interface.
  16. In `sq_tex_instr_queue.v`, get `gpr_max` from appropriate `simd` data.<enter description here>
- ... #37 change 119294 edit on 2003/09/03 by `vromaker@vromaker_r400_linux_marlboro` (ktext)

- instantiation of `sq_export_blocker` at `sq` top level
- thread buffer timing fix related to status read/export count update

... #36 change 116380 edit on 2003/08/13 by `mmang@mmang_crayola_linux_orl` (ktext)

1. Added separate `gpr` allocation/deallocation management for multiple `simds` (`sq_gpr_alloc`, `sq_exit_sm`, `sq_pix_thread_buff`, `sq_status_reg`, `sq_vtx_thread_buff`, `sq_pix_ctl`, and `sq_vtx_ctl`)
2. Made `thread_arb` poll `cfs` `rtr` on a 4 clock interval in order to ensure the arbiters stayed in phase between `simds`.
3. Created new interface signal between `thread_arb` and `export_alloc` to lock `export_id` and parameter cache base for each `simd`. In

addition, created registers for these values  
for each simd in order to ensure they got  
allocated in order.

4. In `ais_output`, used `simd` to mask `pix_ctl` `gpr` writes to different simds.
5. In `tb_sqsp`, added `simd_id` and `gpr` write address to texture latency fifo to help trackers and read inject return files.
6. In `tex_instr_queue`, grab appropriate `gpr_max` based on `simd` id.

... #35 change 114305 edit on 2003/07/31 by `vromaker@vromaker_r400_linux_marlboro` (ktext)

cleaned up the path of `ism_state` down through the instruction pipelines and removed the `defparams` used in the multiple instantiations of several modules.

... #34 change 113286 edit on 2003/07/25 by `vromaker@vromaker_r400_linux_marlboro` (ktext)

- a few more fixes for `SQ_VC/TP` interfaces; the `sq` mini-regress now passes with the `VC` turned on

... #33 change 110640 edit on 2003/07/12 by `mmantor@mmantor_crayola_linux_orl` (ktext)

- <1. Enlarge export memories for performance fill rate (`emulator`, `sq`, `sx`, `rb`, `ferret` `gc`, `tb_sqsp`, `tb_sx`)
  2. Fix `Sx` diff engine (interpolators) for shift bug with added guard bit
  3. Fix `compile/src` code problem with `s-blocks` memories
  4. Added the `sx` to `tb_sqsp` by default, can still disable by macro
  5. Added mode to `tb_sqsp` and `tb_sx` to run interfaces at max rate
  6. Initialized state in `vc` to allow `cp` surface synchronizer micro code to invalidate `tc/vc`
    7. Added test signals to `sc.v`, `sc_b.v`, `sq`, `sp`, `spl`, `sx` and testbenches

THIS CHANGES REQUIRES THE RELEASE OF `SC`, `SC_B`, `SQ`, `SPI`, `SP`, `SX`, `RB`, `src/chip/chip_*.tree` files,  
`parts_lib/sim/test/gc/vcs_top.ini`, `gc/tb_sqsp/tb_sx` updates and the emulator together

>

... #32 change 107389 edit on 2003/06/22 by `mmang@mmang_crayola_linux_orl` (ktext)

1. made change `sp_vector.v` to grab `pred/kill` results a clock sooner since `Vic` a register delay to `sp_scalar_lut.bvrl`. May have to change back later.
2. Took away register delay in `sq_ais_output` to account for extra register needed for muxing and registering

- both simd engines for SQ\_SX\_sp signals.
3. In sq\_alu\_instr\_seq.v, backed out Laurent's previous fix for constant waterfalling and made different change where ism registers are loaded based on ais\_start instead of ais\_rtr. With waterfalling, the ais\_rtr does not happen early enough for ism registers to be available for AIS state machine.
  4. In sq\_export\_alloc.v, added connections for second simd engine to handle sx export allocation and deallocation.
  5. In sq.v, added muxing between simd0 and simd1 sq\_ais\_output for SQ\_SX signals.
  6. In sq\_exp\_alloc\_ctrl.v, added simd1 connections for sx export control logic.
  7. In sq\_pix\_thread\_buff.v and sq\_vtx\_thread\_buff.v, added
    - A) Simd1 logic for ALU memory write (register delayed simd1 information to avoid overlap with simd0)
    - B) Appropriate read mux for simd0/simd1 for control flow memory (based on status simd num).
    - C) Added simd1 status register write data connections.
  8. In sq\_status\_reg.v, added connections and muxing for second simd engine status bits write.
  9. Added a variety of connections for simd1 to tb\_sqsp.v.
  10. Added delay pipe for thread\_id and thread\_type for simd1 in order to correctly track sp to sx interface. (tbtrk\_spsx.v)
  11. Fixed bug in sx related to using correct export id during free done process of pixel to rb buffers (sx\_export\_control\_common.v)

... #31 change 101168 edit on 2003/05/15 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

fix a problem with my param cache allocate fix and fill the hole in our spsx tracker that let the problem slip through my regressions (pc write addr was not being checked)

... #30 change 101009 edit on 2003/05/14 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Changes for parameter cache deallocation. Need to multiply dealloc count by (vs\_export\_count +1) so the correct number of lines are freed.

... #29 change 100877 edit on 2003/05/14 by rramsey@rramsey\_crayola\_linux\_orl (ktext)

Fix 3 issues related to parameter cache allocation/deallocation

- 1) Move allocate subtract for pc\_free\_cnt so it happens when an allocating vtx thread wins arbitration instead of when the thread is sent to the CFS. This puts the arbitration/allocate path at four clks (from six) so we can correctly allocate every four clocks.

- 2) Deallocs were being dropped in `sq_ptr_buff` on back to back row transfers if the first of the pair was the last row (end of buffer) and the second of the pair had `dealloc`.
- 3) Deallocs need to be accumulated in `sq_ptr_buff` since multiple row transfers of a pixel vector can be marked with `dealloc` and the deallocs are put in the event fifo at `end_of_buffer`.

Clean up some duplicate code in `tb_sqsp` and set the default dump level back to 1 (instead of 3).

... #28 change 99043 edit on 2003/05/05 by `vromaker@vromaker_r400_linux_marlboro` (ktext)

- added VC ctl flow seq, instr fetch, instr que and instr seq, and top level IOs
- made some leda fixes
- added non time multiplexed gpr write address output to VC and TP (`gpr_dst_addr[6:0]`)

... #27 change 98462 edit on 2003/05/01 by `vromaker@vromaker_r400_linux_marlboro` (ktext)

- added bits and re-arranged the order of bits in the status register
- added VC support in thread buffers (vc request from status register, read muxes, connections to other modules, etc.)
- removed `is_subphase` and made `is_phase` 3 bits
- removed `cfc_phase`
- expanded `state_read_phase` to 2 bits
- changed the strapping and phase relationships on the ctl flow seqs
- `SQ_SP_fetch_swizzle` and `SQ_SP_fetch_resource` outputs added
- disabled internal SQ trackers and changed to `DEBUG_PRINT` ifdef in `tb_sqsp.v`

```
//depot/r400/devel/parts_lib/src/gfx/sx/sx_param_cache_ctl.v
... #15 change 123795 edit on 2003/09/29 by donaldl@donaldl_xenos_linux_orl (ktext)

Allow sx parameter caches to accept 3 more pointers so it can
potentially process 2 primitives at once.

... #14 change 104223 edit on 2003/06/05 by bbankins@bbankins_crayola_linux_orl (ktext)

fix STAR_cmdscout bus. Partial hack until sx with new hierarchy is checked in

... #13 change 103932 edit on 2003/06/03 by mmantor@mmantor_crayola_linux_orl (ktext)

    update for new pipe disable routing

... #12 change 102246 edit on 2003/05/23 by mearl@mearl_crayola_linux_orl (ktext)

Added mask bits to behavioral parameter cache memories
```



```
//depot/r400/devel/parts_lib/src/gfx/pa/pa.v
... #171 change 125786 edit on 2003/10/09 by mearl@mearl_xenos_linux_orl (ktext)

Fixed the unused port PA_SC_phase[0] when using ONEPPC

... #170 change 120968 edit on 2003/09/12 by bhankins@bhankins_crayola_linux_orl
(ktext)

Updates to simd_id for the sx inteface to use the id sent from the vgt.
    Also, add support for up to four simds.

... #169 change 117706 edit on 2003/08/22 by mmantor@mmantor_crayola_linux_orl (ktext)

<added new ports and/or expanded to two bits to vgt, sq, and pa for simd_id with
modifications to their test benches and added
    ifdefs with bad pipe signals to input of vgt, replaced SIMD1 macro with
SIMD1_PRESENT macro in the SC files>

... #168 change 115386 edit on 2003/08/07 by grayc@grayc_crayola2_linux_orl (ktext)

    partial change for pav and test
    update for mh block file change

... #167 change 111422 edit on 2003/07/16 by grayc@grayc_crayola2_linux_orl (ktext)

    delete KS tile ... add PAV and CP_R tile

... #166 change 104215 edit on 2003/06/05 by smoss@smoss_crayola_linux_orl (ktext)

    pa.v back to new broken state

... #165 change 104210 edit on 2003/06/05 by smoss@smoss_crayola_linux_orl (ktext)

    removed sp disable and simd references to get back to stability

... #164 change 104193 edit on 2003/06/05 by bhankins@FL_BHANKINS_P4 (ktext)

fix wiring error in bad pipe

... #163 change 104124 edit on 2003/06/04 by smoss@smoss_crayola_linux_orl (ktext)

    changed back to #161

... #162 change 104116 edit on 2003/06/04 by smoss@smoss_crayola_linux_orl (ktext)

    old version with pa_sc_phase fix

... #161 change 103971 edit on 2003/06/04 by bhankins@fl_bhankins_r400_win (ktext)
```

fixes to support bad pipe for 2 simds

... #160 change 103958 edit on 2003/06/04 by bhankins@fl\_bhankins\_r400\_win (ktext)

minor fix

... #159 change 103932 edit on 2003/06/03 by mmantor@mmantor\_crayola\_linux\_orl (ktext)

update for new pipe disable routing

... #158 change 103828 edit on 2003/06/03 by dclifton@dclifton\_r400 (ktext)

Fixed PA\_SC\_phase so it works with stub file generator.

... #157 change 103647 edit on 2003/06/02 by moev@moev2\_r400\_linux\_marlboro (ktext)

Made changes to the Virage patchbox to mimic the Virage order (as described in the Data Sheet).

... #156 change 103611 edit on 2003/06/02 by bhankins@fl\_bhankins\_r400\_win (ktext)

fix syntax error

... #155 change 103610 edit on 2003/06/02 by bhankins@fl\_bhankins\_r400\_win (ktext)

changes to accomodate bad pipes for 2 simd engines.

New I/O is commented out for now for compatibility.

... #154 change 103563 edit on 2003/06/02 by dclifton@dclifton\_r400 (ktext)

typo in STAR signals

... #153 change 103373 edit on 2003/05/30 by viviana@viviana\_crayola2\_syn (ktext)

Added another 12x104 memory for xyz for the ONEPPC ifdef to the pa and reconnected the patchin/patchout signals.

... #152 change 101771 edit on 2003/05/20 by dclifton@dclifton\_r400 (ktext)

Fixed some typos in STAR signal connections.  
Added readback for cl\_status.

... #151 change 101696 edit on 2003/05/19 by viviana@viviana\_crayola2\_syn (ktext)

Added an additional 10x96 memory to be used if ONEPPC is defined.

... #150 change 101367 edit on 2003/05/16 by dclifton@dclifton\_r400 (ktext)

Added one-prim-per-clock mode for setup engine. Define ONEPPC to get compiler to build for this mode.

... #149 change 99129 edit on 2003/05/05 by viviana@viviana\_crayola2\_syn (ktext)

Rebuilt the memories using Virage/3300 compiler and 444 Mhz. Added pa\_rf\_awt\_gate.v instantiated at the pa.v level and used for test purposes.

//depot/r400/devel/parts\_lib/src/gfx/pa/pa\_ag.v

... #43 change 102947 edit on 2003/05/28 by viviana@viviana\_crayola2\_syn (ktext)

Corrected the STAR\_rf\_testbus[7] wired to 64x128cm2 memory instead of  
STAR\_rf\_testbus[6].

//depot/r400/devel/parts\_lib/src/gfx/pa/pa\_sxifccg.v

... #40 change 120968 edit on 2003/09/12 by bhankins@bhankins\_crayola\_linux\_orl (ktext)

Updates to simd\_id for the sx interface to use the id sent from the vgt.

Also, add support for up to four simds.

... #39 change 103602 edit on 2003/06/02 by bhankins@fl\_bhankins\_r400\_win (ktext)

changes to accomodate 2 simd bad pipe signals

Change 131801 on 2003/11/13 by jayw@jayw\_r400\_linux\_marlboro

Fixes for shader pixel kills and alpha-test pixel kills.

Change 130157 on 2003/11/04 by jayw@jayw\_r400\_linux\_marlboro

Increased 2 FIFOs from R400 size to C1 Xenos size. Fixes SC lprim/clk.

Change 129632 on 2003/10/31 by jayw@jayw\_r400\_linux\_marlboro

Memory export support in RB & DB.

Change 128238 on 2003/10/23 by jayw@jayw\_r400\_linux\_marlboro

spacing reverted.

Change 128177 on 2003/10/23 by jayw@jayw\_r400\_linux\_marlboro

Fixes for memory exports.

Change 127401 on 2003/10/20 by jayw@jayw\_r400\_linux\_marlboro

Initial memory export support.

Change 127068 on 2003/10/16 by jayw@jayw\_r400\_linux\_marlboro

some memory export fixes and quad interface ifdef'ed out.

Change 120857 on 2003/09/11 by jayw@jayw\_r400\_linux\_marlboro

MRT changes `ifdefed, plus a blender and depth MS change update and RC for 2pipe

Change 119672 on 2003/09/05 by jayw@jayw\_r400\_linux\_marlboro

Weekly release. need to pull into rb\_branch other top level stuff next.

Change 119123 on 2003/09/02 by jayw@jayw\_r400\_linux\_marlboro

Latest depth changes.

Change 118107 on 2003/08/25 by jayw@jayw\_r400\_linux\_marlboro

Some surface sync logic added, untested. Some code clean up in szmask processing in RBT. Fix for HiZ.

Change 117605 on 2003/08/21 by jayw@jayw\_r400\_linux\_marlboro

Depth fixes and unknown color (MS?) fixes.

Change 117514 on 2003/08/21 by omesh@omesh\_r400\_linux\_marlboro\_tott

Added the tracker for chip level RB read/write tests.

Change 117464 on 2003/08/21 by jayw@jayw\_r400\_linux\_marlboro

Latest RB & DB code.

Change 117275 on 2003/08/20 by jayw@jayw\_r400\_linux\_marlboro

removing RB/depth files, all unused, been moved to db/depth. fixed system\_dp.vcpp to  
remove db\_depth\_slope\_to\_pixel.v

Change 117110 on 2003/08/19 by jayw@jayw\_r400\_linux\_marlboro

Latest RB & DB code. Tested against RELEASE\_116888

Change 116043 on 2003/08/12 by paulv@paulv\_r400\_release

Update TOTT with rb\_branch.

Change 115662 on 2003/08/08 by paulv@paulv\_r400\_release

Release rb\_branch to TOTT.

Change 114597 on 2003/08/01 by paulv@paulv\_r400\_release

RB update to TOTT.

Change 114265 on 2003/07/31 by paulv@paulv\_r400\_release

Release of RB/DB code to TOTT.

Change 113873 on 2003/07/29 by paulv@paulv\_r400\_release

RB and MH updates to TOTT.

Change 113533 on 2003/07/28 by paulv@paulv\_r400\_release

Releasing small amount of RB fixes.

Change 113385 on 2003/07/26 by gregs@gregs\_r400\_linux\_marlboro

<removed iTEST\_EN ports>

Change 113216 on 2003/07/25 by paulv@paulv\_r400\_linux\_marlboro

Fixed a typo.

Change 113215 on 2003/07/25 by paulv@paulv\_r400\_linux\_marlboro

Ugh! More timing fixes.

Change 113146 on 2003/07/25 by wlawless@wlawless\_r400\_linux\_marlboro

paralleled up the addresses into the CAM's for timing... I think this will help because the buffering was a killer

Change 113017 on 2003/07/24 by paulv@paulv\_r400\_linux\_marlboro

Fixed my horrid timing "fixes" from yesterday.

Change 112833 on 2003/07/23 by paulv@paulv\_r400\_linux\_marlboro

Commented out all dummy memory models and the tile block is now using the macro verilog models. Also, added logic between the tile cache and quad cache to invalidate a quad cache cacheline when a tile cache cacheline gets flushed out to make room for new data.

Change 112745 on 2003/07/23 by wlawless@wlawless\_r400\_linux\_marlboro

fixed pitch0 to use flopped version when more quads and some timing in frag op

Change 112660 on 2003/07/23 by paulv@paulv\_r400\_linux\_marlboro

Timing fix.

Change 112610 on 2003/07/23 by paulv@paulv\_r400\_linux\_marlboro

Few minor signal reassignments to be more consistent with rest of tile.

Change 112425 on 2003/07/22 by wlawless@wlawless\_r400\_linux\_marlboro

gated if\_dec2 with num\_equal instead of stop\_pipe... didn't need all those conditions

Change 112347 on 2003/07/22 by wlawless@wlawless\_r400\_linux\_marlboro

moved linear128 per ping pong for timing

Change 112341 on 2003/07/22 by paulv@paulv\_r400\_linux\_marlboro

Shrunk total delay by 600ps (from 6000ps to 5400ps total).

Change 112331 on 2003/07/22 by paulv@paulv\_r400\_linux\_marlboro



Fixed tile\_fifo\_probe\_read when surface not enabled.

Change 112312 on 2003/07/22 by jayw@jayw\_r400\_linux\_marlboro

Hooking up register read logic. removed dummy memory from rb\_rbt\_fragment\_fifo.v

Change 112182 on 2003/07/21 by wlawless@wlawless\_r400\_linux\_marlboro

broke up the read muxes for cam outputs for timing

Change 112163 on 2003/07/21 by paulv@paulv\_r400\_linux\_marlboro

Fixed clk domains for a few signals.

Change 112130 on 2003/07/21 by jayw@jayw\_r400\_linux\_marlboro

removed dummy memory.

Change 112109 on 2003/07/21 by jayw@jayw\_r400\_linux\_marlboro

switching to using real rams, some LEDA fixes

Change 112097 on 2003/07/21 by jayw@jayw\_r400\_linux\_marlboro

removed duplicate declaration.

Change 112094 on 2003/07/21 by jayw@jayw\_r400\_linux\_marlboro

Fix for mc disable signals, needed to be registered.

Change 111880 on 2003/07/18 by paulv@paulv\_r400\_linux\_marlboro

Various HiZ related fixes, including the updating of smask and zrange when specific enable bits (e.g., stencil\_enable, etc.) are set.

Change 111776 on 2003/07/17 by jayw@jayw\_r400\_linux\_marlboro

Fixing use of non-registered inputs from DB.

Change 111699 on 2003/07/17 by wlawless@wlawless\_r400\_linux\_marlboro

inc\_amount went neg need to be sign extended

Change 111682 on 2003/07/17 by jgibney@jgibney\_r400\_linux\_marlboro

Fix for multiple render targets bug. Connected registered version of blend\_rd\_color\_sel to buffer\_sol0 into urb\_c\_cache\_state, to align properly with

pixel\_res.

Change 111626 on 2003/07/17 by wlawless@wlawless\_r400\_linux\_marlboro

broke up the big always block

Change 111480 on 2003/07/16 by wlawless@wlawless\_r400\_linux\_marlboro

needed to set max probe so it doesn't wrap...

Change 111403 on 2003/07/16 by paulv@paulv\_r400\_linux\_marlboro

Needed to use the flopped read data when determining the \*queue\_vector vector.

Change 111366 on 2003/07/16 by wlawless@wlawless\_r400\_linux\_marlboro

Fixed 128x128 blend 2 samp

Change 111211 on 2003/07/15 by paulv@paulv\_r400\_linux\_marlboro

Forgot to wire up RB\_DB\_mem\_sync\_start from the RBM to here. Fixed.

Change 110982 on 2003/07/14 by jayw@jayw\_r400\_linux\_marlboro

fix attempt for RB performance. (fill test)

Change 110959 on 2003/07/14 by wlawless@wlawless\_r400\_linux\_marlboro

A timing fix broke the randoms so fixed it, hope the timing is still good..

Change 110957 on 2003/07/14 by hmonsef@hmonsef

Replace 8x113 with 8x117 and 12x111 with 12x117. Requested by Paul V.

Change 110903 on 2003/07/14 by paulv@paulv\_r400\_linux\_marlboro

Removed some commented out code.

Change 110902 on 2003/07/14 by paulv@paulv\_r400\_linux\_marlboro

Increased both the DB\_RB\_quaddata\_mask and the hiz\_qc\_quaddata\_mask to 8 bits. There are now 2 bits/quad, with the bits denoting when to update zrange and smask.

Change 110601 on 2003/07/11 by jayw@jayw\_r400\_linux\_marlboro

LEDA and some changes/fixes for 7->8 bits SX index.

Change 110519 on 2003/07/11 by paulv@paulv\_r400\_linux\_marlboro

Moved logic around in the RBM to fix (hopefully) timing.

Change 110414 on 2003/07/11 by jayw@jayw\_r400\_linux\_marlboro

Fix clean signals.

Change 110340 on 2003/07/10 by paulv@paulv\_r400\_linux\_marlboro

Fixed typo.

Change 110338 on 2003/07/10 by paulv@paulv\_r400\_linux\_marlboro

Timing fixes.

Change 110107 on 2003/07/09 by paulv@paulv\_r400\_linux\_marlboro

Leda fixes.

Change 110052 on 2003/07/09 by paulv@paulv\_r400\_linux\_marlboro

Timing fix.

Change 109998 on 2003/07/09 by wlawless@wlawless\_r400\_linux\_marlboro

Reorganized how to manage probe more than one tile to avoid locking up the ops.... hard to explain

Change 109744 on 2003/07/08 by paulv@paulv\_r400\_linux\_marlboro

Hardwired the rb\_rc\_sync\_clean\* signals to 1 for Orlando (until color and depth implement their surface sync logic).

Change 109151 on 2003/07/03 by paulv@paulv\_r400\_linux\_marlboro

Timing fixes.

Change 109091 on 2003/07/03 by paulv@paulv\_r400\_linux\_marlboro

Yet more timing fixes.

Change 108994 on 2003/07/02 by jayw@jayw\_r400\_linux\_marlboro

couple of missing sx index size fixes and move rb\_include.

Change 108960 on 2003/07/02 by paulv@paulv\_r400\_linux\_marlboro

Timing fixes for RBM and RBT. With both subblocks, I removed the cam\_lookup modules

and just moved the logic into their respective blocks.

Change 108880 on 2003/07/02 by paulv@paulv\_r400\_linux\_marlboro

Timing fixes.

Change 108869 on 2003/07/02 by jayw@jayw\_r400\_linux\_marlboro

Moving file to common directory from gfx/rb, no other change.

Change 108786 on 2003/07/01 by paulv@paulv\_r400\_linux\_marlboro

Fixed the probe logic so tiles with no surfaces enabled get probed with out a cycle delay between them (necessary due to the 2-cycle address calculation, which is needed to determine cam hits/misses). This problem was causing a non-surface-enabled test to hang.

Change 108751 on 2003/07/01 by paulv@paulv\_r400\_linux\_marlboro

More minor timing fixes.

Change 108750 on 2003/07/01 by wlawless@wlawless\_r400\_linux\_marlboro

fixed a pesky little bug

Change 108593 on 2003/06/30 by jayw@jayw\_r400\_linux\_marlboro

Adding 16 bit pixel mask through DB. NOTE: db\_stdfrsdks2p8x136cmlsw0 is now db\_stdfrsdks2p8x152cmlsw0

Change 108552 on 2003/06/30 by paulv@paulv\_r400\_linux\_marlboro

Some minor timing fixes.

Change 108521 on 2003/06/30 by wlawless@wlawless\_r400\_linux\_marlboro

Gated mask\_q with load\_src\_addr

Change 108507 on 2003/06/30 by paulv@paulv\_r400\_linux\_marlboro

Fixed LEDA error.

Change 108417 on 2003/06/27 by paulv@paulv\_r400\_linux\_marlboro

Converted rb\_rba\_alpha\_blend\_cntl.v to rb\_rba\_alpha\_blend\_cntl\_alpha and \_color versions. This was done to reduce area (instantiating rb\_rba\_alpha\_blend\_cntl.v for 8 channels wasted gates) and to fix some minor timing problems.

Change 108392 on 2003/06/27 by paulv@paulv\_r400\_linux\_marlboro

Timing fixes and logic fix (smask decode of GEQUAL and NOTEQUAL was backwards).

Change 108354 on 2003/06/27 by moev@moev2\_r400\_linux\_marlboro

Added module for needed for Virage AWT mode

Change 108304 on 2003/06/27 by moev@moev2\_r400\_linux\_marlboro

Made changes to fix Virage test signals, added awt\_gate.

Change 108303 on 2003/06/27 by moev@moev2\_r400\_linux\_marlboro

recreated control file to correct invalid number of fuses in the fusebox.

Change 108263 on 2003/06/27 by paulv@paulv\_r400\_linux\_marlboro

Forgot to assign the fog and const color flopped values to their respective outputs.  
Fixed.

Change 108253 on 2003/06/27 by wlawless@wlawless\_r400\_linux\_marlboro

stuff

Change 108196 on 2003/06/26 by paulv@paulv\_r400\_linux\_marlboro

More agp request fixes and fixed the addresses after determining if a request is using  
the external queue.

Change 108195 on 2003/06/26 by paulv@paulv\_r400\_linux\_marlboro

Timing fixes.

Change 108184 on 2003/06/26 by paulv@paulv\_r400\_linux\_marlboro

Timing fixes.

Change 108169 on 2003/06/26 by wlawless@wlawless\_r400\_linux\_marlboro

fixed a cache coherence bug in ms

Change 108077 on 2003/06/26 by wlawless@wlawless\_r400\_linux\_marlboro

Added toggle\_q to dec2

Change 108073 on 2003/06/26 by jayw@jayw\_r400\_linux\_marlboro

Preparing for making SX index 8 bits instead of 7 bits.

Change 108065 on 2003/06/26 by wlawless@wlawless\_r400\_linux\_marlboro

Got the first blend multisample to work,,, changed a few things

Change 108059 on 2003/06/26 by jayw@jayw\_r400\_linux\_marlboro

Preparing for Extending SX index from 7 to 8 bits.

Change 108050 on 2003/06/26 by paulv@paulv\_r400\_linux\_marlboro

Fixes for external queue logic.

Change 108049 on 2003/06/26 by paulv@paulv\_r400\_linux\_marlboro

Fixes for quad cache stall logic.

Change 108020 on 2003/06/26 by paulv@paulv\_r400\_linux\_marlboro

LEDA fix.

Change 107898 on 2003/06/25 by paulv@paulv\_r400\_linux\_marlboro

Timing fixes and fixed a typo in the quad cache.

Change 107879 on 2003/06/25 by paulv@paulv\_r400\_linux\_marlboro

Put the probe\_address mux back in (it must have been deleted by accident when I was doing a timing fix).

Change 107788 on 2003/06/25 by jayw@jayw\_r400\_linux\_marlboro

updated to yesterday

Change 107743 on 2003/06/24 by paulv@paulv\_r400\_linux\_marlboro

Fixed some skid values of some fifos (and in turn had to resize some RBM fifos).

Change 107606 on 2003/06/24 by paulv@paulv\_r400\_linux\_marlboro

Fixed some LEDA warnings.

Change 107603 on 2003/06/24 by wlawless@wlawless\_r400\_linux\_marlboro

move dest\_inflight\_q to be free flowing flop... wasn't getting updated

Change 107545 on 2003/06/23 by paulv@paulv\_r400\_linux\_marlboro

Timing fixes and LEDA fixes. Also removed a file (moved rb\_rba\_alpha\_blend\_preswap logic into rb\_rba\_blend\_bypass).

Change 107488 on 2003/06/23 by wlawless@wlawless\_r400\_linux\_marlboro

sig missing from sensitivity list

Change 107439 on 2003/06/23 by paulv@paulv\_r400\_linux\_marlboro

Connected MC\_RB\_read\_source (need for external queue data read returns and, in the future, TC hw-resolve data) and RB\_MH\_queuecount (which tells the MH that the RB has received external queue data). NOTE: at this time, RB\_MH\_queuecount means the RB has received any external queue data, even though clients who made read requests to the external queue already allocate space for the data (therefore, they have no queues). There may be a MH fix forthcoming to negate the use of this signal except for TC hw resolve data to RBC.

Change 107430 on 2003/06/23 by wlawless@wlawless\_r400\_linux\_marlboro

The toggle into ATI-FIFO\_CAM was changed for pipelining the data in... Anyway the toggle inside for testing pixels 01 or 23 need to be changed also.... oooppps

Change 107424 on 2003/06/23 by jayw@jayw\_r400\_linux\_marlboro

pre move

Change 107173 on 2003/06/20 by wlawless@wlawless\_r400\_linux\_marlboro

Some timing fixes, and added rb\_id frops

Change 107014 on 2003/06/19 by hmonsef@hmonsef

Replaced by 12x111

Change 106784 on 2003/06/18 by paulv@paulv\_r400\_linux\_marlboro

Reverted most of the timing fixes from yesterday since Mark S. told me that the problem most likely was a tool problem with optimize\_registers.

Change 106744 on 2003/06/18 by wlawless@wlawless\_r400\_linux\_marlboro

removed some levels of delay in the ping pong for rtr\_local...

Change 106688 on 2003/06/18 by wlawless@wlawless\_r400\_linux\_marlboro

Flopped the output of the Color Cache RAM's to ati\_fifo\_cam...

This is through the endian logic

Change 106627 on 2003/06/17 by paulv@paulv\_r400\_linux\_marlboro

Timing fixes.

Change 106308 on 2003/06/16 by wlawless@wlawless\_r400\_linux\_marlboro

Added rb\_regs.v to rb\_c\_cache.v for Mark S... include.v didn't work ???

Change 106298 on 2003/06/16 by paulv@paulv\_r400\_linux\_marlboro

Just a minor code optimization.

Change 106287 on 2003/06/16 by paulv@paulv\_r400\_linux\_marlboro

Removed the GL\_ redefines in rb\_include.v (since the emulator has been released with the new names).

Change 106283 on 2003/06/16 by wlawless@wlawless\_r400\_linux\_marlboro

Nothing... removed [0] from a single wire... oops

Change 106126 on 2003/06/13 by paulv@paulv\_r400\_linux\_marlboro

Fix for the generation of external queue (MH) addresses.

Change 106018 on 2003/06/13 by paulv@paulv\_r400\_linux\_marlboro

Fixes for AGP requests.

Change 106016 on 2003/06/13 by wlawless@wlawless\_r400\_linux\_marlboro

timing

Change 106015 on 2003/06/13 by paulv@paulv\_r400\_linux\_marlboro

Renamed all false rts signals to snd signals (e.g., DB\_RB\_quaddata\_rts -> DB\_RB\_quaddata\_snd) in order to maintain consistency and avoid confusion. Also fixed a problem writing the db quaddata fifo in the quad cache.

Change 105890 on 2003/06/12 by paulv@paulv\_r400\_linux\_marlboro

Timing fixes and some functional fixes in the quad\_cache (specifically, both the HiZ data and DB quaddata fifos are memory macro fifos and one must be careful about when data is actually available at the top).

Change 105831 on 2003/06/12 by wlawless@wlawless\_r400\_linux\_marlboro



moved expand state from going into the state decode... timing

Change 105780 on 2003/06/12 by wlawless@wlawless\_r400\_linux\_marlboro  
used doing\_frag\_zero for the mux control in probe\_mask

Change 105652 on 2003/06/11 by wlawless@wlawless\_r400\_linux\_marlboro  
flooped inputs to frag probe state machine

Change 105642 on 2003/06/11 by hmonsef@hmonsef  
Previous Rev the code was instatiated twice by Virage.

Change 105629 on 2003/06/11 by jayw@jayw\_r400\_linux\_marlboro  
removed extra name declaration.

Change 105587 on 2003/06/11 by wlawless@wlawless\_r400\_linux\_marlboro  
timing

Change 105519 on 2003/06/11 by paulv@paulv\_r400\_linux\_marlboro  
Forgot to add the new signal MC\_RB\_rank\_ba3\_location to port list (its declared,  
though). Fixed.

Change 105399 on 2003/06/10 by wlawless@wlawless\_r400\_linux\_marlboro  
fixed linear 32\_32\_32\_32 test... made load\_new\_pipe

Change 105352 on 2003/06/10 by wlawless@wlawless\_r400\_linux\_marlboro  
slight change in read cam valids for timing

Change 105049 on 2003/06/09 by paulv@paulv\_r400\_linux\_marlboro  
Forgot to declare q\_mc\_rb\_rank\_ba3\_location.

Change 105043 on 2003/06/09 by paulv@paulv\_r400\_linux\_marlboro  
Fixed a few typos.

Change 105016 on 2003/06/09 by paulv@paulv\_r400\_linux\_marlboro  
Removed some unused tst\_signals from the top-level db and added TM1 and TM2 signals to  
both RB and DB top-level.

Change 105004 on 2003/06/09 by wlawless@wlawless\_r400\_linux\_marlboro

mistake in the 'define size for the linear mul stuff added

Change 105003 on 2003/06/09 by paulv@paulv\_r400\_linux\_marlboro

Fixed the TST\_bist\_reuse\_seed signal name (reuse was being spelled as resue).

Change 104976 on 2003/06/09 by paulv@paulv\_r400\_linux\_marlboro

Fixed some top-level I/O size mismatches, renamed the MC\_RB\_queuecount signals and added MC\_RB\_rank\_ba3\_location.

Change 104757 on 2003/06/06 by paulv@paulv\_r400\_linux\_marlboro

Timing fixes.

Change 104667 on 2003/06/06 by paulv@paulv\_r400\_linux\_marlboro

Fixed an oversized memory (to remove Synopsys Lint warnings) and did another LEDA cleanup.

Change 104618 on 2003/06/06 by wlawless@wlawless\_r400\_linux\_marlboro

made mux\_ctl the state flops for timing...

Change 104597 on 2003/06/06 by wlawless@wlawless\_r400\_linux\_marlboro

Removed ports on scan and bist... per Mark S.

Change 104585 on 2003/06/06 by hmonsef@hmonsef

16x228 was replaced by 16x225

Change 104580 on 2003/06/06 by wlawless@wlawless\_r400\_linux\_marlboro

changed how the linear offset was done because of timing

Change 104578 on 2003/06/06 by hmonsef@hmonsef

Replaces 16x225

Change 104577 on 2003/06/06 by hmonsef@hmonsef

Replaces 16x228

Change 104358 on 2003/06/05 by paulv@paulv\_r400\_linux\_marlboro

Timing fixes.

Change 104357 on 2003/06/05 by wlawless@wlawless\_r400\_linux\_marlboro

timing

Change 104277 on 2003/06/05 by wlawless@wlawless\_r400\_linux\_marlboro

timing

Change 104262 on 2003/06/05 by wlawless@wlawless\_r400\_linux\_marlboro

timing

Change 104197 on 2003/06/05 by wlawless@wlawless\_r400\_linux\_marlboro

changed the clear if\_notzero\_q to something much easier

Change 104077 on 2003/06/04 by wlawless@wlawless\_r400\_linux\_marlboro

timing in read\_dest\_miss

Change 104053 on 2003/06/04 by paulv@paulv\_r400\_linux\_marlboro

Temporarily created new defines in rb\_include.v for all GL\_\*  
blendcontrol cases until they are added to  
cmn\_lib/include/rb\_reg.v (all the GL\_\* defines needed to be  
renamed due to a conflict with FireGL).

Change 104035 on 2003/06/04 by wlawless@wlawless\_r400\_linux\_marlboro

changed the inflight count logic, should get some better timing

Change 104012 on 2003/06/04 by paulv@paulv\_r400\_linux\_marlboro

Another fix to the skid of the color write request fifo.

Change 104011 on 2003/06/04 by wlawless@wlawless\_r400\_linux\_marlboro

added reg on data out to rbm

Change 103987 on 2003/06/04 by paulv@paulv\_r400\_linux\_marlboro

Resized color read request fifo and fixed both the color r/w skids.

Change 103872 on 2003/06/03 by wlawless@wlawless\_r400\_linux\_marlboro

timing

Change 103835 on 2003/06/03 by paulv@paulv\_r400\_linux\_marlboro

Replaced all parameters for memory macro fifos with defines.

Change 103784 on 2003/06/03 by paulv@paulv\_r400\_linux\_marlboro

Fixed skid and depth of RBC color read and write fifos due to timing fix in color.

Change 103763 on 2003/06/03 by wlawless@wlawless\_r400\_linux\_marlboro

timing

Change 103736 on 2003/06/02 by paulv@paulv\_r400\_linux\_marlboro

Real fix for determining the state\_wr\_addr and removed an unused clock in rb\_rbt\_hiz\_quad\_checker.v.

Change 103717 on 2003/06/02 by paulv@paulv\_r400\_linux\_marlboro

Timing fixes, lint fixes and finished resizing the 8x111 memory in the quad cache to 12x111.

Change 103704 on 2003/06/02 by hmonsef@hmonsef

8x111 replaced by 12x111

Change 103702 on 2003/06/02 by hmonsef@hmonsef

Replaces 8x111

Change 103701 on 2003/06/02 by hmonsef@hmonsef

Replaces 8x111

Change 103687 on 2003/06/02 by wlawless@wlawless\_r400\_linux\_marlboro

move state look up for timing

Change 103659 on 2003/06/02 by paulv@paulv\_r400\_linux\_marlboro

Resized the 11x111 ram inside the quad cache as 12x111 (depth has to be an even number), fixed the register decode in rb\_tile\_fifo for the cmask\_enable. Also removed some unnecessary I/O at the top of RB and connected some DB\_RB\_mem signals.

Change 103646 on 2003/06/02 by wlawless@wlawless\_r400\_linux\_marlboro

tied some scan and bist this because they where not connected and causes lint errors, as per Mark S. request

Change 103625 on 2003/06/02 by wlawless@wlawless\_r400\_linux\_marlboro

timing, added 1 more to ati\_fifo\_cam skid

Change 103607 on 2003/06/02 by paulv@paulv\_r400\_linux\_marlboro

I accidentally removed a signal that shouldn't have been removed (a test I ran still passed, though). Strange. Anyway, all is better.

Change 103579 on 2003/06/02 by paulv@paulv\_r400\_linux\_marlboro

Some lint (synthesis and simulation) fixes, resized the HiZ data fifo in the quad cache from 8 to 11 deep and fixed a bug with the reading of the DB data fifo in the quad cache.

Change 103364 on 2003/05/30 by johnchen@johnchen\_r400\_linux\_marlboro

slope\_to\_pixel normalize 24bits float fix

Change 103336 on 2003/05/30 by paulv@paulv\_r400\_linux\_marlboro

Timing fixes.

Change 102943 on 2003/05/28 by wlawless@wlawless\_r400\_linux\_marlboro

timing

Change 102860 on 2003/05/28 by paulv@paulv\_r400\_linux\_marlboro

Timing fixes.

Change 102732 on 2003/05/27 by wlawless@wlawless\_r400\_linux\_marlboro

Timing fix, removed cam\_read\_hit from the allocate\_case

Change 102723 on 2003/05/27 by ygiang@ygiang\_r400\_linux\_marlboro

added:ppvella's block perf counters

Change 102423 on 2003/05/23 by paulv@paulv\_r400\_linux\_marlboro

Removed the db\_data\_fifo counter and just used the full signal from the fifo logic.

Change 102389 on 2003/05/23 by paulv@paulv\_r400\_linux\_marlboro

Requalified z\_surface\_enable signal to only include smask and zrange enable (since it is only used by the quad\_cache and the HiZ blocks, which don't deal with zmask).

Change 102370 on 2003/05/23 by wlawless@wlawless\_r400\_linux\_marlboro

Added the ATI fifo's to sx index interface... and some timing fixes

Change 102341 on 2003/05/23 by paulv@paulv\_r400\_linux\_marlboro

Many fixes, including increasing the fifo depth of DB->RBM writes, STAR memory fixes and some logic issues.

Change 102301 on 2003/05/23 by hmonsef@hmonsef

2 RAMs moved from RB To DB due to DB break up from RB

Change 102300 on 2003/05/23 by hmonsef@hmonsef

Due to DB break up

Change 102298 on 2003/05/23 by hmonsef@hmonsef

New RAM due to DB break up

Change 102297 on 2003/05/23 by hmonsef@hmonsef

Moved to DB

Change 102296 on 2003/05/23 by hmonsef@hmonsef

Moved to DB

Change 102295 on 2003/05/23 by hmonsef@hmonsef

Moved to DB

Change 102294 on 2003/05/23 by hmonsef@hmonsef

Moved to DB

Change 102188 on 2003/05/22 by paulv@paulv\_r400\_linux\_marlboro

Fixes for the DB-RB interfaces (only to/from RBT and RBM).

Change 102187 on 2003/05/22 by paulv@paulv\_r400\_linux\_marlboro

Fixes for the DB-RB interfaces (only to/from RBT and RBM).

Change 102093 on 2003/05/22 by wlawless@wlawless\_r400\_linux\_marlboro  
added this pingpong fifo to color cam for timing

Change 102092 on 2003/05/22 by wlawless@wlawless\_r400\_linux\_marlboro  
Added a pingpong fifo in the probe path for timing

Change 101978 on 2003/05/21 by wlawless@wlawless\_r400\_linux\_marlboro

TIMING FIXES

Change 101929 on 2003/05/21 by paulv@paulv\_r400\_linux\_marlboro  
Timing experiment/fix.

Change 101756 on 2003/05/20 by paulv@paulv\_r400\_linux\_marlboro  
Added more performance counter signals.

Change 101733 on 2003/05/20 by hmonsef@hmonsef  
LOG2\_NUM\_PIPES was defined as a register and a wire. Needs to be a register.

Change 101211 on 2003/05/15 by paulv@paulv\_r400\_linux\_marlboro  
Memory export fix.

Change 101200 on 2003/05/15 by wlawless@wlawless\_r400\_linux\_marlboro  
timing fixes

Change 101195 on 2003/05/15 by paulv@paulv\_r400\_linux\_marlboro  
Added some performance counter signals.

Change 101139 on 2003/05/15 by paulv@paulv\_r400\_linux\_marlboro  
Memory Export fixes (not done yet, though...).

Change 100983 on 2003/05/14 by wlawless@wlawless\_r400\_linux\_marlboro  
Yet another small fix for 2 sample, now all basic pass.....

Change 100952 on 2003/05/14 by jayw@jayw\_r400\_linux\_marlboro

Fixes for 2-sample

Change 100791 on 2003/05/13 by jayw@jayw\_r400\_linux\_marlboro

Flip128L now does full swap. for memory exports.

Change 100754 on 2003/05/13 by wlawless@wlawless\_r400\_linux\_marlboro

LEDA fixes only

Change 100705 on 2003/05/13 by jayw@jayw\_r400\_linux\_marlboro

updated for DB split

Change 100694 on 2003/05/13 by wlawless@wlawless\_r400\_linux\_marlboro

Added all the 2 sample stuff.....

Change 100677 on 2003/05/13 by paulv@paulv\_r400\_linux\_marlboro

HiZ/HiS fixes and a fix for back-to-back quad cache uninitialized tiles.

Change 100518 on 2003/05/12 by paulv@paulv\_r400\_linux\_marlboro

Added signal to denote that the HiZ quad checker will not update the quad cache (for example, when only z enabled and z write enabled is false).

Change 100508 on 2003/05/12 by wlawless@wlawless\_r400\_linux\_marlboro

got 2 test passing....

Change 100417 on 2003/05/12 by paulv@paulv\_r400\_linux\_marlboro

Some name changes and HiZ/HiS fixes.

Change 100416 on 2003/05/12 by paulv@paulv\_r400\_linux\_marlboro

LEDA fixes.

Change 100221 on 2003/05/09 by wlawless@wlawless\_r400\_linux\_marlboro

Added some counter so that op would not get ahead of probes inc and dec on tiles

Change 100093 on 2003/05/08 by jayw@jayw\_r400\_linux\_marlboro

removed unused depth files and one color file. removed from system\_db.vcpp too.



Change 99967 on 2003/05/08 by jayw@jayw\_r400\_linux\_marlboro

Added clock enable pin from rb to db.

Change 99893 on 2003/05/08 by wlawless@wlawless\_r400\_linux\_marlboro

Block probes back to the same tile if there is more then 2 tiles... things were getting plugged up,

Change 99808 on 2003/05/07 by paulv@paulv\_r400\_linux\_marlboro

Fixed toplevel \*rfsms\_stp instantiations.

Change 99733 on 2003/05/07 by hmonsef@hmonsef

Dpeth removed from Rb

Change 99729 on 2003/05/07 by hmonsef@hmonsef

New version is checked in from a different directory

Change 99722 on 2003/05/07 by hmonsef@hmonsef

removed<enter description here>

Change 99721 on 2003/05/07 by hmonsef@hmonsef

removed <enter description here>

Change 99719 on 2003/05/07 by hmonsef@hmonsef

removed <enter description here>

Change 99718 on 2003/05/07 by hmonsef@hmonsef

removed <enter description here>

Change 99717 on 2003/05/07 by hmonsef@hmonsef

removed <enter description here>

Change 99716 on 2003/05/07 by hmonsef@hmonsef

removed

Change 99714 on 2003/05/07 by hmonsef@hmonsef

removed

Change 99713 on 2003/05/07 by hmonsef@hmonsef

removed

Change 99712 on 2003/05/07 by hmonsef@hmonsef

Removed

Change 99711 on 2003/05/07 by hmonsef@hmonsef

removed

Change 99710 on 2003/05/07 by hmonsef@hmonsef

removed

Change 99709 on 2003/05/07 by hmonsef@hmonsef

Change 99707 on 2003/05/07 by hmonsef@hmonsef

comp with new rev

Change 99706 on 2003/05/07 by hmonsef@hmonsef

comp with new rev

Change 99701 on 2003/05/07 by hmonsef@hmonsef

comp with new rev

Change 99697 on 2003/05/07 by hmonsef@hmonsef

comp new rev

Change 99695 on 2003/05/07 by hmonsef@hmonsef

comp with new rev

Change 99694 on 2003/05/07 by hmonsef@hmonsef

comp with new rev

Change 99693 on 2003/05/07 by hmonsef@hmonsef

comp with new rev

Change 99692 on 2003/05/07 by hmonsef@hmonsef

comp with new rev

Change 99691 on 2003/05/07 by hmonsef@hmonsef

comp with new rev

Change 99690 on 2003/05/07 by hmonsef@hmonsef

comp with new rev

Change 99689 on 2003/05/07 by hmonsef@hmonsef

comp with new rev

Change 99688 on 2003/05/07 by hmonsef@hmonsef

comp with new rev

Change 99687 on 2003/05/07 by hmonsef@hmonsef

comp with new rev

Change 99686 on 2003/05/07 by hmonsef@hmonsef

comp new rev

Change 99684 on 2003/05/07 by hmonsef@hmonsef

new com rev

Change 99682 on 2003/05/07 by hmonsef@hmonsef

new comp rev

Change 99681 on 2003/05/07 by hmonsef@hmonsef

new comp rev

Change 99680 on 2003/05/07 by hmonsef@hmonsef

new comp rev

Change 99679 on 2003/05/07 by hmonsef@hmonsef

new comp rev

Change 99678 on 2003/05/07 by hmonsef@hmonsef

New comp rev

Change 99677 on 2003/05/07 by hmonsef@hmonsef

new comp rev

Change 99676 on 2003/05/07 by hmonsef@hmonsef

New comp rev

Change 99675 on 2003/05/07 by hmonsef@hmonsef

New compiler rev

Change 99674 on 2003/05/07 by hmonsef@hmonsef

New compiler rev

Change 99673 on 2003/05/07 by hmonsef@hmonsef

New compiler rev

Change 99672 on 2003/05/07 by hmonsef@hmonsef

New compiler rev

Change 99670 on 2003/05/07 by hmonsef@hmonsef

New comp rev

Change 99668 on 2003/05/07 by hmonsef@hmonsef

New compiler Rev

Change 99667 on 2003/05/07 by hmonsef@hmonsef

New compiler rev

Change 99666 on 2003/05/07 by hmonsef@hmonsef

New compiler rev

Change 99659 on 2003/05/07 by hmonsef@hmonsef

DB removed from RB

Change 99657 on 2003/05/07 by hmonsef@hmonsef

DB removed form RB

Change 99656 on 2003/05/07 by hmonsef@hmonsef

DB removed from RB

Change 99655 on 2003/05/07 by hmonsef@hmonsef

DB is removed from RB

Change 99654 on 2003/05/07 by hmonsef@hmonsef

DB is removed from RB

Change 99650 on 2003/05/07 by hmonsef@hmonsef

Checking in the file form virage directory

Change 99649 on 2003/05/07 by hmonsef@hmonsef

Checking in the file from virage directory

Change 99620 on 2003/05/07 by hmonsef@hmonsef

Remove Depth from RB

Change 99618 on 2003/05/07 by hmonsef@hmonsef

Remove Depth from RB

Change 99615 on 2003/05/07 by hmonsef@hmonsef

Removing Depth from RB

Change 99614 on 2003/05/07 by hmonsef@hmonsef

Removing Depth from RB

Change 99612 on 2003/05/07 by hmonsef@hmonsef

Removing Depth from RB

Change 99611 on 2003/05/07 by hmonsef@hmonsef

Removing Depth from RB

Change 99599 on 2003/05/07 by paulv@paulv\_r400\_linux\_marlboro  
DB split changes, LEDA fixes, other fixes, yadda, yadda, yadda.

Change 99545 on 2003/05/07 by jayw@jayw\_r400\_linux\_marlboro  
Signal renaming. Paul Mitchell's fix.

Change 99531 on 2003/05/07 by jayw@jayw\_r400\_linux\_marlboro  
New DB block Part I. Still renaming a couple of signals.

Change 99517 on 2003/05/07 by jayw@jayw\_r400\_linux\_marlboro  
Old unused file. renamed 96\_128

Change 99516 on 2003/05/07 by jayw@jayw\_r400\_linux\_marlboro  
Old unused file.

Change 99515 on 2003/05/07 by jayw@jayw\_r400\_linux\_marlboro  
New files, but some signals need to be updated.

Change 99403 on 2003/05/06 by jayw@jayw\_r400\_linux\_marlboro  
Put 'u' before instance name.

Change 99402 on 2003/05/06 by jayw@jayw\_r400\_linux\_marlboro  
Put 'u' before instance name.

Change 99400 on 2003/05/06 by jayw@jayw\_r400\_linux\_marlboro  
Put 'u' before instance name.

Change 99399 on 2003/05/06 by jayw@jayw\_r400\_linux\_marlboro  
Put 'u' before instance name.

Change 99398 on 2003/05/06 by jayw@jayw\_r400\_linux\_marlboro  
Put 'u' before instance name.

Change 99397 on 2003/05/06 by jayw@jayw\_r400\_linux\_marlboro  
Put 'u' before instance name.

Change 99396 on 2003/05/06 by jayw@jayw\_r400\_linux\_marlboro

put 'u' before instance names.

Change 99378 on 2003/05/06 by ygiang@ygiang\_r400\_linux\_marlboro

added: perf signals

Change 99377 on 2003/05/06 by ygiang@ygiang\_r400\_linux\_marlboro

added: rb perfcounters for depth flushes/fills and color reads/writes

Change 99347 on 2003/05/06 by paulv@paulv\_r400\_linux\_marlboro

Added RBM performance signals.

Change 99311 on 2003/05/06 by paulv@paulv\_r400\_linux\_marlboro

Timing fix. Address calc modules are now 3 cycles long.

Change 99198 on 2003/05/05 by paulv@paulv\_r400\_linux\_marlboro

LEDA fix.

Change 99175 on 2003/05/05 by wlawless@wlawless\_r400\_linux\_marlboro

Blocked ld\_p2 from comming on if a freeze\_on\_ms\_allocate, 2 cache line loaded with the same address.....

Change 99169 on 2003/05/05 by paulv@paulv\_r400\_linux\_marlboro

HiZ/HiS fixes.

Change 99145 on 2003/05/05 by johnchen@johnchen\_r400\_linux\_marlboro

fix for a quaddata synchronization problem when surface is enabled and z and s are enabled

Change 99116 on 2003/05/05 by wlawless@wlawless\_r400\_linux\_marlboro

Change to the fragment cache flush, needed to jump back if nothing to flush

Change 98995 on 2003/05/04 by johnchen@johnchen\_r400\_linux\_marlboro

perf counter stuff

Change 98910 on 2003/05/02 by johnchen@johnchen\_r400\_linux\_marlboro

fix for quaddata update

Change 98867 on 2003/05/02 by johnchen@johnchen\_r400\_linux\_marlboro

fix for subnormal 24 float numbers

Change 98775 on 2003/05/02 by paulv@paulv\_r400\_linux\_marlboro

Fixed decode of hier\_stencil\_enable.

Change 98768 on 2003/05/02 by paulv@paulv\_r400\_linux\_marlboro

Code optimization.

Change 98671 on 2003/05/01 by paulv@paulv\_r400\_linux\_marlboro

Fixed valids.

Change 98654 on 2003/05/01 by johnchen@johnchen\_r400\_linux\_marlboro

update inflight correctly

Change 98572 on 2003/05/01 by jayw@jayw\_r400\_linux\_marlboro

Timing fix for Hamid.

Change 98495 on 2003/05/01 by wlawless@wlawless\_r400\_linux\_marlboro

Slight change to how the ms\_lock probes are calculated...

Change 98470 on 2003/05/01 by johnchen@johnchen\_r400\_linux\_marlboro

some bug fixes

Change 98392 on 2003/04/30 by paulv@paulv\_r400\_linux\_marlboro

Module compiler area reductions and some minor fixes.

Change 98387 on 2003/04/30 by jayw@jayw\_r400\_linux\_marlboro

moved rb\_rbd\_quad\_address\_calc from depth into color for DB split. renamed bus for sx index reads

Change 98356 on 2003/04/30 by hmonsef@hmonsef\_r400\_linux\_marlboro\_rbrc

Chnaged the way number\_of\_total\_access\_q was calculated. It replaces 4 cascading adders



Change 98340 on 2003/04/30 by paulv@paulv\_r400\_linux\_marlboro

For data going to tile block, since multisample read data has the same tag, the send back to tile is not active when multisample data is being returned from the MC.

Change 98326 on 2003/04/30 by jayw@jayw\_r400\_linux\_marlboro

fixed makefile

Change 98304 on 2003/04/30 by paulv@paulv\_r400\_linux\_marlboro

LEDA fix.

Change 98297 on 2003/04/30 by paulv@paulv\_r400\_linux\_marlboro

Fixed probe flush logic.

Change 98287 on 2003/04/30 by hmonsef@hmonsef\_r400\_linux\_marlboro\_rbrc

Replaced 128x96 RAM with 96x128

Change 98260 on 2003/04/30 by hmonsef@hmonsef\_r400\_linux\_marlboro\_rbrc

Replaced 128x96 (incoorect naming) with 96x128

Change 98256 on 2003/04/30 by hmonsef@hmonsef\_r400\_linux\_marlboro\_rbrc

Replaces the 128x96 RAM with 96x128 used in rb\_rbd\_cache\_ram.v

Change 98254 on 2003/04/30 by hmonsef@hmonsef\_r400\_linux\_marlboro\_rbrc

The RAM in access\_fifo was changed from 8x131 to 8x136. Spare RAM bits are provided for future use

Change 98145 on 2003/04/29 by johnchen@johnchen\_r400\_linux\_marlboro

fix for backfacing

Change 98066 on 2003/04/29 by paulv@paulv\_r400\_linux\_marlboro

LEDA fixes, timing fixes and logic fixes (oh my).

Change 98018 on 2003/04/28 by jayw@jayw\_r400\_linux\_marlboro

LEDA fixes and removed 96x96

Change 97989 on 2003/04/28 by johnchen@johnchen\_r400\_linux\_marlboro

add reg\_state signal

Change 97942 on 2003/04/28 by johnchen@johnchen\_r400\_linux\_marlboro

fix memory return validation problem

Change 97717 on 2003/04/25 by johnchen@johnchen\_r400\_linux\_marlboro\_rbrc

no fixes...just make it look better

Change 97685 on 2003/04/25 by jayw@jayw\_r400\_linux\_marlboro

Going back to version 38.

Change 97681 on 2003/04/25 by wlawless@wlawless\_r400\_linux\_marlboro

read pending in frag cache, and 2k crossing..

Change 97664 on 2003/04/25 by jayw@jayw\_r400\_linux\_marlboro

Comments. Removed unnecessary sx fifo count.

Change 97620 on 2003/04/25 by johnchen@johnchen\_r400\_linux\_marlboro\_rbrc

wait for the cacheline to be filled up even when detail\_mask is zero

Change 97601 on 2003/04/25 by johnchen@johnchen\_r400\_linux\_marlboro\_rbrc

stencil fixes for random

Change 97580 on 2003/04/25 by jayw@jayw\_r400\_linux\_marlboro

LEDA fixes.

Change 97575 on 2003/04/25 by wlawless@wlawless\_r400\_linux\_marlboro

a more "BETTER" way to check for 2k boundary crossing to skip over AB or CD banks.... nice english!!!

Change 97562 on 2003/04/25 by jayw@jayw\_r400\_linux\_marlboro

More LEDA fixes.

Change 97512 on 2003/04/24 by paulv@paulv\_r400\_linux\_marlboro

The valid, last\_quarter\_tile and associated cacheline signals going into the calc\_new\_tile module were off by a cycle. Fixed.

Change 97458 on 2003/04/24 by johnchen@johnchen\_r400\_linux\_marlboro\_rbrc

stall event flush to color block until depth block finishes flushing

Change 97401 on 2003/04/24 by johnchen@johnchen\_r400\_linux\_marlboro\_rbrc

LEDA fixes

Change 97395 on 2003/04/24 by wlawless@wlawless\_r400\_linux\_marlboro

Set valid on both 1/2's of the cache line when in multisample...

Change 97368 on 2003/04/24 by jayw@jayw\_r400\_linux\_marlboro

LEDA fixes

Change 97281 on 2003/04/23 by johnchen@johnchen\_r400\_linux\_marlboro\_rbrc

stall the tile side if the probe side is not quite ready

Change 97244 on 2003/04/23 by wlawless@wlawless\_r400\_linux\_marlboro

Fixed 1713 with a block quad in fifo if it a event

Change 97218 on 2003/04/23 by jayw@jayw\_r400\_linux\_marlboro

fix include missing, and removed ab

Change 97201 on 2003/04/23 by paulv@paulv\_r400\_linux\_marlboro

Fixed interpretation of x to mean the quad (little endian), not the pixel (big endian).

Change 97170 on 2003/04/23 by johnchen@johnchen\_r400\_linux\_marlboro\_rbrc

some random fixes, timing fixes

Change 97144 on 2003/04/23 by wlawless@wlawless\_r400\_linux\_marlboro

small fix for 3 and 6 sample in the cover/overlap logic

Change 97139 on 2003/04/23 by jayw@jayw\_r400\_linux\_marlboro

updates

Change 97113 on 2003/04/23 by jayw@jayw\_r400\_linux\_marlboro

AB removal and LEDA fixes, fix for 3 and 6 sample MSAA.

Change 97078 on 2003/04/23 by hmonsef@hmonsef  
Replaced 128x96 with 96x128 in depth

Change 97075 on 2003/04/23 by hmonsef@hmonsef  
Replaced 128x96 with 96x128

Change 97074 on 2003/04/23 by hmonsef@hmonsef  
Replaced 128x96 with 96x128 in depth

Change 97071 on 2003/04/23 by hmonsef@hmonsef  
Replaced 128x96 with 96x128 in Depth

Change 97070 on 2003/04/23 by hmonsef@hmonsef  
Replaced 128x96 with 96x128 in depth

Change 97069 on 2003/04/23 by hmonsef@hmonsef  
Replaced 128x96 with 96x128 in depth

Change 97068 on 2003/04/23 by hmonsef@hmonsef  
Replaces 128x96 in depth

Change 97067 on 2003/04/23 by hmonsef@hmonsef  
Replaces 128x96 in depth

Change 97062 on 2003/04/23 by hmonsef@hmonsef  
Replaced 3 RAMs for the tile.

Change 97010 on 2003/04/22 by paulv@paulv\_r400\_linux\_marlboro  
Fixed x\_sel and y\_sel signals.

Change 97008 on 2003/04/22 by paulv@paulv\_r400\_linux\_marlboro  
The AB (alpha blender) has been moved back into the RB as a subblock (RBA).

Change 96959 on 2003/04/22 by johnchen@johnchen\_r400\_linux\_marlboro\_rbrc  
handful od random fixes

Change 96949 on 2003/04/22 by jayw@jayw\_r400\_linux\_marlboro

LEDA fixes.

Change 96939 on 2003/04/22 by wlawless@wlawless\_r400\_linux\_marlboro

fixed some LEDA things, and got basic\_multisample 128x128\_4samp working  
This was an addressing bug in reading the fragment bit back from the MC

Change 96901 on 2003/04/22 by jayw@jayw\_r400\_linux\_marlboro

LEDA fixes for RC to run clean.

Change 96778 on 2003/04/21 by hmonsef@hmonsef

Replaced 16x230

Change 96776 on 2003/04/21 by hmonsef@hmonsef

Replaced 16x225

Change 96774 on 2003/04/21 by hmonsef@hmonsef

Replaced 16x225

Change 96773 on 2003/04/21 by hmonsef@hmonsef

Repalced 16x225

Change 96772 on 2003/04/21 by hmonsef@hmonsef

Replaced 16x241

Change 96771 on 2003/04/21 by hmonsef@hmonsef

Replaced 32x230

Change 96766 on 2003/04/21 by hmonsef@hmonsef

Changed 3 tiles RAM width

Change 96764 on 2003/04/21 by hmonsef@hmonsef

Changed 3 tiles RAM width

Change 96763 on 2003/04/21 by hmonsef@hmonsef

Chaged 3 Tile RAMs width

Change 96761 on 2003/04/21 by hmonsef@hmonsef

Change 3 Tile RAMs width

Change 96758 on 2003/04/21 by hmonsef@hmonsef

Changed Tile 3 RAMs width

Change 96534 on 2003/04/18 by johnchen@johnchen\_r400\_linux\_marlboro\_rbrc

make sure hiz kills don't get to color

Change 96532 on 2003/04/18 by paulv@paulv\_r400\_linux\_marlboro

Fixed the read signal for the detail\_fifo.

Change 96526 on 2003/04/18 by johnchen@johnchen\_r400\_linux\_marlboro\_rbrc

hiz kill signal added

Change 96523 on 2003/04/18 by paulv@paulv\_r400\_linux\_marlboro

Few bug fixes with the tile\_killed signaling.

Change 96503 on 2003/04/18 by paulv@paulv\_r400\_linux\_marlboro

Now passing a tile\_killed signal on the RBT\_RBD\_\* interface.

Change 96497 on 2003/04/18 by hmonsef@hmonsef

Replaced 4 instance of 96x96 with 3 instance of 128x96

Change 96495 on 2003/04/18 by hmonsef@hmonsef

Replaced 96x96 with 128x96

Change 96494 on 2003/04/18 by hmonsef@hmonsef

Replaced 96x96 with 128x96

Change 96492 on 2003/04/18 by hmonsef@hmonsef

Replaces 96x96 RAM

Change 96491 on 2003/04/18 by hmonsef@hmonsef

Replaces 96x96 RAM

Change 96490 on 2003/04/18 by hmonsef@hmonsef

Replaced 96x96 with 128x96

Change 96488 on 2003/04/18 by hmonsef@hmonsef

Replaced 96x96 with 128x96

Change 96487 on 2003/04/18 by hmonsef@hmonsef

Replaced 96x96 with 128x96

Change 96484 on 2003/04/18 by wlawless@wlawless\_r400\_linux\_marlboro

Multisample stuff, got 128x128 to pass....

Change 96448 on 2003/04/18 by paulv@paulv\_r400\_linux\_marlboro

Added a signal between RBT and RBD to denote killed tiles.

Change 96394 on 2003/04/18 by paulv@paulv\_r400\_linux\_marlboro

Renamed the HiZ tilechecker tile killed signal (from hiz\_flightcount\_tiledone to hiz\_tilecheck\_tile\_killed) and added hiz\_quadcheck\_tile\_killed (from HiZ quad checker).

Change 130419 on 2003/11/06 by dclifton@dclifton\_xenos\_linux\_orl

Update to account for module compiler library changes.

Change 130204 on 2003/11/04 by danh@danh\_xenos\_linux\_orl

Removed the ati\_delay\_chain and SPI\_delay\_in and SPI\_delay\_out ports.

Change 129692 on 2003/10/31 by danh@danh\_xenos\_linux\_orl

This changes spi\_interp\_ctl back to its original state (Changelist 129259)

Change 129689 on 2003/10/31 by danh@danh\_xenos\_linux\_orl

This version is only for IKOS release 2.1 (r500\_ikos\_rel2.1\_spi)

Change 129259 on 2003/10/29 by danh@danh\_xenos\_linux\_orl

- spi\_interp\_ctl IJ buffer changed from one 16x200 memory to two 16x100 memories.
- added additional SQ\_SP\_interp\_qd[0:1]\_prim\_sela signals to improve spi input timing.

Change 128365 on 2003/10/24 by mearl@mearl\_xenos\_linux\_orl

Added 2 primitive interpolation in SQ and SPI. Fixed a bug in sx\_parameter\_cache. Fixed synthesis bugs in SC.

Change 127269 on 2003/10/19 by rramsey@rramsey\_xenos\_linux\_orl

Change behave mem\_model in spi so its read dly matches the real mem  
Send interp\_valid and ij\_line lclk early to account for 2clk read dly  
Fix spi\_sp tracker so it works with early valid  
Change thread\_buf and cfs machines so only fetches can modify the  
fetch pending bit. The alu machines only read the value out of the buffer.  
Get rid of a bunch of extra 'else' clauses

Change 126618 on 2003/10/14 by dclifton@dclifton\_xenos\_linux\_orl

Fixed an lsb precision issue with neg mult result shifted 25 places.

Change 126490 on 2003/10/14 by danh@danh\_xenos\_linux\_orl

registered SQ\_SP\_interp\_qd[0:1]\_prim\_sel fanout to improve synthesis timing results.

Change 125951 on 2003/10/09 by danh@danh\_xenos\_linux\_orl

dos2unix conversion for proper Synopsys Module Compiler format.



Change 125673 on 2003/10/08 by dclifton@dclifton\_xenos\_linux\_orl

Fixed bug with factor-of-two negative results out of adder

Change 125427 on 2003/10/07 by danh@danh\_xenos\_linux\_orl

Timing and XY LSB interpolation changes.

Change 124852 on 2003/10/03 by dclifton@dclifton\_xenos\_linux\_orl

Optimizations for timing that changes precision.

Change 123983 on 2003/09/30 by dclifton@dclifton\_xenos\_linux\_orl

Changed output flops to 'dff\_out' variety

Change 123952 on 2003/09/30 by mmantor@mmantor\_xenos\_linux\_orl

<added changes for 2 prim interpolation to the spi and sq and all top level interconnects, and sq\_sx\_sp\_simd\_id for redundancy control, and all changes to test bench as well as some ncoverilog error messages. Some other misc top level clean up>

Change 122820 on 2003/09/23 by danh@danh\_xenos\_linux\_orl

Added 97 most significant zeros to all auto\_count concatenations.

Change 122710 on 2003/09/23 by danh@danh\_xenos\_linux\_orl

Registered all ROM\_\* inputs (Redundant SP control).

Change 121629 on 2003/09/16 by danh@danh\_crayola1\_linux\_orl

Removed XY pipe delay, XY data is now processed by the interpolators

Change 119746 on 2003/09/05 by danh@danh\_crayola1\_linux\_orl

removed interp\_buff\_swap

Change 119745 on 2003/09/05 by danh@danh\_crayola1\_linux\_orl

removed sq\_spi\_interp\_mode, sq\_spi\_buff\_swap

Change 119742 on 2003/09/05 by danh@danh\_crayola1\_linux\_orl

removed SQ\_SP\_interp\_mode, SQ\_SP\_interp\_buff\_swap, added all Redundant SP ports and logic.

Change 117446 on 2003/08/21 by dclifton@dclifton\_r400

Changes for synthesis--removed unused pins from sp\_comp\_opcodes and sp\_macc32\_multiply.  
Tweaked input delays on spi\_hi\_prec\_int.

Change 117046 on 2003/08/19 by viviana@viviana\_crayola2\_syn

Memory configuration file.

Change 116807 on 2003/08/15 by dclifton@dclifton\_r400

Improvement for timing

Change 116586 on 2003/08/14 by dclifton@dclifton\_r400

Added sin/cos to scalar engine

Changed spi\_hi\_prec\_int to improve timing--it now clamps at max float instead of rolling back to zero.

Change 111347 on 2003/07/16 by viviana@viviana\_crayola2\_syn

SPI memories with registers inside and new version of the compiler.

Change 110640 on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl

<1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret gc, tb\_sqsp, tb\_sx)

2. Fix Sx diff engine (interpolators) for shift bug with added guard bit

3. Fix compile/src code problem with s-blocks memories

4. Added the sx to tb\_sqsp by default, can still disable by macro

5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate

6. Initialized state in vc to allow cp surface synchronizer micro code to

invalidate tc/vc

7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches

THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB,

src/chip/chip\_\*.tree files,

parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator together

>

Change 110525 on 2003/07/11 by viviana@viviana\_crayola2\_syn

Removed the STAR\_cmdscout connection from the memories instantiated in spi\_vsr\_ctl.v.

Change 109058 on 2003/07/03 by dclifton@dclifton\_r400

Got rid of warning about bit size mismatch.

Change 108942 on 2003/07/02 by dclifton@dclifton\_r400

double buffered resets

Change 108140 on 2003/06/26 by rramsey@rramsey\_crayola\_linux\_orl

Split src\_swizzle out of SQ\_SP\_instr bus so fetch swizzle can be driven during unused phase

Add interp\_xyline from SQ to SPI to drive read address for xy buffer

Clean up some compile warnings in sc\_iter

Change the existing macc to handle the swizzle being driven for all 4 phases and add the fetch address swizzling

Fix param\_gen and gen\_index pipeline length around the interpolators

Replace src\_c\_swizzle.z with src\_c\_swizzle.x for all instructions

other than MULADD and CNDx

Fix the generation of init\_cycle\_cnt\_q in sq\_pix\_ctl for interpolation involving param\_gen and gen\_index params

Add compares for SQ\_SX\_export\_mask\_we and SQ\_SX\_kill\_mask to tbtrk\_spsx

Fix the fetch\_addr swizzle generation for vertex fetches (need to use [31:30] instead of [27:26])

Fix a bug in sq\_vtx\_ctl related to gpr allocation (size requested was off by a clock)

Change 107174 on 2003/06/20 by vromaker@vromaker\_r400\_linux\_marlboro

- swapped PS and ID gpr write phases

Change 106804 on 2003/06/18 by moev@moev2\_r400\_linux\_marlboro

fixed syntax errors in some of the entries

Change 106710 on 2003/06/18 by moev@moev2\_r400\_linux\_marlboro

Updated files that reflect the SP/SPI split.

Change 106109 on 2003/06/13 by moev@moev2\_r400\_linux\_marlboro

fixes to eliminate temp area left in by accident.

Change 106030 on 2003/06/13 by asutkows@asutkows\_r400\_sun\_marlboro

spi\_rf\_fusebox.ctmc for SPI.

Change 106029 on 2003/06/13 by asutkows@asutkows\_r400\_sun\_marlboro

spi\_rf\_fusebox.v for SPI.

Change 106028 on 2003/06/13 by asutkows@asutkows\_r400\_sun\_marlboro

spi\_stdfrfsdks2p8x96cmlsw0.v for SPI.

Change 106027 on 2003/06/13 by asutkows@asutkows\_r400\_sun\_marlboro

spi\_stdfrfsdks2p16x200cmlsw0.v file for SPI

Change 106026 on 2003/06/13 by asutkows@asutkows\_r400\_sun\_marlboro

spi\_rf.cnt file for SPI.

Change 105853 on 2003/06/12 by moev@moev2\_r400\_linux\_marlboro

Files for testing the Virage system

Change 105788 on 2003/06/12 by moev@moev2\_r400\_linux\_marlboro

Made changes to support the Virage memory systems. These include the rewiring of the patchbox, changes to the width of the SCFORCE bus, addition of the AWT gate the change of port STAR\_cmdscout from input to output.

Change 105693 on 2003/06/11 by askende@askende\_r400\_linux\_marlboro

releasing a change in the interpolators to compensate for the bug introduced by SX (hardware and emulator)  
when dealing with NaNs and Infs

Change 105692 on 2003/06/11 by askende@askende\_r400\_linux\_marlboro

releasing a change in the interpolators to compensate for the bug introduced by SX (hardware and emulator)  
when dealing with NaNs and Infs

Change 105375 on 2003/06/10 by asutkows@asutkows\_r400\_sun\_marlboro

spi.cnt file for the SPI block.

Change 104458 on 2003/06/05 by askende@askende\_r400\_linux\_marlboro

added indelay in the sp\_hi\_prec\_int.mc module

Change 101842 on 2003/05/20 by askende@askende\_r400\_linux\_marlboro

releasing the top level change related to adding one set of flops at the interface between SPI and SP.

Change 101841 on 2003/05/20 by askende@askende\_r400\_linux\_marlboro

checking in the interpolator control latency changes in SQ and SP.

Change 100242 on 2003/05/09 by danh@danh\_crayola\_linux\_orl

Changed p<3:0>\_blue\_norm and p<3:0>\_screen\_y\_final MSB generation per C code.

Change 99991 on 2003/05/08 by danh@danh\_crayola\_linux\_orl

Made minor Param\*blue, Param\*alpha sensitivity list changes.

Change 99784 on 2003/05/07 by danh@danh\_crayola\_linux\_orl

Changed all Param\*blue and Param\*alpha generation so it matches the C code.

Change 97205 on 2003/04/23 by askende@askende\_r400\_linux\_marlboro

1. fix to allow src (argument a) to be written back to the GPRs when doing a MOVA
2. modified the 4 LSBs of the autocount bus to use the SPI block id as supposed to SP block id + vector unit id

Change 132894 on 2003/11/19 by rramsey@rramsey\_xenos\_linux\_orl

Fix SQ\_VC dec signals in tb\_sqsp.

Change tbrk\_sqvc so it does not compare fetch addr for mini fetches.

Fix problem in tex\_instr\_seq that was allowing mini fetches to start out of phase.

Add more info to msgs from pcddata tracker to tell which set of pc data is mismatching. Also turn off sx1 compare since it is redundant now that all the sx data comes from usx\_0.

Change 132557 on 2003/11/18 by bhankins@bhankins\_xenos\_linux\_orl

Back up to revision #22 to allow non-export-to-memory tests to pass for now.

Change 132236 on 2003/11/17 by bhankins@bhankins\_xenos\_linux\_orl

Increase size of bank\_avail\_quads\_to\_free to 8 bits to accomodate a value of 128.

Change 130671 on 2003/11/07 by bhankins@bhankins\_xenos\_linux\_orl

- remove obsolete code in tracker
- remove obsolete file open/reads in tbmod\_fake\_rb

Change 130421 on 2003/11/06 by bhankins@bhankins\_xenos\_linux\_orl

- sq-sx thread id added to sq output and into and through the sx
- updated sx-rb trackers to use sq-sx thread id
- removed obsolete code from sx
- fixed sx bug where an ea from one export to memory was resetting the valid bits for the other export to memory

Change 130407 on 2003/11/06 by donaldl@donaldl\_xenos\_linux\_orl

Adjusted delays again with new 90nm libraries to meet latencies.

Change 129610 on 2003/10/31 by amys@amys\_xenos\_linux\_orl

remove dependency on index\_rtr signals for comparison

Change 129541 on 2003/10/31 by bhankins@bhankins\_xenos\_linux\_orl

clean up signal names for consistency.

Change 129135 on 2003/10/29 by bhankins@bhankins\_xenos\_linux\_orl

support adding 2 bits to indicate how quad pixel mask bits are rotated for use by the trackers

Change 129122 on 2003/10/29 by bhankins@bhankins\_xenos\_linux\_orl

fix quad buffer address pointer to support larger depth

Change 129121 on 2003/10/29 by bhankins@bhankins\_xenos\_linux\_orl

- increase quad fifo depth to 656 (behavioral only for now).
- fix bug in export to memory logic.

Change 129120 on 2003/10/29 by bhankins@bhankins\_xenos\_linux\_orl

add support for testing memory export data by including a value for the tracker that indicates how many bits the pixel quad mask has been shifted.

Change 128816 on 2003/10/27 by llefebvr@llefebvr\_r400\_linux\_marlboro

Adding VC performance counters in the SQ.

Removed the SX->RB warnings on non-initialized GPR channels.

Change 128657 on 2003/10/27 by donaldl@donaldl\_xenos\_linux\_orl

Added muxes to output of real-time parameter cache mems to select the correct parameter based on bits [8:7] of the ptr selects.

Change 128601 on 2003/10/27 by mmantor@mmantor\_xenos\_linux\_orl

<Enable SQ use of 128 locations in export memory instead of 112 locations. Also added counters in sq arbiter to give priority to instruction pipe that has the fewest instructions when both control flow machines are available. This changelist requires both an emulator and hardware rtl code updates>

Change 128365 on 2003/10/24 by mearl@mearl\_xenos\_linux\_orl

Added 2 primitive interpolation in SQ and SPI. Fixed a bug in sx\_parameter\_cache. Fixed synthesis bugs in SC.

Change 128319 on 2003/10/24 by bhankins@bhankins\_xenos\_linux\_orl

update the creation of the valid pixel table for export to memory

Change 128070 on 2003/10/23 by bhankins@bhankins\_xenos\_linux\_orl

fix lint warning. no functional change to logic.

Change 128046 on 2003/10/23 by bhankins@bhankins\_xenos\_linux\_orl

added missing include statement

Change 127857 on 2003/10/22 by bhankins@bhankins\_xenos\_linux\_orl

fix bug to correct how position aux buffers are freed

Change 127742 on 2003/10/22 by llefebvr@llefebvr\_r400\_linux\_marlboro

Removed the warnings from the sp->sx trackers and sx->sp.

Now emulator is always executing the scalar instruction even in the case of a 3 operand vector opcode. This is to match with random shaders.

Change 127604 on 2003/10/21 by bhankins@bhankins\_xenos\_linux\_orl

- remove debug code

- put valid quad identifier bit on lsb of quad pixel mask for memory exports

Change 127348 on 2003/10/20 by bhankins@bhankins\_xenos\_linux\_orl

add register for timing

Change 126890 on 2003/10/16 by bhankins@bhankins\_xenos\_linux\_orl

Add missing signals to sensitivity lists

Change 126859 on 2003/10/15 by donald1@donald1\_xenos\_linux\_orl

Fixed error - need to delay SX\_SQ\_vtx\_data3 an extra clock.

Change 126350 on 2003/10/13 by bhankins@bhankins\_xenos\_linux\_orl

Changes made to improve timing. No functional change.

Change 125821 on 2003/10/09 by bhankins@bhankins\_xenos\_linux\_orl

include unused outputs to eliminate compile-time warnings

Change 125820 on 2003/10/09 by bhankins@bhankins\_xenos\_linux\_orl

fix unconnected inputs

Change 125818 on 2003/10/09 by bhankins@bhankins\_xenos\_linux\_orl

remove unused input

Change 125780 on 2003/10/09 by bhankins@bhankins\_xenos\_linux\_orl

update sx test inputs to match the established convention



Change 125660 on 2003/10/08 by rramsey@rramsey\_xenos\_linux\_orl

Fix compile warnings for sq (several missing ports)

Fix compile warning in sx\_parameter\_caches

Fix SQ\_SP\_fetch\_simd\_sel so it lines up with the data coming out of the GPRs

Change 125637 on 2003/10/08 by bhankins@bhankins\_xenos\_linux\_orl

edits made for timing only. no functional change.

Change 125382 on 2003/10/07 by jayw@jayw\_r400\_linux\_marlboro3

MULTIPLE\_QUAD\_COMMANDS enabled. new MRT protocol SX->RB&DB.

Change 124742 on 2003/10/03 by bhankins@bhankins\_xenos\_linux\_orl

fix test pin name

Change 124736 on 2003/10/03 by bhankins@bhankins\_xenos\_linux\_orl

1. Add support for second memory test processor

2. Add updated behavioral code for mc block in sx

Change 124553 on 2003/10/02 by donaldl@donaldl\_xenos\_linux\_orl

Commented out old delays.

Change 124540 on 2003/10/02 by donaldl@donaldl\_xenos\_linux\_orl

Updated clock, input, & output delays for 90nm technology.

Change 124224 on 2003/10/01 by bhankins@bhankins\_xenos\_linux\_orl

Changes made to try to improve on timing. No functional change

Change 124193 on 2003/10/01 by bhankins@bhankins\_xenos\_linux\_orl

Undid change made for timing - was not functionally equivalent.

Change 123984 on 2003/09/30 by bhankins@bhankins\_xenos\_linux\_orl

change names of sx i/o ROM\_McN\_disable signals

Change 123937 on 2003/09/30 by bhankins@bhankins\_xenos\_linux\_orl

Add the thread id debug bits to the detailed quad fifo when we're

simulating with real memory. This only affects simulation; the debug

bits are not included unless 'SIM' is defined.

Change 123795 on 2003/09/29 by donaldl@donaldl\_xenos\_linux\_orl

Allow sx parameter caches to accept 3 more pointers so it can potentially process 2 primitives at once.

Change 123515 on 2003/09/26 by bhankins@bhankins\_xenos\_linux\_orl

- add sx\_redundancy.v to hierarchy to try and improve on timing
  - add EXP\_BUF\_112\_DEEP switch. comment out in sx\_defines.v to enable all 128 locations of the color export buffer to be used
  - add ONE\_STAR\_PROCESSOR switch. comment out in sx\_defines.v to use two star processors.
  - add support for thread id and thread type for debug.
  - misc changes for timing which don't change the logic.

Change 121784 on 2003/09/17 by bhankins@bhankins\_xenos\_linux\_orl

point to sx files in /proj/xenos

Change 121332 on 2003/09/15 by rramsey@rramsey\_crayola\_linux\_orl

Change pix\_ctl so deallocs with real pixel vectors don't free param cache space until interpolation is almost complete  
Wire up the vc\_sp valid signals correctly  
Fix sx\_sp\_pcddata tracker

Change 121326 on 2003/09/15 by bhankins@bhankins\_crayola\_linux\_orl

Add a pipeline in the generation of the alignment bits for memory exports to improve on timing.

Change 121325 on 2003/09/15 by bhankins@bhankins\_crayola\_linux\_orl

Recode redundancy select to try and improve on timing.

Change 121285 on 2003/09/15 by bhankins@bhankins\_crayola\_linux\_orl

Add thread id and type

Change 121157 on 2003/09/13 by smoss@smoss\_crayola\_linux\_orl\_regress

xenos updates

Change 120895 on 2003/09/12 by bhankins@bhankins\_crayola\_linux\_orl

remove some debug logic

Change 120894 on 2003/09/12 by bhankins@bhankins\_crayola\_linux\_orl

Fix typo

Change 120887 on 2003/09/12 by bhankins@bhankins\_crayola\_linux\_orl

- Add `sx_mem_export.v` module to capture pixel addresses and calculate rb id values for use in export to memory.
- Add support for redundancy logic. Inputs are currently tied low in `tb_sqsp.v` and `chip_sx.tree`.
- Add non-synthesizable logic to route thread id and thread type from sq through sx and out to rb for test. Allows tracker to identify export to memories, and to distinguish between them. Tied low in `chip_sx.tree` and `tb_sqsp.v`. All associated I/O and logic is qualified on ``ifdef SIM`.
- Remove the register in `sx_export_control_common.v` that was requiring some signals on the sq alloc interface to be present one clock before the valid. Now, all `sq_sx_exp_` signals are expected to be valid only when `sq_sx_exp_valid == 1`.
- Add a register in the generation of the final pixel address value for export to memory, to try and improve on timing.

Change 120722 on 2003/09/11 by bhankins@bhankins\_crayola\_linux\_orl

Put known junk values on `SQ_SX_exp_` interface signals when `SQ_SX_exp_valid==0`

Change 118988 on 2003/09/02 by bhankins@bhankins\_crayola\_linux\_orl

- Pull position export buffer out as a separate memory. Read-side access of pixel buffer by the rb's no longer competes with pa read access of the position buffer.
- Increase size of pixel buffer memory to 128.
- Add hooks to control logic to use all 128 locations once the sq logic is ready. For now, only first 112 locations are used.
- Split memory test into two pieces with two test processors.
- Add hooks to use second memory test processor. For now, only one is used, and the sx i/o is unchanged from previous checkins.
- Add new and remove obsolete memories.

Change 118645 on 2003/08/28 by smoss@smoss\_crayola\_linux\_orl\_regress

increased size of valid to 4 bits

Change 118622 on 2003/08/28 by l1efebvr@l1efebvr\_r400\_emu\_montreal

Modified the Orlando trackers to only compare valid channels. This replaces the 0xDEADDEAD values we had previously. Note that any uninitialized channel will generate

a tracker warning still.  
Modified interfaces are:

- 1) SX->SP parameter cache data
- 2) SP->SX
- 3) SX->RB

I left alone the SX->PA interface as we did not have problems over it. The qualifiers are there however if anyone wants to do it.

Change 118400 on 2003/08/27 by donald1@donald1\_crayola\_linux\_orl

Pipelined vtx\_ptr\_valid to qualify wrap control signals.

Change 118200 on 2003/08/26 by rramsey@rramsey\_crayola\_linux\_orl

Increase number of clks the tp\_sq inject routine can loop through input data  
Fix a problem with the sx\_rb color tracker when the sx sends 0 mask quads, or the rb kills quads

Change 118163 on 2003/08/26 by bhankins@bhankins\_crayola\_linux\_orl

1. Initial checkin of code added to support export-to-memory. This code is only partially tested, and not at all optimized yet.

2. Start to add (dum\_mems only) for separate position export memory to split position and color into two separate memories.

pos is 16dx128wx16, pix has the full 128dx128wx16, but logic still wraps at 112 for sq compatibility for now.

3. Split up read-side arbitration to give pa full access to pos buffer, while the rb's compete only among themselves for the color buffer.

Change 117311 on 2003/08/20 by rramsey@rramsey\_crayola\_linux\_orl

Changes to sc for 4 qd/clock picker in KILL\_ALL\_PIXELS mode  
Check in sc memory updates for Vivian  
Add some missing connections in sqsp to fix compile warnings  
Go to a global define for all trackers to control x vs 0 mismatch/warning (MISMATCH\_X\_VS\_0)

Change 115863 on 2003/08/11 by rramsey@rramsey\_crayola\_linux\_orl

fix write index into pos export buffer when processing aux vectors

Change 115728 on 2003/08/10 by rramsey@rramsey\_crayola\_linux\_orl

Change SQ to hold off popping the RBBM skid fifo while map copies are in progress. This fixes the problem where gfx\_copy writes were being missed if they were less than 8 clks apart.

Get rid of extra write into RBBM skid fifo for reads, and instead zero out we and re out of fifo if it's empty. The fifo was overflowing if the filling entry was a read, since one additional entry was getting pushed.  
sx\_sp\_pcddata tracker now ignores 4f5eaddf (unwritten pc locations)  
Fix a problem in the sqsp testbench that was causing rbbm writes to be dropped if the sq exerted back pressure.

Change 115114 on 2003/08/06 by rramsey@rramsey\_crayola\_linux\_orl

add some missing dummy dump files

Change 115047 on 2003/08/05 by rramsey@rramsey\_crayola\_linux\_orl

Add register to hold pipe disable bits to tb\_sqsp  
Hook sx instance up to correct set of RBBM signals in tb\_sqsp  
Increase depth of sc state avail fifo since some events need to go through that path

Change sx pa tracker to always opens its files so it doesn't cause hangs when the files are empty  
Add deaddead and a selectable x\_vs\_0 mismatch disable (reports a warning rather than a mismatch) to tbrtk\_sx\_rb.v

Change 115032 on 2003/08/05 by grayc@grayc\_crayola2\_linux\_orl

added back Laurent changes for sx performance counters  
modified sx.v for new performance register names

Change 113723 on 2003/07/29 by bhankins@bhankins\_crayola\_linux\_orl

modify to use rb\_sx.dmp file to generate indices and index\_op bit

Change 112600 on 2003/07/23 by rramsey@rramsey\_crayola\_linux\_orl

Change sx-rb trackers so they always open their files at time 0, that way they don't cause hangs for tests that don't hit any quads  
Hook up the real pixel mask in the sx\_rb color tracker

Change 112313 on 2003/07/22 by amys@amys\_crayola2\_linux\_orl

fixed bug so tracker can compile

Change 112129 on 2003/07/21 by bhankins@bhankins\_crayola\_linux\_orl

double skid depth of input quad fifo to accomodate decreasing it to 1-quad wide

Change 112093 on 2003/07/21 by bhankins@bhankins\_crayola\_linux\_orl

fix to keep a proper tally of position vectors exported when auxillary vectors are

included

Change 112084 on 2003/07/21 by rramsey@rramsey\_crayola\_linux\_orl

mask fifo was not quite deep enough

Change 112064 on 2003/07/21 by bhankins@bhankins\_crayola\_linux\_orl

add missing port

Change 112062 on 2003/07/21 by bhankins@bhankins\_crayola\_linux\_orl

add commented line, to be uncommented to enable mrt support

Change 112034 on 2003/07/19 by rramsey@rramsey\_crayola\_linux\_orl

Change vcs build script so cover is off by default

Get rid of some compile warnings in tb\_sqsp

Change sx\_rb color tracker so it doesn't use the sx\_rb\_quad dump  
to get pixel masks

Change 111928 on 2003/07/18 by bhankins@bhankins\_crayola\_linux\_orl

misc fixes. also add support for multiple render targets. Not fully tested, and  
currently disabled by default.

Change 111806 on 2003/07/18 by mmantor@mmantor\_crayola\_linux\_orl

<extended rb\_sx\_index to 8 bits for Orlando trackers with bigger export buffers>

Change 111628 on 2003/07/17 by smoss@smoss\_crayola\_linux\_orl\_regress

changed tbmod\_fake\_pa for ncsim because all requests weren't occurring this was also  
true for vcs but sim was passing. changed buildt for nc to not run a sim after a  
compile

Change 111372 on 2003/07/16 by rramsey@rramsey\_crayola\_linux\_orl

add filename to mismatch message

Change 111091 on 2003/07/15 by bhankins@bhankins\_crayola\_linux\_orl

fix sensitivity list

Change 110818 on 2003/07/14 by bhankins@bhankins\_crayola\_linux\_orl

remove obsolete memory

Change 110817 on 2003/07/14 by bhankins@bhankins\_crayola\_linux\_orl

add new memory files

Change 110811 on 2003/07/14 by bhankins@bhankins\_crayola\_linux\_orl

remove obsolete memory

Change 110809 on 2003/07/14 by bhankins@bhankins\_crayola\_linux\_orl

update memories

Change 110793 on 2003/07/14 by bhankins@bhankins\_crayola\_linux\_orl

disable run fast sq for now

Change 110748 on 2003/07/13 by mmantor@mmantor\_crayola\_linux\_orl

<I forgot to add this file>

Change 110640 on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl

<1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret gc, tb\_sqsp, tb\_sx)

2. Fix Sx diff engine (interpolators) for shift bug with added guard bit

3. Fix compile/src code problem with s-blocks memories

4. Added the sx to tb\_sqsp by default, can still disable by macro

5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate

6. Initialized state in vc to allow cp surface synchronizer micro code to

invalidate tc/vc

7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches

THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB,  
src/chip/chip\_\*.tree files,

parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator  
together

>

Change 110328 on 2003/07/10 by donaldl@donaldl\_crayola\_linux\_orl

Bug fix - delayed read address in real-time parameter caches & added missing clocks  
when instantiating sx\_rt\_param\_cache.

Change 110019 on 2003/07/09 by donaldl@fl\_donaldl\_p4

Testbench (vsim) for sx\_param\_sub block.

Change 108683 on 2003/07/01 by bhankins@bhankins\_crayola\_linux\_orl

edit for timing. no functional difference

Change 108642 on 2003/06/30 by donalddl@donalddl\_crayola\_linux\_orl

Added rbiu controls for real-time updates to parameter cache mems (real-time mems)

Change 108227 on 2003/06/27 by bhankins@bhankins\_crayola\_linux\_orl

add some debug signals

Change 108175 on 2003/06/26 by mmang@mmang\_crayola\_linux\_orl

Re-put in sx SQ\_SX\_free\_id fix that was lost in merge.

Change 108045 on 2003/06/26 by donalddl@donalddl\_crayola\_linux\_orl

No functional change -- regenerated to remove compare warnings during synthesis

Change 108012 on 2003/06/26 by bhankins@bhankins\_crayola\_linux\_orl

fix some signals used for debug

Change 108011 on 2003/06/26 by bhankins@bhankins\_crayola\_linux\_orl

minor fix

Change 108009 on 2003/06/26 by bhankins@bhankins\_crayola\_linux\_orl

fix logic errors in alpha test

Change 107977 on 2003/06/25 by viviana@viviana\_crayola2\_syn

Recompiled the sx memories to remove second instantiation of the sx\_rf\_awt\_gate module.

Change 107841 on 2003/06/25 by bhankins@bhankins\_crayola\_linux\_orl

remove enable from memory output register

Change 107781 on 2003/06/25 by bhankins@bhankins\_crayola\_linux\_orl

add register to output of alpha sample mask memory

Change 107442 on 2003/06/23 by bhankins@bhankins\_crayola\_linux\_orl

fix memory test wiring error

Change 107438 on 2003/06/23 by bhankins@bhankins\_crayola\_linux\_orl



improve on counting param cache exports

Change 107389 on 2003/06/22 by mmang@mmang\_crayola\_linux\_orl

1. made change sp\_vector.v to grab pred/kill results a clock sooner since Vic a register delay to sp\_scalar\_lut.bvrl. May have to change back later.
2. Took away register delay in sq\_ais\_output to account for extra register needed for muxing and registering both simd engines for SQ\_SX\_sp signals.
3. In sq\_alu\_instr\_seq.v, backed out Laurent's previous fix for constant waterfalling and made different change where ism registers are loaded based on ais\_start instead of ais\_rtr. With waterfalling, the ais\_rtr does not happen early enough for ism registers to be available for AIS state machine.
4. In sq\_export\_alloc.v, added connections for second simd engine to handle sx export allocation and deallocation.
5. In sq.v, added muxing between simd0 and simd1 sq\_ais\_output for SQ\_SX signals.
6. In sq\_exp\_alloc\_ctrl.v, added simd1 connections for sx export control logic.
7. In sq\_pix\_thread\_buff.v and sq\_vtx\_thread\_buff.v, added
  - A) Simd1 logic for ALU memory write (register delayed simd1 information to avoid overlap with simd0)
  - B) Appropriate read mux for simd0/simd1 for control flow memory (based on status simd num).
  - C) Added simd1 status register write data connections.
8. In sq\_status\_reg.v, added connections and muxing for second simd engine status bits write.
9. Added a variety of connections for simd1 to tb\_sqsp.v.
10. Added delay pipe for thread\_id and thread\_type for simd1 in order to correctly track sp to sx interface. (tbtrk\_spsx.v)
11. Fixed bug in sx related to using correct export id during free done process of pixel to rb buffers (sx\_export\_control\_common.v)

Change 107193 on 2003/06/20 by bhankins@bhankins\_crayola\_linux\_orl

fix scforce warning

Change 107182 on 2003/06/20 by viviana@viviana\_crayola2\_syn

Memories for the sx built 6/20/03.

Change 107181 on 2003/06/20 by viviana@viviana\_crayola2\_syn

The memories that were not bit maskable had the rtl bit maskable.

All memories were built from scratch to correct this.

Change 107176 on 2003/06/20 by bhankins@bhankins\_crayola\_linux\_orl  
remove obsolete files

Change 107175 on 2003/06/20 by bhankins@bhankins\_crayola\_linux\_orl  
delete memory models from this directory (they don't belong here)

Change 107167 on 2003/06/20 by bhankins@bhankins\_crayola\_linux\_orl  
updates

Change 107157 on 2003/06/20 by bhankins@bhankins\_crayola\_linux\_orl  
skip the checking of quads that have no mask bits set

Change 107156 on 2003/06/20 by bhankins@bhankins\_crayola\_linux\_orl  
fix generation of index\_op bit

Change 107151 on 2003/06/20 by bhankins@bhankins\_crayola\_linux\_orl  
remove dos carriage returns

Change 107053 on 2003/06/19 by bhankins@bhankins\_crayola\_linux\_orl  
wiring error on memory test logic

Change 107026 on 2003/06/19 by llefebvr@llefebvr\_r400\_linux\_marlboro

1) Added a guard bit to the parameter sub engine of the SX in both the emulator and HW  
this was causing a failure on a WQL test.

2) Fixed zero detection problem in parameter\_sub engine of the HW were an explicit 1  
was added all the time even when the number was 0.0. This was causing  
r400sx\_wrapper\_01.cpp to fail (this is a test that I wrote to duplicate the WQL test  
that was failing in order to run it on HW).

Change 107017 on 2003/06/19 by bhankins@bhankins\_crayola\_linux\_orl  
delete obsolete memory file

Change 106825 on 2003/06/18 by llefebvr@llefebvr\_r400\_linux\_marlboro

Changing the cylindrical wrap test from > to >= in order to match MS ref rast and R300  
algorithm.

Change 106810 on 2003/06/18 by askende@askende\_r400\_linux\_marlboro

checking in a fix to force q2\_param\_array0\_tmp signal to load on WRAP 1 when  
cylindrical wrap is enabled

Change 106721 on 2003/06/18 by llefebvr@llefebvr\_r400\_emu\_montreal

Changed the names of he channels in the tracker so that they are placed correctly  
(order was ARGB correct order is ABGR)

Change 106713 on 2003/06/18 by bhankins@bhankins\_crayola\_linux\_orl

undo prev change

Change 106697 on 2003/06/18 by bhankins@bhankins\_crayola\_linux\_orl

correct fifo width

Change 106695 on 2003/06/18 by bhankins@bhankins\_crayola\_linux\_orl

modify tbmod\_fake\_rb.v to generate op bit only if mask is nonzero

Change 106681 on 2003/06/18 by bhankins@bhankins\_crayola\_linux\_orl

fix bug in quad mask generation

Change 106566 on 2003/06/17 by bhankins@bhankins\_crayola\_linux\_orl

bug fix when free done happens outside of an export

Change 106193 on 2003/06/14 by bhankins@bhankins\_crayola\_linux\_orl

enable alpha logic

Change 106044 on 2003/06/13 by bhankins@bhankins\_crayola\_linux\_orl

bug fix to allow free done to be generated after the 4 phases of data

Change 105995 on 2003/06/13 by bhankins@bhankins\_crayola\_linux\_orl

disable alpha test for now

Change 105986 on 2003/06/13 by bhankins@bhankins\_crayola\_linux\_orl

delete obsolete files

Change 105985 on 2003/06/13 by bhankins@bhankins\_crayola\_linux\_orl

delete obsolete files

Change 105982 on 2003/06/13 by bhankins@bhankins\_crayola\_linux\_orl

advance sq-sx control signals by one clock to solve sx timing issues  
add support for updated sx hierarchy

Change 105851 on 2003/06/12 by bhankins@bhankins\_crayola\_linux\_orl

add new files for updated sx hierarchy

Change 104227 on 2003/06/05 by donalddl@donalddl\_crayola\_linux\_orl

Created separate integers for each process using a for loop.

Change 104223 on 2003/06/05 by bhankins@bhankins\_crayola\_linux\_orl

fix STAR\_cmdscout bus. Partial hack until sx with new hierarchy is checked in

Change 103988 on 2003/06/04 by donalddl@donalddl\_crayola\_linux\_orl

Initial

Change 103932 on 2003/06/03 by mmantor@mmantor\_crayola\_linux\_orl

update for new pipe disable routing

Change 103017 on 2003/05/29 by viviana@viviana\_crayola2\_syn

Added 16 instances of 80x128 and 16 of 64x8.

Change 103013 on 2003/05/29 by viviana@viviana\_crayola2\_syn

Changed 80x8 memory to 64x8, changed 80x128 memory to be bit writable.

Change 102246 on 2003/05/23 by mearl@mearl\_crayola\_linux\_orl

Added mask bits to behavioral parameter cache memories

Change 102242 on 2003/05/23 by grayc@grayc\_crayola2\_linux\_orl

change memory name from sc to sx

Change 101742 on 2003/05/20 by viviana@viviana\_crayola2\_syn

Added the new module for the virage memories new revision.

Change 101741 on 2003/05/20 by viviana@viviana\_crayola2\_syn

Added sx\_rf\_awt\_gate module and connected it.

Change 100855 on 2003/05/13 by smoss@smoss\_crayola\_linux\_orl\_regress

<Orlando Hardware Regression Results >

Change 100393 on 2003/05/12 by bhankins@bhankins\_crayola\_win\_orl

finish making change of mem\_we to mem\_wen

Change 100382 on 2003/05/12 by bhankins@bhankins\_crayola\_win\_orl

rename mem\_we to mem\_wen

Change 100381 on 2003/05/12 by bhankins@bhankins\_crayola\_win\_orl

fix input data rotate mux

Change 100310 on 2003/05/10 by smoss@smoss\_crayola\_linux\_orl\_regress

ncsim for sqsp and sx

Change 100199 on 2003/05/09 by bhankins@bhankins\_crayola\_win\_orl

try to get rid of wierd carriage returns

Change 100113 on 2003/05/09 by bhankins@bhankins\_crayola\_linux\_orl

1. bug fix with quad\_gen\_cnt and quad\_pair\_base\_offset.
2. replace pa\_pos\_req\_buff (skid\_buff\_top) with ati\_fifo to remove unnecessary warnings.

Change 100111 on 2003/05/09 by bhankins@bhankins\_crayola\_linux\_orl

misc updates

Change 100016 on 2003/05/08 by mmantor@mmantor\_crayola\_linux\_orl

<changed index to 7 bits to get compilation>

Change 100015 on 2003/05/08 by mmantor@mmantor\_crayola\_linux\_orl

<sq\_ais\_output - re-ordered kill\_mask going to the sx so bits flow in order msb->lsg  
sp2(v3-v0)sp0(v3-v0)) to match exp\_mask

- removed improper final update of kill mask with predication mask
- enable export\_mask for all exports

SX\_PA\_interfaces.v - fixed checker for back to back transfers

SX\_RB\_interfaces.v - hooked up to 7 bit sx\_rb\_index and rb\_sx\_index instead of incorrect 8 bits

sx.v - changed interfaces for sx\_rb and rb\_sx interfaces to become 7 bits instead of 8 bits

tb\_sx.v - changed sx inputs to be 7 bits instead of 8 bits on the above index interfaces

tbmod\_fake\_sp.v - reordered the kill mask and enabled channel mask for exports

sx\_export\_buffers.v - moved register after export mems and only load when memory read, mimized client read muxes added input rotate muxes for export to memory operations and indivual write address for each memory and set up predication, kill\_mask, alpha kill,and channel mask in the determination of writing data into the export buffers

sx\_export\_control.v - removed dead clock on rb and pa data fetch interface and client and made arbiter behave as round robin and removed unecessary second input register, added support for z render targets and multiple render targets and clean up items

ex\_export\_alloc\_dealloc.v - enabled channel mask, kill mask, export\_mask, and apha test conditioning of valid bitsa doubled the free rate>

Change 99662 on 2003/05/07 by bhankins@bhankins\_crayola\_linux\_orl

updates to approach running at full speed

Change 99602 on 2003/05/07 by bhankins@bhankins\_crayola\_linux\_orl

speed up resets to pixel scoreboard

Change 99567 on 2003/05/07 by bhankins@bhankins\_crayola\_linux\_orl

fix to properly stall on quad rtr == 0 from sx

Change 99499 on 2003/05/07 by bhankins@bhankins\_crayola\_linux\_orl

update to support running fast via RUN\_MAX\_SPEED parameter

Change 99374 on 2003/05/06 by bhankins@bhankins\_crayola\_linux\_orl

Include support to send indices to sx one per clock. Enabled via parameter.

Change 99370 on 2003/05/06 by bhankins@bhankins\_crayola\_linux\_orl

add check for data send signals going unknown

Change 99089 on 2003/05/05 by bhankins@bhankins\_crayola\_linux\_orl

update

Change 99088 on 2003/05/05 by bhankins@bhankins\_crayola\_linux\_orl

updates

Change 98997 on 2003/05/04 by smoss@smoss\_crayola\_linux\_orl\_regress

dos2unix

Change 98396 on 2003/04/30 by grayc@grayc\_crayola2\_linux\_orl

new testbench

Change 98395 on 2003/04/30 by grayc@grayc\_crayola2\_linux\_orl

new testbench

Change 98091 on 2003/04/29 by bhankins@bhankins\_crayola\_linux\_orl

add mechanism to throttle tbmod\_fake\_int from initiating reads to parameter cache lines that have

not yet been written to.

Change 98041 on 2003/04/29 by bhankins@bhankins\_crayola\_linux\_orl

init file done signal

Change 98034 on 2003/04/29 by bhankins@bhankins\_crayola\_linux\_orl

remove reset of 'done' signal. the signal should be initialized only by the InitVec call.

Change 97861 on 2003/04/28 by bhankins@bhankins\_crayola\_win\_orl

update after junk submit

Change 97860 on 2003/04/28 by bhankins@bhankins\_crayola\_win\_orl

junk submit to get perforce gui in sync after samba put back on line.

Change 97645 on 2003/04/25 by bhankins@bhankins\_crayola\_linux\_orl

misc fixes

Change 97150 on 2003/04/23 by bhankins@bhankins\_crayola\_linux\_orl

Update SX trackers to do a better job of helping to check for incomplete tests.

File streams are now opened only if they are needed in a particular test. Each file stream that is opened must be fully consumed. Each tracker also outputs a "tracker\_done" signal indicating that all opened streams have been consumed.

Change 97060 on 2003/04/23 by bhankins@bhankins\_crayola\_linux\_orl

fix to more properly handle the counting of position and pixel buffer free signals  
from the SX.

Change 96694 on 2003/04/21 by moev@moev\_r400\_linux\_marlboro

updated files to allow serial test to work.

Change 96639 on 2003/04/21 by viviana@viviana\_crayola2\_syn

Corrected the clock to the Virage memory.

Change 96633 on 2003/04/21 by bhankins@bhankins\_crayola\_linux\_orl

remove unused include

Change 96388 on 2003/04/18 by grayc@grayc\_crayola2\_linux\_orl

add new include path

Change 96381 on 2003/04/18 by bhankins@bhankins\_crayola\_linux\_orl

resubmitting changes

Change 96380 on 2003/04/18 by bhankins@bhankins\_crayola\_linux\_orl

changes



Change 132916 on 2003/11/19 by viviana@viviana\_xenos\_linux\_orl

Memory model submitted for simulation.

Change 132904 on 2003/11/19 by vbhatia@vbhatia\_r400\_linux\_marlboro

Created a superset of the tp and vc testbenches, to deal with coverage tool limitation,

Also created a script to run various tests in parallel rather than in series.

Change 132781 on 2003/11/19 by dclifton@dclifton\_xenos\_linux\_orl

Duplicated clock gaters in sp.v for test.

Force\_ml2\_zero forces in3\_gte\_inl2 high in sp\_macc32 (makes 'x' \* 0 consistently 0)

Fixed sensitivity list for pv\_SrcCNegate and pv\_SrcCAbs in sp\_macc.

Created scalar stall for three operand vector ops in sp\_macc to preserve previous scalar.

Change 132246 on 2003/11/17 by dclifton@dclifton\_xenos\_linux\_orl

Swapped X and Y terms on cube compare to match rasterizer. Fixed inf input on scalar add. Fixed a\_eq\_neg\_b for denorm adds.

Change 131764 on 2003/11/13 by dclifton@dclifton\_xenos\_linux\_orl

Fixed inf feedback on dot product.

Change 131670 on 2003/11/12 by dclifton@dclifton\_xenos\_linux\_orl

Fixed sign on recip\_ff(-0) with clamp.

Fixed ma output on cube with x = -y.

Fixed nan interference with mul\_prev2 on max with clamp.

Change 130983 on 2003/11/10 by dclifton@dclifton\_xenos\_linux\_orl

Disabled Nan detect for comp opcodes.

Change 130419 on 2003/11/06 by dclifton@dclifton\_xenos\_linux\_orl

Update to account for module compiler library changes.

Change 130347 on 2003/11/05 by dclifton@dclifton\_xenos\_linux\_orl

Two fixes for SIN/COS--quadrant selection fixed and inf/nan detection fixed.

Change 130216 on 2003/11/04 by mmantor@FL\_mmantorLT\_r400\_win

<changes to enable standalone vector pipe random testbench>

Change 130126 on 2003/11/04 by dclifton@dclifton\_xenos\_linux\_orl

Fixed problem with clamp-to-one getting enabled falsely on MUL by 0

Change 130068 on 2003/11/04 by dclifton@dclifton\_xenos\_linux\_orl

Fixed quadrant assign of SIN/COS, fixed clamp of SQRT with -0 input,  
fixed clamp of SIN/COS input for small values

Change 129527 on 2003/10/30 by vbhatia@vbhatia\_r400\_linux\_marlboro

Aniso updates for addresser tb and fmt based cycle count update for formatter tb

Change 129423 on 2003/10/30 by dclifton@dclifton\_xenos\_linux\_orl

Fixed 0\*Nan problem with DST Y result value

Change 129408 on 2003/10/30 by rramsey@rramsey\_xenos\_linux\_orl

Move some continuous assignments into always blocks to help sim time  
Rework cfs\_rtr/arb\_xfc path to help timing  
Fix a problem with detecting serialize for the cf state machine

Change 129128 on 2003/10/29 by dclifton@dclifton\_xenos\_linux\_orl

Fixed PRED\_SET result.

Change 128708 on 2003/10/27 by tien@tien\_r400\_devel\_marlboro

Fix to vtx RF expand for 3 tfetch formats that use it (need channel format\_comps)  
Removed 3,6,8 sample multisamp tables from deriv  
Hooked up encoded format\_comp\* in tpc where needed

Change 128705 on 2003/10/27 by vbhatia@vbhatia\_r400\_linux\_marlboro

added support for format 61 testing, clamps for invalid cases on vertex path  
and other updates to get increased coverage.

Change 128610 on 2003/10/27 by dclifton@dclifton\_xenos\_linux\_orl

Fixed recip/rsq/sqrt of -0, fixed clamp on multiplies

Change 128374 on 2003/10/24 by vbhatia@vbhatia\_r400\_linux\_marlboro

updates

Change 128218 on 2003/10/23 by vbhatia@vbhatia\_r400\_linux\_marlboro

Added format based restriction on xyzw\_parity to be only values upto cycle multiplier

Change 128092 on 2003/10/23 by vbhatia@vbhatia\_r400\_linux\_marlboro

Fixed silly error

Change 127997 on 2003/10/22 by vbhatia@vbhatia\_r400\_linux\_marlboro

More random tests and increased testlength to 1M.  
Should see increased coverage.

Change 127734 on 2003/10/22 by dclifton@dclifton\_xenos\_linux\_orl

Fixed recognition of Nans on in3

Change 127582 on 2003/10/21 by vbhatia@vbhatia\_r400\_release

Fix for timing reasons, in the vertex fetch data path.  
Removed the VC\_SP\_data\_format 57 to 38 substitution which was delaying data  
format  
being fed to other parts of the logic, and accordingly added it to the requisite  
data format muxes.

Change 127496 on 2003/10/21 by dclifton@dclifton\_xenos\_linux\_orl

Fixed clamp-to-one logic.

Change 127355 on 2003/10/20 by dclifton@dclifton\_xenos\_linux\_orl

Fixed clamp-to-one logic

Change 127041 on 2003/10/16 by vbhatia@vbhatia\_r400\_release

Optimized cmask generation logic to follow tp\_fmt\_encode,  
hopefully will clean up timing on the formatter.

Change 126691 on 2003/10/15 by dclifton@dclifton\_xenos\_linux\_orl

Another timing related change. Changed twos comp to ones comp on log  
post-process (effects log of number less than 1.0). Aligned inputs  
to high precision pipeline to reduce muxing. Improved carriesave add  
of multiplier results. Regenerated math tables to reclaim precision  
and fix roll-over mismatches.

Change 126689 on 2003/10/15 by dclifton@dclifton\_xenos\_linux\_orl

Fixed cube opcode problem with neg/pos X face\_id

Change 126451 on 2003/10/13 by donaldl@donaldl\_xenos\_linux\_orl

Qualified q\_tp\_data\_valid with q\_tp\_simd[1:0].

Change 126189 on 2003/10/10 by vbhatia@vbhatia\_r400\_linux\_marlboro

Updated

Change 126168 on 2003/10/10 by dclifton@dclifton\_r400

Duplicated internal q\_rom\_pipe\_sel, grouped muxes into new module compiler block to encourage proper fanout in synthesis.

Change 125835 on 2003/10/09 by jhoule@jhoule\_r400\_linux\_marlboro

Fixed FMT\_1\* formats

EMU:

Were rf-expanded as 4x8 instead of 1x32

RTL:

Were considered as 4 channels in the formatter; changed to be like FMT\_32.

Fixed sp\_tp\_cmask\_gen.mc as well as tpc\_cmask.v (equivalent glue logic for tp4\_tc testbench)

Note: All RTL modifications were done by Tien.

Change 125343 on 2003/10/07 by tien@tien\_r400\_devel\_marlboro

Added FMT\_DXT3A\_AS\_1\_1\_1\_1 and in the process of using the name of the format as it is in the spec, I think I killed my fingers... Geez.

Change 125258 on 2003/10/07 by dclifton@dclifton\_xenos\_linux\_orl

Added a 'u' to instance names of const muxes

Change 125257 on 2003/10/07 by dclifton@dclifton\_xenos\_linux\_orl

Fixed latency in pa. Added mc mux for fanout control on const muxes for alu constant data in sp.

Change 125040 on 2003/10/06 by vbhatia@vbhatia\_r400\_linux\_marlboro

Updates for interface changes and format optimizations

Change 124796 on 2003/10/03 by viviana@viviana\_xenos\_linux\_orl

Added `rsp_rf_stp.v` and `rsp_rf_awt_gate.v` to the `system_sp.vc`. Also added the memory configuration files for the `rsp` memories (4 128x128).

Change 124754 on 2003/10/03 by `dclifton@dclifton_xenos_linux_orl`

A few fixes for the `mul_prev2` opcode.

Change 124738 on 2003/10/03 by `smoss@smoss_crayola_linux_orl_regress`

<Orlando Hardware Regression Results >

Change 124330 on 2003/10/01 by `dclifton@dclifton_xenos_linux_orl`

Updated timing parameters for 0.09um technology.

Change 123979 on 2003/09/30 by `dclifton@dclifton_r400`

changed instance names for `vivian`

Change 123975 on 2003/09/30 by `dclifton@dclifton_xenos_linux_orl`

Added 'COMMON\_OUTPUT\_REGISTER' to move output register past scalar fog muxes

Change 123973 on 2003/09/30 by `dclifton@dclifton_xenos_linux_orl`

Moved output register past scalar fog mux

Change 123639 on 2003/09/26 by `donaldl@donaldl_xenos_linux_orl`

Added redundancy shader pipe and fixed some of the connections to it.

Change 123378 on 2003/09/25 by `vbhatia@vbhatia_r400_release`

Added format optimizations (matching `tp_fmt_encode`) for timing reasons

Change 123223 on 2003/09/25 by `dclifton@dclifton_r400`

Added `PIPE_SEL` mux for additional `TP_RSP_packed_data`, `TP_RSP_data_valid`, and `SPI_SP_data` inputs

Change 122991 on 2003/09/24 by `dclifton@dclifton_xenos_linux_orl`

Moved output register in `sp_macc_gpr` past phase mux

Change 122989 on 2003/09/24 by `dclifton@dclifton_xenos_linux_orl`

Moved output register after phase mux in `sp_vector`

Change 122779 on 2003/09/23 by dclifton@dclifton\_xenos\_linux\_orl  
more changes for cube opcode

Change 122778 on 2003/09/23 by dclifton@dclifton\_xenos\_linux\_orl  
More changes for cube opcode

Change 122681 on 2003/09/23 by dclifton@dclifton\_xenos\_linux\_orl  
More cube opcode fixes

Change 122680 on 2003/09/23 by dclifton@dclifton\_xenos\_linux\_orl  
More cube opcode fixes

Change 122679 on 2003/09/23 by dclifton@dclifton\_xenos\_linux\_orl  
Many changes for timing, especially using ones comp instead of twos comp in preparation  
for exp opcode

Change 122678 on 2003/09/23 by dclifton@dclifton\_xenos\_linux\_orl  
Many changes for timing, especially using ones comp instead of twos comp at preparation  
for exp opcode

Change 121991 on 2003/09/18 by dclifton@dclifton\_r400  
First draft of redundant sp block

Change 121905 on 2003/09/17 by dclifton@dclifton\_crayola\_linux\_orl  
Fixes for cube opcode

Change 121904 on 2003/09/17 by dclifton@dclifton\_crayola\_linux\_orl  
Fixes for cube opcode

Change 121902 on 2003/09/17 by dclifton@dclifton\_crayola\_linux\_orl  
Corrected face id definition for cube opcode

Change 121901 on 2003/09/17 by dclifton@dclifton\_crayola\_linux\_orl  
Lots of fixes for cube opcode

Change 121900 on 2003/09/17 by dclifton@dclifton\_crayola\_linux\_orl

Lots of fixes for cube opcode

Change 121899 on 2003/09/17 by dclifton@dclifton\_crayola\_linux\_orl

Change in structure to improve timing

Change 121898 on 2003/09/17 by dclifton@dclifton\_crayola\_linux\_orl

Change in structure to improve timing

Change 121748 on 2003/09/17 by mmantor@FL\_mmantorLT\_r400\_win

<updates to the tb\_vector testbench>

Change 121057 on 2003/09/12 by dclifton@dclifton\_crayola\_linux\_orl

I/O change for VC\_SP\_data\_valid

Change 120910 on 2003/09/12 by donald1@donald1\_crayola\_linux\_orl

Removed SPtoSQ kill\_type and kill\_valid signals and added them internally in the SQ. Done to save some gates and also to avoid having to add redundancy logic to them.

Change 120521 on 2003/09/10 by dclifton@dclifton\_crayola\_linux\_orl

Added new scalar opcode definitions

Change 120403 on 2003/09/10 by dclifton@dclifton\_r400

Conditioned tp\_sp\_data\_valid with gpr\_phase for writes to gprs. Enabled NEGATE signal to scalar for SC\_SUB\_CONST\_\* opcodes

Change 120402 on 2003/09/10 by dclifton@dclifton\_crayola\_linux\_orl

Fixed neg zero plus neg zero. Conditioned pred\_execute with valid ops

Change 120401 on 2003/09/10 by dclifton@dclifton\_crayola\_linux\_orl

Fixed neg zero plus neg zero. Conditioned pred\_execute output for active opcode.

Change 120400 on 2003/09/10 by dclifton@dclifton\_crayola\_linux\_orl

Eliminated sign modifiers from prev opcodes for previous scalar operand

Change 120399 on 2003/09/10 by dclifton@dclifton\_crayola\_linux\_orl

MOVA and MOVA\_FLOOR two operand inst. now

Change 120398 on 2003/09/10 by dclifton@dclifton\_crayola\_linux\_orl

MOVA and MOVA\_FLOOR now two operand inst.

Change 120047 on 2003/09/08 by dclifton@dclifton\_r400

Start of testbench for vector unit

Change 119359 on 2003/09/04 by dclifton@dclifton\_crayola\_linux\_orl

Carrysave on final mult to improve timing

Change 119358 on 2003/09/04 by dclifton@dclifton\_crayola\_linux\_orl

Carrysave on final mult to improve timing

Change 119233 on 2003/09/03 by tien@tien\_r400\_devel\_marlboro

Final predicate check-in.  
I ran the release\_parts\_lib.pl scripts TWICE before chekcing this in LOL

Change 119064 on 2003/09/02 by viviana@viviana\_crayola2\_syn

Changed the memories to include internal register.

Change 118941 on 2003/08/31 by tien@tien\_r400\_devel\_marlboro

One or two more checkins and predicate should be there

Change 118760 on 2003/08/29 by dclifton@dclifton\_crayola\_linux\_orl

Added registered outputs

Change 118759 on 2003/08/29 by dclifton@dclifton\_crayola\_linux\_orl

Added registered outputs

Change 118688 on 2003/08/29 by dclifton@dclifton\_crayola\_linux\_orl

update for 3 simds

Change 118687 on 2003/08/29 by dclifton@dclifton\_crayola\_linux\_orl

update for 3 simds

Change 118686 on 2003/08/29 by dclifton@dclifton\_crayola\_linux\_orl



update for 3 simds

Change 118685 on 2003/08/29 by dclifton@dclifton\_crayola\_linux\_orl

update for 3 simds

Change 118684 on 2003/08/29 by dclifton@dclifton\_crayola\_linux\_orl

Update for 3 simds

Change 118683 on 2003/08/29 by dclifton@dclifton\_crayola\_linux\_orl

Update for 3 simds

Change 118682 on 2003/08/29 by dclifton@dclifton\_crayola\_linux\_orl

Connected up upper VC\_SP\_simd bit

Change 118681 on 2003/08/29 by dclifton@dclifton\_crayola\_linux\_orl

Latest virage build

Change 118680 on 2003/08/29 by dclifton@dclifton\_crayola\_linux\_orl

Latest virage build

Change 118679 on 2003/08/29 by dclifton@dclifton\_crayola\_linux\_orl

Fixed cube opcode

Change 118678 on 2003/08/29 by dclifton@dclifton\_crayola\_linux\_orl

Fixed cube opcode

Change 118490 on 2003/08/28 by dclifton@dclifton\_r400

Clean up of unused signals, fix of STAR signals in sp.v

Change 118326 on 2003/08/27 by tien@tien\_r400\_devel\_marlboro

Final changes for simd expansion to 2 bits

Change 118129 on 2003/08/26 by dclifton@dclifton\_r400

Fixed bug in adder.

Change 118128 on 2003/08/26 by dclifton@dclifton\_r400

Added definable # of simd's to sp.

Change 118127 on 2003/08/26 by dclifton@dclifton\_crayola\_linux\_orl

Fixed max pos clamp on const addr. Eliminated some registers in export scalar fog path.

Change 117446 on 2003/08/21 by dclifton@dclifton\_r400

Changes for synthesis--removed unused pins from sp\_comp\_opcodes and sp\_macc32\_multiply. Tweaked input delays on spi\_hi\_prec\_int.

Change 117026 on 2003/08/19 by dclifton@dclifton\_r400

Fixed -0 + -0 case in vector and scalar.  
Fixed flip sign timing issue in sp\_macc32.  
Delayed negate signal to scalar to sync with input b.

Change 116586 on 2003/08/14 by dclifton@dclifton\_r400

Added sin/cos to scalar engine  
Changed spi\_hi\_prec\_int to improve timing--it now clamps at max float instead of rolling back to zero.

Change 115899 on 2003/08/11 by tien@tien\_r400\_devel\_marlboro

Cmask fix for 3-channel \*\_AS\_16\_16\_16\_16 formats

Change 115381 on 2003/08/07 by dclifton@dclifton\_r400

sp\_scalar\_lut: mova reverted to act like max, force\_mul\_prev2\_max\_float logic changed, fixed clamp bug in log, clear sign on force zero, single operand inst for zero for b input, masked pred\_set\_execute on anything but kill and pred\_set ops. sp\_macc: force\_mul\_prev2\_max\_float logic changed. sp\_macc32: masked inf, nan, or unknown unused operands for DOT3 and DOT2 ops, disabled flip\_sign for adds resolving to zero. sp\_vector: removed extra register from exported scalar data, fixed mova fixed address calculation.

Change 114873 on 2003/08/04 by askende@askende\_r400\_linux\_marlboro

releasing changes

Change 113623 on 2003/07/28 by tien@tien\_r400\_devel\_marlboro

Man it's been a long time coming :-)  
formatter fix for TP to output to 1 simd only  
drive simd signal from TPC to VC (will prolly need to skew it a bit, but that will fall

out from debug)  
Clean up get/set logic

Change 113214 on 2003/07/25 by askende@askende\_r400\_linux\_marlboro

fix related to PRED instructions

Change 112289 on 2003/07/22 by dclifton@dclifton\_r400

Updated staging registers in sp\_macc.  
Revised sp\_scalar\_lut.  
Test signals connected.

Change 111038 on 2003/07/14 by vbhatia@vbhatia\_r400\_linux\_marlboro

Added -coverage option for line,tgl,fsm and conditional coverage to the scripts  
and accordingly updated testbenches for enhanced coverage

Change 110836 on 2003/07/14 by dclifton@dclifton\_r400

Removed DOS carriage returns

Change 110640 on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl

<1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret  
gc, tb\_sqsp, tb\_sx)  
2. Fix Sx diff engine (interpolators) for shift bug with added guard bit  
3. Fix compile/src code problem with s-blocks memories  
4. Added the sx to tb\_sqsp by default, can still disable by macro  
5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate  
6. Initialized state in vc to allow cp surface synchronizer micro code to  
invalidate tc/vc  
7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches  
THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB,  
src/chip/chip\_\*.tree files,  
parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator  
together  
>

Change 110505 on 2003/07/11 by tien@tien\_r400\_devel\_marlboro

tp\_lod\_deriv fix (denorms -> 0 in fp\_fast\_mult\_dno)  
formatter fix (1.0 detection for 32- and 16- bit channels)

Change 110421 on 2003/07/11 by l1efebvr@l1efebvr\_r400\_linux\_marlboro

This is the bvrl file I forgot to submit along with the .mc file.

Change 110419 on 2003/07/11 by llefebvr@llefebvr\_r400\_emu\_montreal

Added MOVA to the list of compare opcodes. The SP instead of doing a simple compare of the GPRs for mova (as it should do) was doing an Add. This was causing corruptions whenever MOVA was used to move data from GPR to GPR. This change fixed test mova\_tests.cpp TEST\_CASE=mova\_reg.

Change 110348 on 2003/07/10 by vbhatia@vbhatia\_r400\_linux\_marlboro

Added test and emu support for fmt\_32\_32\_32 float (fmt number 57)

Change 110300 on 2003/07/10 by viviana@viviana\_crayola2\_syn

STAR\_cmdscout should be an output of this module and not an input.

Change 110266 on 2003/07/10 by tien@tien\_r400\_devel\_marlboro

Cleaned up TP\_SQ\_dec  
More formatter fixes.

Change 110200 on 2003/07/10 by tien@tien\_r400\_devel\_marlboro

formatter clamping fix  
driving TP\_SQ\_dec as it should be

Change 110041 on 2003/07/09 by tien@tien\_r400\_devel\_marlboro

More formatter fixes  
Fixed sec pitch calcs

Change 109978 on 2003/07/09 by vbhatia@vbhatia\_r400\_linux\_marlboro

updated gen15 and gen31 to not generate invalid dst\_sel

Change 109785 on 2003/07/08 by tien@tien\_r400\_devel\_marlboro

VC mode fixes for formatter

Change 109617 on 2003/07/07 by vbhatia@vbhatia\_r400\_linux\_marlboro

Added few more tests for ease of debug

Change 109467 on 2003/07/07 by vbhatia@vbhatia\_r400\_linux\_marlboro

few formatter emu fixes and testbench updates

Change 109464 on 2003/07/07 by viviana@viviana\_crayola2\_syn

Added the register in the 128x128 memory, rebuilt the Virage system with latest compilers.

Change 109202 on 2003/07/03 by tien@tien\_r400\_devel\_marlboro

Removed cmask

Reduced data\_valid to 1 bits

Change 108942 on 2003/07/02 by dcliffton@dcliffton\_r400

double buffered resets

Change 108774 on 2003/07/01 by tien@tien\_r400\_devel\_marlboro

Bug fix in tpc\_fifos for pm4ply test

Misc formatter fixes

Change 108760 on 2003/07/01 by llefebvr@llefebvr\_r400\_linux\_marlboro

Fixed r400sq\_const\_index\_03.cpp. Now works on the SQSP testbench. Still has issues on the GC because of bad ferret/cp ring buffer synchronization.

Fixed:

- 1) Bad clamping of the address register in the SP
- 2) Bad error handling of an out of range address in the SQ.

Change 108627 on 2003/06/30 by tien@tien\_r400\_devel\_marlboro

More formatter fixes

Change 108543 on 2003/06/30 by tien@tien\_r400\_devel\_marlboro

Vector width mismatch fixes

Change 108494 on 2003/06/30 by tien@tien\_r400\_devel\_marlboro

Finalized VC\_SP IO on the sp side

Change 108444 on 2003/06/27 by vbhatia@vbhatia\_r400\_linux\_marlboro

Added extra test vector clamp for vertex rf expand enabled, signed no-zero case

Change 108420 on 2003/06/27 by vbhatia@vbhatia\_r400\_linux\_marlboro

updated vc formatter testbench and added a few tests

Change 108276 on 2003/06/27 by tien@tien\_r400\_devel\_marlboro

Fixed runme script yet again :-)  
More formatter fixes

Change 108181 on 2003/06/26 by tien@tien\_r400\_devel\_marlboro

Formatter fixes

Change 108140 on 2003/06/26 by rramsey@rramsey\_crayola\_linux\_orl

Split src\_swizzle out of SQ\_SP\_instr bus so fetch swizzle can be driven during unused phase

Add interp\_xyline from SQ to SPI to drive read address for xy buffer

Clean up some compile warnings in sc\_iter

Change the existing macc to handle the swizzle being driven for all 4 phases and add the fetch address swizzling

Fix param\_gen and gen\_index pipeline length around the interpolators

Replace src\_c\_swizzle.z with src\_c\_swizzle.x for all instructions other than MULADD and CNDx

Fix the generation of init\_cycle\_cnt\_q in sq\_pix\_ctl for interpolation involving param\_gen and gen\_index params

Add compares for SQ\_SX\_export\_mask\_we and SQ\_SX\_kill\_mask to tbtrk\_spsx

Fix the fetch\_addr swizzle generation for vertex fetches (need to use [31:30] instead of [27:26])

Fix a bug in sq\_vtx\_ctl related to gpr allocation (size requested was off by a clock)

Change 108117 on 2003/06/26 by vbhatia@vbhatia\_r400\_linux\_marlboro

Added +CLAMPOFF option, regularly on with clamping data to only values supported by hardware and can be turned off by this option to test behavior for other values

Change 108080 on 2003/06/26 by tien@tien\_r400\_devel\_marlboro

Fixed mini-regress script for release\_\* area usage

Fixed large unnuomed coord handling (for a cp\_e2\* test) .. for real this time I think )

Misc sp\_tp\_formatter fixes

Change 107997 on 2003/06/26 by mmantor@mmantor\_crayola\_linux\_orl

<remove extra delay stage on scalar\_data for scalar\_input\_red when scalar\_opcode\_prev and the creation of force\_mul\_prev2\_max\_float to compensate for the stage added back into the scalar engine>

Change 107806 on 2003/06/25 by moev@moev2\_r400\_linux\_marlboro

Update file to reflect split between sp and spi

Change 107804 on 2003/06/25 by moev@moev2\_r400\_linux\_marlboro

done with temp file

Change 107735 on 2003/06/24 by vbhatia@vbhatia\_r400\_linux\_marlboro

Updated test bench to clamp out values that are not possible as input to formatter in rf\_expand\_enable mode.

Change 107665 on 2003/06/24 by tien@tien\_r400\_devel\_marlboro

Added >1.0 mag clamp in formatter  
A few bug fixes with normalizer mux  
Added some features to tp\_formatter regression script  
Updated tp4\_tc mini regression script

Change 107593 on 2003/06/24 by vbhatia@vbhatia\_r400\_linux\_marlboro

Added new tests and fix for same format\_comp\_x,y,z,w for rf\_expand\_enabled mode

Change 107502 on 2003/06/23 by vbhatia@vbhatia\_r400\_linux\_marlboro

Enable rf\_expand\_enable bypass path in emu and testbench

Change 107477 on 2003/06/23 by vbhatia@vbhatia\_r400\_linux\_marlboro

Added more auto generated directed and randomized tp formatter tests

Change 107389 on 2003/06/22 by mmang@mmang\_crayola\_linux\_orl

1. made change sp\_vector.v to grab pred/kill results a clock sooner since Vic a register delay to sp\_scalar\_lut.bvrl. May have to change back later.
2. Took away register delay in sq\_ais\_output to account for extra register needed for muxing and registering both simd engines for SQ\_SX\_sp signals.
3. In sq\_alu\_instr\_seq.v, backed out Laurent's previous fix for constant waterfalling and made different change where ism registers are loaded based on ais\_start instead of ais\_rtr. With waterfalling, the ais\_rtr does not happen early enough for ism registers to be available for AIS state machine.
4. In sq\_export\_alloc.v, added connections for second simd engine to handle sx export allocation and deallocation.
5. In sq.v, added muxing between simd0 and simd1 sq\_ais\_output for SQ\_SX signals.
6. In sq\_exp\_alloc\_ctrl.v, added simd1 connections for sx export control logic.

7. In `sq_pix_thread_buff.v` and `sq_vtx_thread_buff.v`, added
  - A) Simd1 logic for ALU memory write (register delayed simd1 information to avoid overlap with simd0)
  - B) Appropriate read mux for simd0/simd1 for control flow memory (based on status simd num).
  - C) Added simd1 status register write data connections.
8. In `sq_status_reg.v`, added connections and muxing for second simd engine status bits write.
9. Added a variety of connections for simd1 to `tb_sqsp.v`.
10. Added delay pipe for `thread_id` and `thread_type` for simd1 in order to correctly track sp to sx interface. (`tbtrk_spsx.v`)
11. Fixed bug in sx related to using correct export id during free done process of pixel to rb buffers (`sx_export_control_common.v`)

Change 107290 on 2003/06/20 by `vbhatia@vbhatia_r400_linux_marlboro`

Tp and Vc formatter standalone testbenches around the unified `sp_tp_formatter` along with scripts to regress against emulator

Change 107257 on 2003/06/20 by `tien@tien_r400_devel_marlboro`

Completed first pass and vc part of formatter  
Made regression script more thorough

Change 107174 on 2003/06/20 by `vromaker@vromaker_r400_linux_marlboro`

- swapped PS and ID gpr write phases

Change 107069 on 2003/06/19 by `askende@askende_r400_linux_marlboro`

checking in changes related to area/timing optimization

Change 107066 on 2003/06/19 by `askende@askende_r400_linux_marlboro`

area/timing optimization

Change 106990 on 2003/06/19 by `tien@tien_r400_devel_marlboro`

Forgot leading one, expanded channels out one more bits

Change 106897 on 2003/06/18 by `tien@tien_r400_devel_marlboro`

Added `mip_packed` output on `tpc`  
More fixed to formatter

Change 106822 on 2003/06/18 by `moev@moev2_r400_linux_marlboro`



fixed patchbox to reflect proper connectivity of the star system

Change 106821 on 2003/06/18 by moev@moev2\_r400\_linux\_marlboro

part of new compiler

Change 106819 on 2003/06/18 by moev@moev2\_r400\_linux\_marlboro

updated compilers

Change 106817 on 2003/06/18 by moev@moev2\_r400\_linux\_marlboro

fix port definition of STAR\_cmdscout from input to output

Change 106572 on 2003/06/17 by tien@tien\_r400\_devel\_marlboro

More sp\_tp\_formatter changes and a port fix on tpc noticed by Steve Mburu

Change 106242 on 2003/06/15 by tien@tien\_r400\_devel\_marlboro

Added cmask gen code

Change 106117 on 2003/06/13 by asutkows@asutkows\_r400\_sun\_marlboro

sp\_stdfrsdfs2p128x128cm2swl.v for SP.

Change 106110 on 2003/06/13 by moev@moev2\_r400\_linux\_marlboro

MAV's version of cnt file

Change 106092 on 2003/06/13 by tien@tien\_r400\_devel\_marlboro

Many updates.

Change 105680 on 2003/06/11 by tien@tien\_r400\_devel\_marlboro

Recoded sp\_tp\_formatter in Module Compiler

Change 105565 on 2003/06/11 by askende@askende\_r400\_linux\_marlboro

top level clean-up

Change 105079 on 2003/06/09 by grayc@grayc\_crayola2\_linux\_orl

adding VC to chip build

Change 104895 on 2003/06/09 by rramsey@rramsey\_crayola\_linux\_orl

Fix a bug with sticky bit used for dot\_product nan detection

Change 104662 on 2003/06/06 by grayc@grayc\_crayola2\_linux\_orl  
added VC interfaces

Change 104226 on 2003/06/05 by smoss@smoss\_crayola\_linux\_orl  
quick check-in for vc release (code works in release)

Change 104075 on 2003/06/04 by dclifton@dclifton\_r400  
added test controller

Change 101841 on 2003/05/20 by askende@askende\_r400\_linux\_marlboro  
checking in the interpolator control latency changes in SQ and SP.

Change 101494 on 2003/05/18 by tien@tien\_r400\_devel\_marlboro  
sp\_tp\_formatter fix

Change 101419 on 2003/05/16 by tien@tien\_r400\_devel\_marlboro  
Moved input flops out of sp\_tp\_formatter

Change 101243 on 2003/05/15 by tien@tien\_r400\_devel\_marlboro  
Update makefiles and dependencies  
Added border code

Change 101041 on 2003/05/14 by tien@tien\_r400\_devel\_marlboro

Change 100961 on 2003/05/14 by tien@tien\_r400\_devel\_marlboro  
Fixed TP\_SP\_rf\_expand\_enable.

Change 100673 on 2003/05/13 by askende@askende\_r400\_linux\_marlboro  
fix a typo related to out-of-range indexing

Change 100175 on 2003/05/09 by askende@askende\_r400\_linux\_marlboro  
releasing R500 related IO top level changes for SP/SPI system

Change 97758 on 2003/04/25 by tien@tien\_r400\_devel\_marlboro

LEDA changes

Change 97548 on 2003/04/25 by askende@askende\_r400\_linux\_marlboro

modified the PRED instructions to match the new definition. Src.W channel is now used instead of Src.X

Change 97205 on 2003/04/23 by askende@askende\_r400\_linux\_marlboro

1. fix to allow src (argument a) to be written back to the GPRs when doing a MOVA
2. modified the 4 LSBs of the autocount bus to use the SPI block id as supposed to SP block id + vector unit id

Change 96874 on 2003/04/22 by rramsey@rramsey\_crayola\_linux\_orl

fix for pv/ps swizzling

Change 132894 on 2003/11/19 by rramsey@rramsey\_xenos\_linux\_orl

Fix SQ\_VC dec signals in tb\_sqsp.

Change tbtrk\_sqvc so it does not compare fetch addr for mini fetches.

Fix problem in tex\_instr\_seq that was allowing mini fetches to start out of phase.

Add more info to msgs from pcddata tracker to tell which set of pc data is mismatching. Also turn off sxl compare since it is redundant now that all the sx data comes from usx\_0.

Change 132675 on 2003/11/18 by danh@danh\_xenos\_linux\_orl

Added the tbtrk\_sq\_sx\_pcaddr tracker.

Change 132667 on 2003/11/18 by danh@danh\_xenos\_linux\_orl

Initial Release.

Change 132649 on 2003/11/18 by vromaker@vromaker\_r400\_linux\_marlboro

- alu\_instr\_seq timing fixes for constant store read: first the register stage on the offset was moved after the sum2 adder; then the init\_done\_bits signal was changed from a combinational ACS state machine output to a registered one-bit state machine output to help the path to the new sum2 register
- thread buff status read timing fix - moved the status read back one cycle by sending the unregistered, rotated request vector to the arbiter and registering the winner out of the arbiter; the output of the status read mux was then registered

Change 132516 on 2003/11/18 by rramsey@rramsey\_xenos\_linux\_orl

Add a mova test to the sq regression.

Change no\_inc in pix\_ctl to use sr version instead of nxt value out of the ppb.

Fix instr base calc in rbbm\_if so rt/nrt determination is correct.

Stop vec\_grp tracker from comparing pix auto\_count cycles.

Change 132219 on 2003/11/16 by smoss@smoss\_crayola\_linux\_orl\_regress

<Orlando Hardware Regression Results >

Change 132123 on 2003/11/14 by rramsey@rramsey\_xenos\_linux\_orl

Fix a bug in aluconst\_mem related to rt constant reads.

Fix const\_map\_cntl so deallocate\_cnt gets updated correctly when alloc and context\_done happen on same clk.

tb\_sqsp was missing some primitive boundaries in the pkr for RT prims.

Change 131826 on 2003/11/13 by rramsey@rramsey\_xenos\_linux\_orl

get rid of ifndefs so vcs will compile

Change 131814 on 2003/11/13 by dclifton@dclifton\_xenos\_linux\_orl

Added register for undriven signal

Change 131722 on 2003/11/13 by rramsey@rramsey\_xenos\_linux\_orl

Add capability to dump Cadence shm instead of fsdb. Enabled by defining DUMP\_SHM in tb\_sqsp/vcsopts.f file

Change 131537 on 2003/11/12 by llefebvr@llefebvr\_r400\_linux\_marlboro

- 1) added register stage to line up pred\_override bits with SP phase
- 2) made the waterfall/predicated override an or instead of an and.

Change 131465 on 2003/11/11 by donaldl@donaldl\_xenos\_linux\_orl

When in the VS\_EVENT state and going to IDLE, update d\_sp\_sel[3:0] as a default based on disable\_vtx\_3,2,1,0 instead of 0. This is to fix a bug where the correct o\_sp\_vsr\_valid bit was not being set because the disable simd flags were not being considered (when going from VS\_EVENT to IDLE).

Change 131241 on 2003/11/11 by kmeekins@kmeekins\_xenos\_linux\_orl

Removed event window from VC counters.

Change 131082 on 2003/11/10 by kmeekins@kmeekins\_xenos\_linux\_orl

tb\_vc.v

-----

Fixed instantiation of vc now that delay is removed.

sq\_fetch\_arb.v

-----

Changed the bus width of vc\_mini\_count\_q to accomidate the +2 modification.

vcmi\_requestor.v

-----

Increased the uvcmi\_input\_fifo FIFO depth to 8.

Added the FIFO full to the performance monitor.

tp.blk,

vc.v,

vc\_perf\_config.txt,

vc\_perfmon.v,

vcmi.v  
-----  
Added the FIFO full for the vcmi\_input\_fifo to the performance monitor.

Change 130763 on 2003/11/07 by llefebvr@llefebvr\_r400\_linux\_marlboro  
Reverting timing fix that broke r400sq\_const\_index\_04.cpp test.

Change 130661 on 2003/11/07 by rramsey@rramsey\_xenos\_linux\_orl  
Another attempt to keep the pc\_out\_ppb from overflowing

Change 130571 on 2003/11/06 by llefebvr@llefebvr\_r400\_linux\_marlboro  
This fixes the bad pix/vtx GPR input arbitration performance counter.

Change 130421 on 2003/11/06 by bhankins@bhankins\_xenos\_linux\_orl  
- sq-sx thread id added to sq output and into and through the sx  
- updated sx-rb trackers to use sq-sx thread id  
- removed obsolete code from sx  
- fixed sx bug where an ea from one export to memory was resetting the valid bits  
for the other export to memory

Change 130346 on 2003/11/05 by danh@danh\_xenos\_linux\_orl  
Removed spi delay\_in and delay\_out ports.

Change 130127 on 2003/11/04 by vromaker@vromaker\_r400\_linux\_marlboro  
- instruction writes to the different SIMD memories now happen  
independently and no longer wait for all SIMD memories to be  
available

Change 130094 on 2003/11/04 by rramsey@rramsey\_xenos\_linux\_orl  
Fix scalar tracker so it compares all 128 bits based on write masks  
It was only comparing the lower 32 bits based on bit 0 of the write mask

Change 130079 on 2003/11/04 by rramsey@rramsey\_xenos\_linux\_orl  
Couple of timing fixes for aiq and cfs  
Fix a bug in the rbbm if that was allowing map copies to happen before  
memory writes  
Fix a problem in the testbench that was causing some incompletes

Change 130072 on 2003/11/04 by rramsey@rramsey\_xenos\_linux\_orl

Update tracker to work with new sp\_sx dump file that has all free-done entries as unique lines between exports

Change 129980 on 2003/11/03 by smoss@smoss\_crayola\_linux\_orl\_regress

some housekeeping and removed bad path

Change 129723 on 2003/11/01 by vromaker@vromaker\_r400\_linux\_marlboro

- fixed pix ctl output buffer overwrite bug
- backed timing fix out of status reg and pix thread buff

Change 129444 on 2003/10/30 by llefebvr@llefebvr\_r400\_linux\_marlboro

Fixing dangling wires in the sq related to performance module.  
Fixing shader due to Kill opcode assembler change.  
Fixing trakcer problem in the TB\_SQSP when autocount vtx is on.

Change 129408 on 2003/10/30 by rramsey@rramsey\_xenos\_linux\_orl

Move some continuous assignments into always blocks to help sim time  
Rework cfs\_rtr/arb\_xfc path to help timing  
Fix a problem with detecting serialize for the cf state machine

Change 129348 on 2003/10/30 by mearl@mearl\_xenos\_linux\_orl

Added two primitive interpolation back in.

Change 129259 on 2003/10/29 by danh@danh\_xenos\_linux\_orl

- spi\_interp\_ctl IJ buffer changed from one 16x200 memory to two 16x100 memories.
- added additional SQ\_SP\_interp\_qd[0:1]\_prim\_sela signals to improve spi input timing.

Change 129213 on 2003/10/29 by llefebvr@llefebvr\_r400\_linux\_marlboro

Added VC\_PERF\_ACTUAL\_STARVED performance counter in the SQ.

Change 129150 on 2003/10/29 by llefebvr@llefebvr\_r400\_linux\_marlboro

Increasing VC mini count to ll\_fifo\_size +2.

Change 129066 on 2003/10/28 by vromaker@vromaker\_r400\_linux\_marlboro

- added vtx input optimization for autocount on and continued off
- fixed initialization problem for vtx autocount
- made pix thread buff timing fixes: reduced load on status read data bit 19, which is the event bit, and also tried to reduce

the load on pop\_thread (part of the same path) in the status register  
- backed out a timing fix in alu\_instr\_seq that was causing a mova  
test to fail  
- fixed the AUTO\_COUNT\_SIZE definition

Change 128816 on 2003/10/27 by llefebvr@llefebvr\_r400\_linux\_marlboro

Adding VC performance counters in the SQ.  
Removed the SX->RB warnings on non-initialized GPR channels.

Change 128675 on 2003/10/27 by smoss@smoss\_xenos\_linux\_orl

combined ncverilog and vcs simulators to one build

Change 128659 on 2003/10/27 by donalddl@donalddl\_xenos\_linux\_orl

Delayed rom\_rsp\_shift\*\_\* mux shift selects 1 clk to fix synthesis timing.

Change 128656 on 2003/10/27 by donalddl@donalddl\_xenos\_linux\_orl

Changed vc\_req's and tex\_req's dependencies on vc\_pending\_q and  
tp\_pending\_q.

Change 128647 on 2003/10/27 by rramsey@rramsey\_xenos\_linux\_orl

Change ais so PS src sel gets priority over PV  
Add predicated jumps and calls to cfs  
Fix fetch\_type connection in sq and tex\_instr\_seq

Change 128645 on 2003/10/27 by llefebvr@llefebvr\_r400\_linux\_marlboro

Incrementing the number of in flight testure requests from 6 to 7.

Change 128601 on 2003/10/27 by mmantor@mmantor\_xenos\_linux\_orl

<Enable SQ use of 128 locations in export memory instead of 112 locations. Also added  
counters in sq arbiter to give priority to instruction pipe that has the fewest  
instructions when both control flow machines are available. This changelist requires  
both an emulator and hardware rtl code updates>

Change 128592 on 2003/10/26 by danh@danh\_xenos\_linux\_orl

Changed sc\_rt\_valid to fix the condition when end\_of\_prim and end\_of\_vector do not  
occur at the same time, the sc\_packer will send real time fill quads.

Change 128526 on 2003/10/24 by mearl@mearl\_xenos\_linux\_orl

Took out two prim per clock to get regression to pass.



Change 128393 on 2003/10/24 by llefebvr@llefebvr\_r400\_linux\_marlboro

This should fix the instruction count being off. The bad machine (cfs) was used to determine the thread type and hence some pixel shader instructions were counted as vertex ones and vice versa.

Change 128365 on 2003/10/24 by mearl@mearl\_xenos\_linux\_orl

Added 2 primitive interpolation in SQ and SPI. Fixed a bug in sx\_parameter\_cache. Fixed synthesis bugs in SC.

Change 128209 on 2003/10/23 by vromaker@vromaker\_r400\_linux\_marlboro

- timing fixes for constant store read address

Change 128195 on 2003/10/23 by rramsey@rramsey\_xenos\_linux\_orl

Fix a problem with yield\_optimize

Change 128048 on 2003/10/23 by llefebvr@llefebvr\_r400\_linux\_marlboro

Fixed problem in the active counters when both pixels and vertexes were processing at the same time.

Change 128019 on 2003/10/23 by rramsey@rramsey\_xenos\_linux\_orl

go back to prev version

Change 127895 on 2003/10/22 by vromaker@vromaker\_r400\_linux\_marlboro

- timing fixes for gpr alloc

Change 127872 on 2003/10/22 by rramsey@rramsey\_xenos\_linux\_orl

fixes for MT3 functions

Change 127861 on 2003/10/22 by llefebvr@llefebvr\_r400\_linux\_marlboro

Fixing TP and VC sync stalls for both pixel and vertex threads.

Change 127742 on 2003/10/22 by llefebvr@llefebvr\_r400\_linux\_marlboro

Removed the warnings from the sp->sx trackers and sx->sp. Now emulator is always executing the scalar instruction even in the case of a 3 operand vector opcode. This is to match with random shaders.

Change 127730 on 2003/10/22 by rramsey@rramsey\_xenos\_linux\_orl

Fix a bug with start\_of\_clause

Change 127580 on 2003/10/21 by danh@danh\_xenos\_linux\_orl

Changed any\_pred\_hi and any\_pred\_lo generation, now the predicate and valid bits are now related to the thread that the CFS is working on.

Change 127397 on 2003/10/20 by llefebvr@llefebvr\_r400\_linux\_marlboro

Added an event window for pixels. There was a problem in the global event window as if both pixels and vertexes were turned on at the same time, as soon as one went off it was turning off the whole window. This fixes pixel counters being 0 for some tests.

Change 127325 on 2003/10/20 by vromaker@vromaker\_r400\_linux\_marlboro

- updated VC injector to handle multi-cycle returns (the number of cycles, 1 to 4, is read from the vc\_rp\_sp.dmp file)

Change 127313 on 2003/10/20 by dclifton@dclifton\_r400

Updated to testbench changes.

Change 127269 on 2003/10/19 by rramsey@rramsey\_xenos\_linux\_orl

Change behave mem\_model in spi so its read dly matches the real mem  
Send interp\_valid and ij\_line lclk early to account for 2clk read dly  
Fix spi\_sp tracker so it works with early valid  
Change thread\_buf and cfs machines so only fetches can modify the  
fetch pending bit. The alu machines only read the value out of the buffer.  
Get rid of a bunch of extra 'else' clauses

Change 127091 on 2003/10/17 by rramsey@RRAMSEY\_P4\_r400\_win

update spreadsheet with 10/17/03 results  
modify script so it automatically handles reports with/without runtime

Change 127079 on 2003/10/17 by smoss@smoss\_xenos\_linux\_orl

initialized memory controller for sc and sx to allow real memories to work in  
tb\_sqsp

Change 126983 on 2003/10/16 by vromaker@vromaker\_r400\_linux\_marlboro

fixed code that was causing a latch in synthesis

Change 126908 on 2003/10/16 by rramsey@rramsey\_xenos\_linux\_orl

absolute modifier for constants should apply to all source constants

Change 126823 on 2003/10/15 by rramsey@rramsey\_xenos\_linux\_orl

Add sqvc tracker to gc testbench when running with orlando trackers  
Rework some of the alu/tex constant logic to get rid of the bug that  
was allowing threads to start processing before all of the constants for  
their context had been loaded.

Change 126796 on 2003/10/15 by vromaker@vromaker\_r400\_linux\_marlboro

- hooked up the new alu\_arb\_policy and tx\_cache\_sel register bits (but  
temporarily tied the tx\_cache\_sel input to the vtx thread buff low  
since it is being incorrectly set to 1 by Primlib)

Change 126483 on 2003/10/13 by mearl@mearl\_xenos\_linux\_orl

Fix One Prim Per Clock bug in sq\_ptr\_buff. Revert changes in sq\_pix\_ctl to make  
2 prim interp changes easier. Put known primdata data on all quads across packer  
to iterator interface. Fix dumps for no\_inc\_pix\_cnt signal.

Change 126450 on 2003/10/13 by donald1@donald1\_xenos\_linux\_orl

Delayed SQ\_SX\_sp\_simd\_id an extra clock to line up for redundancy use.

Change 126362 on 2003/10/13 by rramsey@rramsey\_xenos\_linux\_orl

Change sq\_sp\_interp dump so it contains all of the pass\_count and wrap passes  
through the interpolator  
Add spi\_sp tracker (enabled with ENABLE\_SPI\_TRACKER define)

Change 126324 on 2003/10/13 by dougd@dougd\_r400\_linux\_marlboro

Added logic to generate read enables for the 4 map rams in sq\_aluconst\_rams.v  
Added SQ\_CONTEXT\_MISC\_YEILD\_OPTIMIZE register to sq\_rbbm\_interface.v

Change 126234 on 2003/10/10 by vromaker@vromaker\_r400\_linux\_marlboro

- added export arbiter module that will limit the number of color buffer export  
threads to one every 4 clocks
- hooked up the export blocker outputs and commented out the previous export  
blocking code
- added export alloc arbiter inputs to exp\_alloc\_ctl module so that the buf\_avail  
counter will be updated by the export allocs
- added logic to support the export arbiter to the vertex and pixel thread buffers
- added logic to support the export arbiter to the thread arbiter
- separated the export alloc request out of the alu request logic in the status

register,

and added an output for the export alloc request

Change 126226 on 2003/10/10 by cbrennan@cbrennan\_r400\_emu

Release from my emu branch: texture stacks for TP as well.

Leda rule tweaks

add more .rg files

Change 125806 on 2003/10/09 by cbrennan@cbrennan\_r400\_release

Temporarily reduce the num SQ\_TP vectors in flight back to 6 until fifo overflows can be fixed.

Change 125780 on 2003/10/09 by bhankins@bhankins\_xenos\_linux\_orl

update sx test inputs to match the established convention

Change 125697 on 2003/10/08 by dougd@dougd\_r400\_linux\_marlboro

fixed bug in eqn for \*sync\_alu\_stall

Change 125660 on 2003/10/08 by rramsey@rramsey\_xenos\_linux\_orl

Fix compile warnings for sq (several missing ports)

Fix compile warning in sx\_parameter\_caches

Fix SQ\_SP\_fetch\_simd\_sel so it lines up with the data coming out of the GPRs

Change 125598 on 2003/10/08 by dougd@dougd\_r400\_linux\_marlboro

Expanded the read back mux for rbbm diagnostic reads to include the extra memories for SIMD2 and SIMD3.

Change 125550 on 2003/10/08 by rramsey@rramsey\_xenos\_linux\_orl

Increase sq\_tp\_maxcount from 6 to 7

Fix a problem with the simd mux for vtx\_alloc\_size in export\_alloc

Fix a problem with pc\_alloc\_free\_cnt in export\_alloc (alloc and dealloc on same clk was broken)

Make alu ctl\_flow and instr trackers work with multiple simd's

Also change these trackers to use common code for pix/vtx by selecting the type with a parameter

Change 125540 on 2003/10/08 by dclifton@dclifton\_r400

Added needed include files. Strange how these compiled before this.

Change 125509 on 2003/10/07 by dougd@dougd\_r400\_linux\_marlboro

change perfcounters alu(0/1)\_fifo\_empty\_simd\* to count  
alu(0/1)\_stall\_simd\* instead.

Change 125370 on 2003/10/07 by mearl@mearl\_xenos\_linux\_orl

Fixed the SQ bug when bad pipe exists before a good pipe. Also, updated  
the RT trackers in the SC testbench.

Change 125278 on 2003/10/07 by dougd@dougd\_r400\_linux\_marlboro

Added a new state register, vc\_fifo\_depths\_l1\_req\_fifo\_depth to  
sq\_rbbm\_interface.v and wired it up to the compare logic for  
vc\_mini\_count\_q in sq\_fetch\_arb.v.

Corrected a typo in sq\_vtx\_ctl.v that affected synthesis.

Change 125260 on 2003/10/07 by dclifton@dclifton\_r400

Updates for a couple of fifos in sq and new block in sp

Change 125059 on 2003/10/06 by rramsey@rramsey\_xenos\_linux\_orl

Fix sq\_sx file read in tb\_sqsp  
Add new tracker for shader writes to gpr  
Add myself to failing regression email list

Change 124864 on 2003/10/03 by rramsey@rramsey\_xenos\_linux\_orl

add some missing wire declarations

Change 124850 on 2003/10/03 by rramsey@rramsey\_xenos\_linux\_orl

move an adder in front of a register and change to a fifo with registered  
outputs to help timing

Change 124792 on 2003/10/03 by dougd@dougd\_r400\_linux\_marlboro

Removed all references to SIMD1\_DISABLE in sq.v and sq\_rbbm\_interface.v.

Added 32 new performance counters: many are for SIMD2 and SIMD3 but  
other existing counters were expanded to differentiate between vertex  
and pixel counts. There are now 95 performance counters in the sq.

Change 124774 on 2003/10/03 by smoss@smoss\_crayola\_linux\_orl\_regress

re-enabled behavioral memories until real memories are working

Change 124741 on 2003/10/03 by bhankins@bhankins\_xenos\_linux\_orl

fix name on sx test pin

Change 124738 on 2003/10/03 by smoss@smoss\_crayola\_linux\_orl\_regress

<Orlando Hardware Regression Results >

Change 124634 on 2003/10/02 by rramsey@rramsey\_xenos\_linux\_orl

adding cond\_pred optimize to control flow seq

Change 124434 on 2003/10/01 by mmang@mmang\_xenos\_linux\_orl

1. Turned on 3 simds in emulator (sc\_interp.cpp, sq\_block\_model.cpp, and user\_block\_model.cpp).
2. Turned on 3 simds in rtl (sc\_packer.v, tb\_sqsp.v, and vgt.v).
3. Fixed bug in chip\_vc.tree to get SQ\_VC\_simd\_id and TC\_VC\_simd hooked up correctly.
4. Fixed bug in sc\_packer.v related to having a 2 bit simd\_id\_sel.

Change 124292 on 2003/10/01 by rramsey@rramsey\_xenos\_linux\_orl

Change sq\_vgt\_rtr to be driven based on fifo full, rather than by the vsr load state machine

Change 124203 on 2003/10/01 by dougd@dougd\_r400\_linux\_marlboro

The four existing SYNC\_STALL counters were separated into (8) pix and vtx stall counters.

The two ALU INSTRUCTION ISSUED counters were made to increment by 1,2,3 or 4.

The two CF INSTRUCTION ISSUED counters were made to increment by 1,2,3,4,5 or 6.

Added `ifdef's to sq\_perfmon\_wrapper for SIMD1, SIMD2, SIMD3.

perfmon event window:

An enable for the performance counters is generated by events received from the VGT and/or SC which create a window of time when the counters will be active. All of the perf counters are now controlled by this enable.

Change 123984 on 2003/09/30 by bhankins@bhankins\_xenos\_linux\_orl

change names of sx i/o ROM\_MCh\_disable signals

Change 123966 on 2003/09/30 by smoss@smoss\_xenos\_linux\_orl

using real memories for sqsp

Change 123952 on 2003/09/30 by mmantor@mmantor\_xenos\_linux\_orl

<added changes for 2 prim interpolation to the spi and sq and all top level interconnects, and sq\_sx\_sp\_simd\_id for redundancy control, and all changes to test bench as well as some ncoverilog error messages. Some other misc top level clean up>

Change 123918 on 2003/09/29 by rramsey@rramsey\_xenos\_linux\_orl

Change tp\_sqsp dump to use FMT\_32\_32\_32\_32\_FLOAT

Remove a monitor from tbtrk\_sc for now since it is broken for ONEPPC

Need to register the if inputs to aiq since they are put in the fifo one clk after the transfer

Fix the exec\_sm so it is 4 clks even when switching clauses

Remove one clk of latency on tp\_dec from fetch\_arb

Fix the strap bits in sq.v so the tp and vc cfs and if machines get two read cycles out of 8 when we have two instruction stores

Change the tp\_sq dec input and force the tp\_sp format in tb\_sqsp

Fix the tif so its state machine is 4 clks between clauses and change it so 0 count execs can be merged into the instruction ahead of them

Fix the tex\_instr\_seq for the case where tp\_dec happens on the same clk the fcs state machine kicks off (instr were getting dropped)

Check in Scott's vgt change to clamp vtx\_reuse based on good pipes

Change 123798 on 2003/09/29 by donald1@donald1\_xenos\_linux\_orl

Temporary hook-up of SQ\_SX\_interp\_2prim to zero going to SX until SQ changes for 2 prim is complete.

Change 123755 on 2003/09/29 by mearl@mearl\_xenos\_linux\_orl

Fix for timing problems, submitting new memories, using real memories for regressions.

Change 123528 on 2003/09/26 by llefebvr@llefebvr\_r400\_linux\_marlboro

The sp->sx, sq->tp and sq->vc trackers now all use the post steered valid bits to know what is valid. Thus they are now compatible with the redundant pipe. They should track correctly in any bad pipe configuration. They however don't compare the RSP data for now (waits for the HW implementation)

Change 123515 on 2003/09/26 by bhankins@bhankins\_xenos\_linux\_orl

- add sx\_redundancy.v to hierarchy to try and improve on timing

- add EXP\_BUF\_112\_DEEP switch. comment out in sx\_defines.v to enable all 128 locations of the color export buffer to be used

- add ONE\_STAR\_PROCESSOR switch. comment out in sx\_defines.v to use two star processors.
- add support for thread id and thread type for debug.
- misc changes for timing which don't change the logic.

Change 123485 on 2003/09/26 by dougd@dougd\_r400\_linux\_marlboro

I removed these files prematurely.

Change 123462 on 2003/09/26 by dclifton@dclifton\_r400

disabled USE\_BEHAVE\_MEM. Changed 8x104 ram in sq to 8x105.

Change 123343 on 2003/09/25 by dougd@dougd\_r400\_linux\_marlboro

adding the x105 virage memories and deleting the x104 used in the sq\_vc\_skid\_buf

Change 123331 on 2003/09/25 by dougd@dougd\_r400\_linux\_marlboro

usq\_alu01\_state\_mem is used twice as the instance name so I changed the 2nd one to usq\_alu23\_state\_mem.

Change 123260 on 2003/09/25 by mmang@mmang\_xenos\_linux\_orl

1. For Vivian E., added new simd memories and star patch in/out wires.
2. In vertex thread buffer, fixed bug in simd3 alu state registers.
3. In pixel thread buffer, fixed bug in simd2/3 cf state read data.
4. Adjusted simd id bus width for sq to tp tracker.
5. In sq.v, added vertex shader and pixel shader constant base and size connections to simd2/3 alu instruction sequencers.

Change 123113 on 2003/09/24 by llefebvr@llefebvr\_r400\_linux\_marlboro

Fixed the autocount pixel timing by removing 5 pipeline registers in the SQ control path. Also fixed the counter's with back to 17 bits (from 19) int both the vertex and pixel path such that when it hits the SP it is of the correct 23 bits width (17 bits count + 2 bits phase + 4 bits index). This fixes r400vgt\_multi\_pass\_pix\_shader\_01 at the sqspsx testbench level.

Change 123082 on 2003/09/24 by mearl@mearl\_crayola\_linux\_orl

tb files updated for ONE\_PRIM\_PER\_CLOCK, bug fix in interpolators for ONE\_PRIM\_PER\_CLOCK

Change 123076 on 2003/09/24 by donalddl@donalddl\_xenos\_linux\_orl

Connected ROM block redundancy signals.  
Added sq export address buffer support.



Change 122865 on 2003/09/23 by dougd@dougd\_r400\_linux\_marlboro

fixed typo

Change 122699 on 2003/09/23 by dougd@dougd\_r400\_linux\_marlboro

fix typo (change blocking to non-blocking assignment)

Change 122683 on 2003/09/23 by mearl@mearl\_crayola\_linux\_orl

One primitive per clock changes in the back of the SC and front of the SQ. Right now, the ONE\_PRIM\_PER\_CLOCK define in

header.v and SC\_SQ\_interface.v are needed for this change. Will update this to ONEPPC, since this already exists in

header.v. Also, the sim.cfg file does not have an ifdef, so is hardcoded to one prim per clock.

Change 122558 on 2003/09/22 by dougd@dougd\_r400\_linux\_marlboro

1. changed sq\_stdrfsdks2p8x104cmlsw0 to sq\_stdrfsdks2p8x105cmlsw0 in sq\_vc\_skid\_buf.v
2. added timing fixes to sq\_aluconst\_mem.v, sq\_aluconst\_rams.v and sq\_instruction\_store.v

Change 122520 on 2003/09/22 by vromaker@vromaker\_r400\_linux\_marlboro

timing fixes - added registers for vs and ps base and size after the context register read mux

Change 122402 on 2003/09/20 by mmang@mmang\_crayola\_linux\_orl

1. Added simd2 and simd3 to code.
2. Added simd2 to synthesized code.
3. In sq.blk and sq\_rbbm\_interface, added DB\_READ\_MEMORY, DB\_WEN\_MEMORY\_2, and DB\_WEN\_MEMORY\_3 to SQ\_MISC\_DEBUG register.
4. In header.v, turned on SIMD2\_PRESENT.
5. In sc\_packer.v, turned on SIMD2 but don't use it with SIMD2\_PRESENT\_TEMP.
6. In sq\_aluconst\_mem.v, sq\_aluconst\_top.v, sq\_cfc.v, and sq\_instruction\_store.v, hooked up DB\_WEN\_MEMORY\_2 and DB\_WEN\_MEMORY\_3 to appropriate SIMD2/3 memories.
7. In sq\_export\_alloc.v, handle position/main export id and parameter cache thread base for simd2/3. Be able to handle one type down simd0/1 and a different type down simd2/3 on the same clock.
8. In sq\_pix\_ctl.v and sq\_vtx\_ctl.v, multiple simd gpr\_alloc blocks return different acks, gpr bases,

- and gpr maxes.
9. In `sq_exp_alloc_ctrl.v`, handle position/main export buffer management. Be able handle one type down `simd0/1` and a different type down `simd2/3` on the same clock.
  10. In `sq_pix_thread_buff.v` and `sq_vtx_pix_thread_buff.v`, added muxing and memories to handle status bits, cfs state, and alu state. `Simd2` mirrors `simd0`, while `simd3` mirrors `simd1`.
  11. In `sq_status_reg.v`, added `simd2/3` arb requests and status bit writing from `simd2/3`.
  12. In `tb_sqsp.v`, fixed some bugs related to `pspv_wr_en`, `pred_override`, `const_addr`, and `const_valid` hook ups.
  13. In `tbtrk_spsx.v`, `SIMD_PRESENT` conditional delaying and management of `thread_id` and `thread_type` for tracker.
  14. In `tbtrk_sq_pix_rs_input.v` and `tbtrk_sq_vtx_rs_input.v`, temporary klug to hook up `b0b1_predicate` instead of `predicate`.
  15. In `tbtrk_sq_sp_vec_gpr.v`, added `simd2/3` tracking of `gpr_int_wen` interface.
  16. In `sq_tex_instr_queue.v`, get `gpr_max` from appropriate `simd` data.<enter description here>

Change 121731 on 2003/09/17 by rramsey@RRAMSEY\_P4\_r400\_win

add runtime to report  
update spreadsheet with 9/17/2003 results

Change 121629 on 2003/09/16 by danh@danh\_crayola1\_linux\_orl

Removed XY pipe delay, XY data is now processed by the interpolators

Change 121559 on 2003/09/16 by tien@tien\_r500\_emu

Reverse order of TP (`vfetchn` and `tfetchn`) const

Change 121537 on 2003/09/16 by smoss@smoss\_crayola\_linux\_orl\_regress

increasing interface idle timeout for randoms

Change 121348 on 2003/09/15 by dougd@dougd\_r400\_linux\_marlboro

1. corrected the trigger events for `VTX_SWAP_IN`, `VTX_SWAP_OUT`, `PIX_SWAP_IN`, `PIX_SWAP_OUT`, `CONSTANTS_USED_SIMD0` and `CONSTANTS_USED_SIMD0`.
2. made event counters for these used multibit increment values
3. added `"+incdir+$PARTS_LIB/src/gfx/sp"` to `vcs_top.ini` to pick up `sp_defines.v` included in `sq_ais_output.v`

Change 121332 on 2003/09/15 by rramsey@rramsey\_crayola\_linux\_orl

Change pix\_ctl so deallocs with real pixel vectors don't free param  
cache space until interpolation is almost complete  
Wire up the vc\_sp valid signals correctly  
Fix sx\_sp\_pcddata tracker

Change 121292 on 2003/09/15 by vromaker@vromaker\_r400\_linux\_marlboro

fixed incorrect loading of loop indices from the thread buffer into  
the ctl flow sequencer; this was causing a problem with the test  
r400sq\_const\_index\_07

Change 121278 on 2003/09/15 by dclifton@dclifton\_r400

Added to SQ include directory list

Change 121219 on 2003/09/14 by smoss@smoss\_crayola\_linux\_orl\_regress

<Orlando Hardware Regression Results >

Change 121157 on 2003/09/13 by smoss@smoss\_crayola\_linux\_orl\_regress

xenos updates

Change 121065 on 2003/09/12 by donaldl@donaldl\_crayola\_linux\_orl

Registered ROM\_EN\_RSP and ROM\_PIPE\_SEL[3:0].

Change 120910 on 2003/09/12 by donaldl@donaldl\_crayola\_linux\_orl

Removed SPToSQ kill\_type and kill\_valid signals and added them internally  
in the SQ. Done to save some gates and also to avoid having to add  
redundancy logic to them.

Change 120887 on 2003/09/12 by bhankins@bhankins\_crayola\_linux\_orl

- Add sx\_mem\_export.v module to capture pixel addresses and  
calculate rb id values for use in export to memory.
- Add support for redundancy logic. Inputs are currently  
tied low in tb\_sqsp.v and chip\_sx.tree.
- Add non-synthesizable logic to route thread id and thread  
type from sq through sx and out to rb for test. Allows  
tracker to identify export to memories, and to distinguish  
between them. Tied low in chip\_sx.tree and tb\_sqsp.v  
All associated I/O and logic is qualified on `ifdef SIM.
- Remove the register in sx\_export\_control\_common.v that was

requiring some signals on the sq alloc interface to be present one clock before the valid. Now, all sq\_sx\_exp\_signals are expected to be valid only when sq\_sx\_exp\_valid == 1.

- Add a register in the generation of the final pixel address value for export to memory, to try and improve on timing.

Change 120645 on 2003/09/11 by rramsey@rramsey\_crayola\_linux\_orl

Remove some unused defines

Add reset condition for primdata pipe stages in qdpr\_proc

Fix a bug with tp\_count in fetch\_arb when running with the VC

Increase loop\_cnt for vc inject in tb\_sqsp

Change 120592 on 2003/09/10 by vromaker@vromaker\_r400\_linux\_marlboro

changed SQ\_hs\_bclk, TST\_SQ\_rf\_star\_wrck, TST\_SQ\_hs\_star\_wrck so they are defined without the [0:0] range

Change 120510 on 2003/09/10 by vromaker@vromaker\_r400\_linux\_marlboro

fix for SQ\_VC\_simd\_id typo

Change 120426 on 2003/09/10 by donaldl@donaldl\_crayola\_linux\_orl

Added redundancy logic.

Change 120423 on 2003/09/10 by donaldl@donaldl\_crayola\_linux\_orl

Added redundancy logic.

Change 120397 on 2003/09/10 by rramsey@rramsey\_crayola\_linux\_orl

Add code to keep the vc and tp inject routines from clobbering each other

Fix vc inject routine so it handles formats that require double returns

Change 120296 on 2003/09/09 by dougd@dougd\_r400\_linux\_marlboro

added `include "register\_addr.v"

Change 120270 on 2003/09/09 by llefebvr@llefebvr\_r400\_linux\_marlboro

Now reading the SIMD\_ID from the dump in the tracker. Not doing anything with it however. It is just read in order to get to the valid data after it.

Change 120190 on 2003/09/09 by dougd@dougd\_r400\_linux\_marlboro

changed SQ\_RB\_event to SQ\_RB\_event\_pulse and declared as output from sq.v

Change 120087 on 2003/09/08 by dougd@dougd\_r400\_linux\_marlboro

Fixed 2 bugs in Real Time address logic in aluconst.  
Added correct default value for INST\_BASE\_VTX in sq\_rbbm\_interface.v  
Fixed bug in Real Time write data buffer in sq\_instruction\_store.v  
Added missing input/output declarations for SIMD2 & SIMD3 signals to sq\_aluconst\_top.v  
Clean up missing SIMD2, SIMD3 wire declarations in sq.v for the aluconst, is and cfc

Change 119982 on 2003/09/08 by vromaker@vromaker\_r400\_linux\_marlboro

added defaults to case statements

Change 119853 on 2003/09/06 by rramsey@rramsey\_crayola\_linux\_orl

Changes to make quad processing resources programmable

Change 119747 on 2003/09/05 by danh@danh\_crayola1\_linux\_orl

Removed SQ\_SP\_interp\_mode, SQ\_SP\_interp\_buff\_swap, added all SPI Redundant SP ports/connections.

Change 119736 on 2003/09/05 by danh@danh\_crayola1\_linux\_orl

removed SQ\_SP\_interp\_mode, SQ\_SP\_interp\_buff\_swap, added SQ\_SP\_interp\_simd\_id for Redundant SP

Change 119733 on 2003/09/05 by danh@danh\_crayola1\_linux\_orl

removed SQ\_SP\_interp\_mode, added SQ\_SP\_interp\_simd\_id for Redundant SP capability.

Change 119457 on 2003/09/04 by dclifton@dclifton\_r400

added sq\_export\_blocker to makefile  
Fixed TP\_SP\_data\_valid signal

Change 119422 on 2003/09/04 by mmang@mmang\_crayola\_linux\_orl

removed vc\_sp for now

Change 119294 on 2003/09/03 by vromaker@vromaker\_r400\_linux\_marlboro

- instantiation of sq export blocker at sq top level
- thread buffer timing fix related to status read/export count update

Change 119195 on 2003/09/03 by vromaker@vromaker\_r400\_linux\_marlboro

new file for arbitrating between exporting threads

Change 119127 on 2003/09/02 by dougd@dougd\_r400\_linux\_marlboro

Added the extra memories and their support to the instruction and constant stores to support 4 SIMD's. These memories and their required wiring and control are instantiated with `ifdef and use the SIMDn\_PRESENT macros defined in header.v  
Removed the use of SIMD1 macro.

Change 118878 on 2003/08/30 by rramsey@rramsey\_crayola\_linux\_orl

fix a deadlock condition between the input arb and vtx input controller

Change 118743 on 2003/08/29 by viviana@viviana\_crayola2\_syn

Configuration file to build the virage memories with a register in the 320x32 cfc memory.

Change 118694 on 2003/08/29 by rramsey@rramsey\_crayola\_linux\_orl

changes for random backpressure

Change 118622 on 2003/08/28 by llefebvr@llefebvr\_r400\_emu\_montreal

Modified the Orlando trackers to only compare valid channels. This replaces the 0xDEADDEAD values we had previously. Note that any uninitialized channel will generate a tracker warning still.

Modified interfaces are:

- 1) SX->SP parameter cache data
- 2) SP->SX
- 3) SX->RB

I left alone the SX->PA interface as we did not have problems over it. The qualifiers are there however if anyone wants to do it.

Change 118589 on 2003/08/28 by vromaker@vromaker\_r400\_linux\_marlboro

- fix for loop index clamping and constant address generation (both index and offset relative)
- changed the connection of the real time bit such that it now goes directly from the AIQ to the AIS output mux (and not thru the AIS)
- sq\_tests.simple\_reg\_indexing tests now pass

Change 118581 on 2003/08/28 by dclifton@dclifton\_r400

tied the upper bit of sq\_tp\_trk\_simd\_id low.

Change 118490 on 2003/08/28 by dclifton@dclifton\_r400

Clean up of unused signals, fix of STAR signals in sp.v

Change 118397 on 2003/08/27 by smoss@smoss\_crayola\_linux\_orl\_regress

<Orlando Hardware Regression Results >

Change 118215 on 2003/08/26 by vromaker@vromaker\_r400\_linux\_marlboro

changed define for SQ\_VC\_MINI\_MAXCOUNT from 16 to 32

Change 118200 on 2003/08/26 by rramsey@rramsey\_crayola\_linux\_orl

Increase number of clks the tp\_sq inject routine can loop through input data  
Fix a problem with the sx\_rb color tracker when the sx sends 0 mask quads, or  
the rb kills quads

Change 118130 on 2003/08/26 by dclifton@dclifton\_r400

Added tbrk\_sqvc, fixed vector engine assignments.

Change 118128 on 2003/08/26 by dclifton@dclifton\_r400

Added definable # of simd's to sp.

Change 117957 on 2003/08/25 by dougd@dougd\_r400\_linux\_marlboro

Fixed some wiring errors in the wrapper that prevented some counters from working.

Change 117706 on 2003/08/22 by mmantor@mmantor\_crayola\_linux\_orl

<added new ports and/or expanded to two bits to vgt, sq, and pa for simd\_id with  
modifications to their test benches and added  
ifdefs with bad pipe signals to input of vgt, replaced SIMD1 macro with  
SIMD1\_PRESENT macro in the SC files>

Change 117704 on 2003/08/22 by mmantor@mmantor\_crayola\_linux\_orl

<Fixed conflict between vec\_3op\_no\_swap and scalar\_const\_op to control swizzle  
correctly for the scalar engine and deliver the special gpr read address created in  
the sq\_ais\_output block>

Change 117631 on 2003/08/21 by vromaker@vromaker\_r400\_linux\_marlboro

- fix for VC\_SQ\_data\_rdy (this was being asserted too often, but did not  
cause any of the tests to fail...)

Change 117627 on 2003/08/21 by vromaker@vromaker\_r400\_linux\_marlboro

VC tracker added to tb\_sqsp

Change 117504 on 2003/08/21 by mmang@mmang\_crayola\_linux\_orl

1. Increased simd\_id wires to 2 bits throughout SQ. SQ external interfaces are still only 1 bit.
2. Made SQ simd 1 blocks conditional based on SIMD1\_PRESENT in header.v. Realigned some code in anticipation of SIMD2 and SIMD3.

Change 117311 on 2003/08/20 by rramsey@rramsey\_crayola\_linux\_orl

Changes to sc for 4 qd/clock picker in KILL\_ALL\_PIXELS mode  
Check in sc memory updates for Vivian  
Add some missing connections in sqsp to fix compile warnings  
Go to a global define for all trackers to control x vs 0 mismatch/warning (MISMATCH\_X\_VS\_0)

Change 116887 on 2003/08/18 by dougd@dougd\_r400\_linux\_marlboro

restore the `ifdef USE\_BEHAVE\_MEM that was removed for testing of virage behavioral models.

Change 116795 on 2003/08/15 by vromaker@vromaker\_r400\_linux\_marlboro

adding sq-vc tracker (not debugged yet - just checking in working copy)

Change 116380 on 2003/08/13 by mmang@mmang\_crayola\_linux\_orl

1. Added separate gpr allocation/deallocation management for multiple simds (sq\_gpr\_alloc, sq\_exit\_sm, sq\_pix\_thread\_buff, sq\_status\_reg, sq\_vtx\_thread\_buff, sq\_pix\_ctl, and sq\_vtx\_ctl)
2. Made thread\_arb poll cfs rtr on a 4 clock interval in order to ensure the arbiters stayed in phase between simds.
3. Created new interface signal between thread\_arb and export\_alloc to lock export\_id and parameter cache base for each simd. In addition, created registers for these values for each simd in order to ensure they got allocated in order.
4. In ais\_output, used simd to mask pix\_ctl gpr writes to different simds.
5. In tb\_sqsp, added simd\_id and gpr write address to texture latency fifo to help trackers and read inject return files.



6. In `tex_instr_queue`, grab appropriate `gpr_max` based on `simd id`.

Change 116303 on 2003/08/13 by `danh@danh_r400_win`

Updated failing tests status.

Change 115781 on 2003/08/11 by `rramsey@RRAMSEY_P4_r400_win`

update `sq` status

add runtime column to report so it works with the spreadsheet script

Change 115728 on 2003/08/10 by `rramsey@rramsey_crayola_linux_orl`

Change `SQ` to hold off popping the `RBBM skid fifo` while map copies are in progress. This fixes the problem where `gfx_copy` writes were being missed if they were less than 8 `clks` apart.

Get rid of extra write into `RBBM skid fifo` for reads, and instead zero out we and re out of `fifo` if it's empty. The `fifo` was overflowing if the filling entry was a read, since one additional entry was getting pushed.

`sx_sp_pcddata` tracker now ignores `4f5eaddf` (unwritten `pc` locations)

Fix a problem in the `sqsp` testbench that was causing `rbbm` writes to be dropped if the `sq` exerted back pressure.

Change 115620 on 2003/08/08 by `dougd@dougd_r400_linux_marlboro`

1. change all `hs` virage memories & files to have subword size in name
2. added diagnostic write enable from `rbbm` interface register to the modules with extra memories to support multiple `SIMDs`

Change 115595 on 2003/08/08 by `dougd@dougd_r400_linux_marlboro`

fixed the path for the real time bit down the `alu` pipeline to reach the constant and instruction stores.

Change 115581 on 2003/08/08 by `rramsey@RRAMSEY_P4_r400_win`

update `sq` status

Change 115492 on 2003/08/07 by `mmang@mmang_crayola_linux_orl`

change order of include paths for `register_addr.v`

Change 115430 on 2003/08/07 by `danh@danh_r400_win`

Updated status (lines 271-284).

Change 115426 on 2003/08/07 by `dclifton@dclifton_r400`

Added another block

Change 115274 on 2003/08/06 by smoss@smoss\_crayola\_win

monitor strange ncsim errors

Change 115254 on 2003/08/06 by smoss@smoss\_crayola\_win

fixing deaddead

Change 115241 on 2003/08/06 by dougd@dougd\_r400\_linux\_marlboro

1. corrected the connections to sq\_perfmon\_wrapper to enable the ALU active counters.

2. changed a few 1 bit vector declarations ( [0:0] ) to scalar on SQ outputs because it caused errors in synthesis.

Change 115159 on 2003/08/06 by rramsey@rramsey\_crayola\_linux\_orl

Change sq\_alu\_instr\_seq so gpr\_rd\_en is not asserted when reading constants  
Changes to thread\_arb, ctl\_flow\_seq, and status\_reg to get mem exports flowing

Change 115122 on 2003/08/06 by rramsey@RRAMSEY\_P4\_r400\_win

Update with Aug6 sanity results and add a new worksheet that has failures sorted by failure type

Change 115115 on 2003/08/06 by smoss@smoss\_crayola\_linux\_orl\_regress

Randy's keeping me honest

Change 115114 on 2003/08/06 by rramsey@rramsey\_crayola\_linux\_orl

add some missing dummy dump files

Change 115049 on 2003/08/05 by rramsey@RRAMSEY\_P4\_r400\_win

Put some comments on all of the failing tests so we can try to bin the issues for debugging

Change 115047 on 2003/08/05 by rramsey@rramsey\_crayola\_linux\_orl

Add register to hold pipe disable bits to tb\_sqsp  
Hook sx instance up to correct set of RBBM signals in tb\_sqsp  
Increase depth of sc state avail fifo since some events need to go through that path

Change sx pa tracker to always opens its files so it doesn't  
cause hangs when the files are empty  
Add deaddead and a selectable x\_vs\_0 mismatch disable (reports  
a warning rather than a mismatch) to tbtrk\_sx\_rb.v

Change 114774 on 2003/08/04 by rramsey@RRAMSEY\_P4\_r400\_win

update sqspsx status

Change 114706 on 2003/08/04 by danh@danh\_r400\_win

Updated r400sq\_\* status.

Change 114427 on 2003/08/01 by smoss@smoss\_crayola\_linux\_orl\_regress

added rb\_sx dump

Change 114404 on 2003/08/01 by amys@amys\_r400\_regress\_linux

changes made to fix running ncsim using Orlando trackers

Change 114305 on 2003/07/31 by vromaker@vromaker\_r400\_linux\_marlboro

cleaned up the path of ism\_state down through the  
instruction pipelines and removed the defparams used in the  
multiple instantiations of several modules.

Change 114167 on 2003/07/31 by danh@danh\_r400\_win

Updated the r400sq\_\* status.

Change 114159 on 2003/07/31 by rramsey@RRAMSEY\_P4\_r400\_win

update status. remove some CP tests that don't anything at sqsp.

Change 113990 on 2003/07/30 by rramsey@rramsey\_crayola\_linux\_orl

Changes to support real time prims.  
Tests that draw rt only now drive sc inputs  
RBBM stream is held off while each rt prim processes so  
rt code/const/params are not clobbered

Change 113953 on 2003/07/30 by danh@danh\_r400\_win

Updated r400sq\_\* status.

Change 113550 on 2003/07/28 by dougd@dougd\_r400\_linux\_marlboro

added define+virage\_ignore\_read\_addx to support virage behavioral models

Change 113548 on 2003/07/28 by dougd@dougd\_r400\_linux\_marlboro

Added missing register stage in memory address path that caused memory failures only with the virage behavioral model.

Change 113503 on 2003/07/28 by rramsey@RRAMSEY\_P4\_r400\_win

update sq stats

Change 113302 on 2003/07/25 by danh@danh\_r400\_win

Updated r400sq\_\* status.

Change 113293 on 2003/07/25 by rramsey@RRAMSEY\_P4\_r400\_win

update sq status

Change 113286 on 2003/07/25 by vromaker@vromaker\_r400\_linux\_marlboro

- a few more fixes for SQ\_VC/TP interfaces; the sq mini-regress now passes with the VC turned on

Change 113223 on 2003/07/25 by rramsey@rramsey\_crayola\_linux\_orl

uncomment driver for SQ\_SP\_interp\_xyline

Change 113207 on 2003/07/25 by danh@danh\_r400\_win

Updated the r400sq\_\* status.

Change 113039 on 2003/07/24 by danh@danh\_crayola1\_linux\_orl

Changed src\_c\_const\_addr\_rel generation so it matches the emulator code.

Change 112899 on 2003/07/24 by danh@danh\_crayola1\_linux\_orl

Changed src\_c\_const\_addr\_rel generation.

Change 112882 on 2003/07/24 by rramsey@RRAMSEY\_P4\_r400\_win

update sqspsx status

Change 112600 on 2003/07/23 by rramsey@rramsey\_crayola\_linux\_orl

Change sx-rb trackers so they always open their files at time 0, that way they don't cause hangs for tests that don't hit any quads

Hook up the real pixel mask in the sx\_rb color tracker

Change 112375 on 2003/07/22 by vromaker@vromaker\_r400\_linux\_marlboro

- fixed VC interface counter

Change 112335 on 2003/07/22 by danh@danh\_r400\_win

Updated the r400sq\* status.

Change 112289 on 2003/07/22 by dclifton@dclifton\_r400

Updated staging registers in sp\_macc.  
Revised sp\_scalar\_lut.  
Test signals connected.

Change 112108 on 2003/07/21 by rramsey@RRAMSEY\_P4\_r400\_win

update with 07/21 status and some comments on the failing tests

Change 112073 on 2003/07/21 by vromaker@vromaker\_r400\_linux\_marlboro

- fix for SQ\_VC interface
- TP\_SQ\_dec was hooked up to the interface counter
- timing fix in vtx thread buffer
- simd\_num connected thru ptr buff and pix ctl to pix thread buff
- performance fix in pix ctl

Change 112034 on 2003/07/19 by rramsey@rramsey\_crayola\_linux\_orl

Change vcs build script so cover is off by default  
Get rid of some compile warnings in tb\_sqsp  
Change sx\_rb color tracker so it doesn't use the sx\_rb\_quad dump  
to get pixel masks

Change 111986 on 2003/07/18 by dougd@dougd\_r400\_linux\_marlboro

Added dummy mems for all virage memories that didn't already have them.  
Moved memory data output register in sq\_cfc.v into the memory and dummy memory.  
Replaced all virage memories, etc. to get the memory needed for sq\_cfc.v

Change 111905 on 2003/07/18 by ygiang@ygiang\_r400\_pv2\_marlboro

added: new perf counters for sq hardware

Change 111807 on 2003/07/18 by mmantor@mmantor\_crayola\_linux\_orl

<added new dummy file for test cases that needed it>

Change 111736 on 2003/07/17 by mmang@mmang\_crayola\_linux\_orl

Added sp->sx export arbitration between multiple simd engines.  
Added register after instr\_start OR of multiple simd engines by  
taking unregistered signal out of sq\_ais\_output.

Change 111732 on 2003/07/17 by rramsey@RRAMSEY\_P4\_r400\_win

Update with regression results, plus a couple of my own

Change 111726 on 2003/07/17 by smoss@smoss\_crayola\_linux\_orl\_regress

modified \$value\$plusargs to keep cadence happy

Change 111692 on 2003/07/17 by danh@danh\_r400\_win

Updated the r400sq\* status.

Change 111650 on 2003/07/17 by rramsey@rramsey\_crayola\_linux\_orl

Add pasx done to testbench timeout logic

Change 111628 on 2003/07/17 by smoss@smoss\_crayola\_linux\_orl\_regress

changed tbmod\_fake\_pa for ncsim because all requests weren't occurring this was also  
true for vcs but sim was passing. changed buildt for nc to not run a sim after a  
compile

Change 111612 on 2003/07/17 by moev@moev2\_r400\_linux\_marlboro

Clean up files no longer used by the verification flow

Change 111603 on 2003/07/17 by moev@moev2\_r400\_linux\_marlboro

SQ changes to test Virage's HS memories.

Change 111419 on 2003/07/16 by rramsey@rramsey\_crayola\_linux\_orl

Connect TST\_aws\_enable to vc\_skid\_buf and wire it up to the top level

Change 111381 on 2003/07/16 by rramsey@rramsey\_crayola\_linux\_orl

Fix compile result check in buildtb  
Tie off sx related done signals when the sx is not there  
and spit them out if it is there and the tb hangs  
Don't source sx\_sp\_pcddata stimulus when using live sx  
Remove extra ifdef

Change 111353 on 2003/07/16 by bhankins@bhankins\_crayola\_linux\_orl

when the sx is present, include the sx trackers in on the decision to stop the simulation

Change 111345 on 2003/07/16 by rramsey@RRAMSEY\_P4\_r400\_win

Fix the update script to handle 'run time' being reported  
Redo the last status update to the spreadsheet since 'run time'  
caused all the fields to get shifted

Change 111342 on 2003/07/16 by smoss@smoss\_crayola\_linux\_orl\_regress

<Orlando Hardware Regression Results >

Change 111317 on 2003/07/15 by mmang@mmang\_crayola\_linux\_orl

Blocking/non-blocking fix found by synthesis.

Change 111305 on 2003/07/15 by smoss@smoss\_crayola\_win

update

Change 111303 on 2003/07/15 by rramsey@rramsey\_crayola\_linux\_orl

allow pa/sx requests before the rbbm file is empty

Change 111280 on 2003/07/15 by rramsey@rramsey\_crayola\_linux\_orl

need to wait for vc\_done if serialize and vc\_pending

Change 111275 on 2003/07/15 by rramsey@rramsey\_crayola\_linux\_orl

add SX\_BLOCK\_SIM so the sx trackers know where they are running

Change 111132 on 2003/07/15 by smoss@smoss\_crayola\_linux\_orl

just copying randy

Change 111123 on 2003/07/15 by rramsey@rramsey\_crayola\_linux\_orl

had a typo in the vc\_pending logic

Change 111107 on 2003/07/15 by smoss@smoss\_crayola\_linux\_orl

updated

Change 111093 on 2003/07/15 by smoss@smoss\_crayola\_linux\_orl

decapitating tb\_sc

Change 111008 on 2003/07/14 by dougd@dougd\_r400\_linux\_marlboro

added logic to support programmable memory size for texconst and aluconst stores.

Change 110899 on 2003/07/14 by rramsey@rramsey\_crayola\_linux\_orl

change tp/vc pending bits so they look at tgt\_instr\_str\_vc\_q bits to determine what type of fetch is being issued

Change 110886 on 2003/07/14 by rramsey@rramsey\_crayola\_linux\_orl

mask off serial bit for first instruction of a clause.  
this change fixes e2blit\_src\_8888 and probably some other hanging e2/cp tests

Change 110884 on 2003/07/14 by rramsey@RRAMSEY\_P4\_r400\_win

update with latest regression results

Change 110880 on 2003/07/14 by rramsey@rramsey\_crayola\_linux\_orl

Add back in a signal declaration to fix the no SX build  
Move some signals to the other half of a REMOVE\_SX ifdef

Change 110669 on 2003/07/12 by smoss@smoss\_crayola\_linux\_orl\_regress

removed errant else

Change 110640 on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl

<1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret gc, tb\_sqsp, tb\_sx)

2. Fix Sx diff engine (interpolators) for shift bug with added guard bit

3. Fix compile/src code problem with s-blocks memories

4. Added the sx to tb\_sqsp by default, can still disable by macro

5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate

6. Initialized state in vc to allow cp surface synchronizer micro code to

invalidate tc/vc

7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches

THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB,  
src/chip/chip\_\*\*.tree files,

parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator together



>

Change 110512 on 2003/07/11 by mmang@mmang\_crayola\_linux\_orl

Fix for Vivian for synthesis in loop i07 and i15.

Change 110467 on 2003/07/11 by llefebvr@llefebvr\_r400\_emu\_montreal

Disabling the COND\_EXEC\_PRED optimization. a COND\_EXEC\_PRED in the SQ is now threatened like a regular EXEC. We can re-enable this optimization in the future by putting the thread back to the RS BEFORE making the predicate compare because now we are comapring a dirty predicate bit set and it causes corruptions. This fixes mova\_test.cpp TEST\_CASE=pMova\_const.

Change 110451 on 2003/07/11 by dclifton@dclifton\_r400

Fixed typo for spi ram compile

Change 110401 on 2003/07/11 by viviana@viviana\_crayola2\_syn

Changed the sq/vc 103 memory to 104.

Change 110310 on 2003/07/10 by viviana@viviana\_crayola2\_syn

Changed the vc memory to 104 bits wide, deleted the 103 memory and rebuilt all memories with latest version of virage.

Change 110177 on 2003/07/10 by rramsey@rramsey\_crayola\_linux\_orl

Changes to get simd\_id piped down the vertex side and into the thread buffer. Also only write the active simd's gprs and mux pipe\_disable bits. The memory in sq\_vc\_skid\_buf increased by 1 bit, so this will require a new memory to be checked in before running without USE\_BEHAVE\_MEM.

Change 110083 on 2003/07/09 by dougd@dougd\_r400\_linux\_marlboro

added data output mux to select between the two memories (SIMD1, SIMD0) for RBBM diagnostic reads. The mux is controlled by a rbbm register bit in the SQ\_DEBUG\_MISC register.

Change 110066 on 2003/07/09 by vromaker@vromaker\_r400\_linux\_marlboro

- fixed a bug in tex instr seq related to back-to-back constant reads

Change 110035 on 2003/07/09 by moev@moev2\_r400\_linux\_marlboro

Changed the HS Star Processor connections to match the clients. In particular BiraFail & Err\_pip\_or

Change 109951 on 2003/07/09 by llefebvr@llefebvr\_r400\_emu\_montreal

Fixing yet another mova problem when the mova is not back to back with it's use and there is only one waterfall pass, PVPS detection wasn't re-enabled correctly. Fixes mova\_tests.cpp TEST\_CASE=mova512\_nop\_check

Change 109814 on 2003/07/08 by vromaker@vromaker\_r400\_linux\_marlboro

- contains RT bit connection from pix input ctl to pix thread buff
- added SQ\_TP\_simd\_id output to top level

Change 109777 on 2003/07/08 by vromaker@vromaker\_r400\_linux\_marlboro

Change 109679 on 2003/07/08 by llefebvr@llefebvr\_r400\_emu\_montreal

Fixed r400sp\_mova\_tests.cpp TEST\_CASE=mova512.

The PVPS detection was rightly disabled during the waterfall but wasn't re-enabled for the following instructions of the clause. I used the waterfall\_done signal to re-enable the PVPS detection after the waterfaling.

Change 109671 on 2003/07/08 by vromaker@vromaker\_r400\_linux\_marlboro

- updated tex instr seq to sync to the texconst phase
- changed fetch arb to output both the mega grant and the mini grant to the tex instr seq

Change 109590 on 2003/07/07 by viviana@viviana\_crayola2\_syn

Corrected another non-blocking assignment to blocking in a combinational logic block.

Change 109565 on 2003/07/07 by viviana@viviana\_crayola2\_syn

Corrected non-blocking assignments to blocking in combinational block.

Change 109466 on 2003/07/07 by dougd@dougd\_r400\_linux\_marlboro

fixed error in bit width of ais\_real\_time

Change 109126 on 2003/07/03 by dougd@dougd\_r400\_linux\_marlboro

pipelined the Real Time bit from the pix thread buffer down through both arbiters, the vc, tex and alu instruction pipelines to the alu, tex and cfc constant stores to enable reading the real time constants.

Change 109043 on 2003/07/03 by vromaker@vromaker\_r400\_linux\_marlboro

made all loop counter variables unique for sythesis

Change 108947 on 2003/07/02 by dclifton@dclifton\_r400

Updated makefile for latest changes. Fixed testbench test signals into SP and SPI.

Change 108763 on 2003/07/01 by llefebvr@llefebvr\_r400\_emu\_montreal

Updates for r400sq\_const\_index\_0x.cpp

Change 108760 on 2003/07/01 by llefebvr@llefebvr\_r400\_linux\_marlboro

Fixed r400sq\_const\_index\_03.cpp. Now works on the SQSP testbench. Still has issues on the GC because of bad ferret/cp ring buffer synchronization.

Fixed:

- 1) Bad clamping of the address register in the SP
- 2) Bad error handling of an out of range address in the SQ.

Change 108744 on 2003/07/01 by vromaker@vromaker\_r400\_linux\_marlboro

- registered winner\_ack out of thread arb for timing
- connected correct instruction store read output based on SIMD1 for VC ctl flow instruction reads; now SQ\_VC interface appears to be driven correctly
- minor change to tb\_sqsp (commented out random stall for TP\_SQ\_fetch stall, which no longer exists)

Change 108676 on 2003/07/01 by dougd@dougd\_r400\_linux\_marlboro

generated trigger signals for SIMD0, SIMD1 perfmon counters

Change 108585 on 2003/06/30 by rramsey@rramsey\_crayola\_linux\_orl

hook up the sx\_rb\_quad\_mask signals to the fake\_rb's  
not sure how this was working at all with the live SX

Change 108536 on 2003/06/30 by smoss@smoss\_crayola\_linux\_orl\_regress

removed rand function warning

Change 108524 on 2003/06/30 by dougd@dougd\_r400\_linux\_marlboro

generate read enable for sq\_hs\_sms\_sq\_shsd1\_320x96cm4 in sq\_texconst\_mem  
and read enable for sq\_stdfrfsdks2p64x32cm4sw0 in sq\_texconst\_rams

Change 108511 on 2003/06/30 by rramsey@rramsey\_crayola\_linux\_orl

changes for new sp top level

Change 108315 on 2003/06/27 by mmang@mmang\_crayola\_linux\_orl

Qualify constant address register write using constant waterfalling mask

Change 108250 on 2003/06/27 by rramsey@rramsey\_crayola\_linux\_orl

left some signals out of a sensitivity list

Change 108222 on 2003/06/27 by smoss@smoss\_crayola\_linux\_orl\_regress

I have too many i's

Change 108208 on 2003/06/26 by dclifton@dclifton\_r400

Changes to get the tb\_sqsp to work in modelsim

Change 108188 on 2003/06/26 by mmang@mmang\_crayola\_linux\_orl

For pixel quads, enable all pixels of a quad when any pixel is hit for gpr write enables and constant address waterfalling sequencing. Another update will fix constant address register writing.

Change 108140 on 2003/06/26 by rramsey@rramsey\_crayola\_linux\_orl

Split src\_swizzle out of SQ\_SP\_instr bus so fetch swizzle can be driven during unused phase

Add interp\_xyline from SQ to SPI to drive read address for xy buffer

Clean up some compile warnings in sc\_iter

Change the existing macc to handle the swizzle being driven for all 4 phases and add the fetch address swizzling

Fix param\_gen and gen\_index pipeline length around the interpolators

Replace src\_c\_swizzle.z with src\_c\_swizzle.x for all instructions

other than MULADD and CNDx

Fix the generation of init\_cycle\_cnt\_q in sq\_pix\_ctl for interpolation involving param\_gen and gen\_index params

Add compares for SQ\_SX\_export\_mask\_we and SQ\_SX\_kill\_mask to tbtrk\_spsx

Fix the fetch\_addr swizzle generation for vertex fetches (need to use [31:30] instead of [27:26])

Fix a bug in sq\_vtx\_ctl related to gpr allocation (size requested was off by a clock)

Change 108063 on 2003/06/26 by viviana@viviana\_crayola2\_syn

Regenerated the high speed memories to add two instances of the 1280x128 and two

instances of the  
4096x96.

Change 108024 on 2003/06/26 by mmantor@FL\_mmantorLT\_r400\_win

remove template file having problems in ncverilog

Change 107822 on 2003/06/25 by rramsey@RRAMSEY\_P4\_r400\_win

and another syntax error

Change 107820 on 2003/06/25 by rramsey@RRAMSEY\_P4\_r400\_win

fix decimal vs hex problem

Change 107817 on 2003/06/25 by fhsien@fhsien\_r400\_LT

correct syntax error

Change 107801 on 2003/06/25 by grayc@grayc\_crayola2\_linux\_orl

fix syntax

Change 107757 on 2003/06/25 by mmantor@mmantor\_crayola\_linux\_orl

- < 1. sq\_alu\_instr\_seq.v - Use the Queue pop signal to qualify last\_in\_clause and last\_in\_shader out of the queue.
- 2. sq\_target\_instr\_fetch.v - Fixed a buf in the the target\_instruct\_fetch write to the queue to prevent dropping last\_in\_shader and last\_in\_clause if the queue is full when first trying to send instruction. >

Change 107717 on 2003/06/24 by mmantor@mmantor\_crayola\_linux\_orl

<added new regression test for cyl\_wrap and changed vcs for texconst mem and fixed wrap bug in controller during interpolation and added a dum mem config for the texconst memory >

Change 107579 on 2003/06/24 by dougd@dougd\_r400\_linux\_marlboro

ncverilog will error with  
output [0:0] SQ\_SP\_instruct\_start  
wire SQ\_SP\_instruct\_start  
because it considers the 1st declaration a vector and  
the 2nd one a scalar.

Change 107389 on 2003/06/22 by mmang@mmang\_crayola\_linux\_orl

- 1. made change sp\_vector.v to grab pred/kill results

- a clock sooner since Vic a register delay to  
sp\_scalar\_lut.bvrl. May have to change back later.
2. Took away register delay in sq\_ais\_output to account for extra register needed for muxing and registering both simd engines for SQ\_SX\_sp signals.
  3. In sq\_alu\_instr\_seq.v, backed out Laurent's previous fix for constant waterfaling and made different change where ism registers are loaded based on ais\_start instead of ais\_rtr. With waterfaling, the ais\_rtr does not happen early enough for ism registers to be available for AIS state machine.
  4. In sq\_export\_alloc.v, added connections for second simd engine to handle sx export allocation and deallocation.
  5. In sq.v, added muxing between simd0 and simd1 sq\_ais\_output for SQ\_SX signals.
  6. In sq\_exp\_alloc\_ctrl.v, added simd1 connections for sx export control logic.
  7. In sq\_pix\_thread\_buff.v and sq\_vtx\_thread\_buff.v, added
    - A) Simd1 logic for ALU memory write (register delayed simd1 information to avoid overlap with simd0)
    - B) Appropriate read mux for simd0/simd1 for control flow memory (based on status simd num).
    - C) Added simd1 status register write data connections.
  8. In sq\_status\_reg.v, added connections and muxing for second simd engine status bits write.
  9. Added a variety of connections for simd1 to tb\_sqsp.v.
  10. Added delay pipe for thread\_id and thread\_type for simd1 in order to correctly track sp to sx interface. (tbtrk\_spsx.v)
  11. Fixed bug in sx related to using correct export id during free done process of pixel to rb buffers (sx\_export\_control\_common.v)

Change 107266 on 2003/06/20 by vromaker@vromaker\_r400\_linux\_marlboro

reverted a change that was made for VC testing (and that did not work correctly)

Change 107174 on 2003/06/20 by vromaker@vromaker\_r400\_linux\_marlboro

- swapped PS and ID gpr write phases

Change 107015 on 2003/06/19 by viviana@viviana\_crayola2\_syn

Re-ran cover on the high speed memories to add fuse\_box318 files previously deleted.

Also deleted fuse\_box29 files no longer used.

Change 107009 on 2003/06/19 by smoss@smoss\_crayola\_linux\_orl\_regress

update

Change 106949 on 2003/06/19 by smoss@smoss\_crayola\_linux\_orl\_regress

removed sq\_tp\_stall signal in anticipation of new sq\_tp interface

Change 106751 on 2003/06/18 by danh@danh\_r400\_win

Updated r400sq\_\* status.

Change 106611 on 2003/06/17 by danh@danh\_crayola1\_linux\_orl

Changed the cfs\_return\_addrs\_q[51:0] generation so the correct cfs\_return\_addr[3:0]\_q order will be written into the thread buffer CFS mem when a thread is returned to the thread buffer.

Change 106597 on 2003/06/17 by rramsey@RRAMSEY\_P4\_r400\_win

more status

Change 106528 on 2003/06/17 by rramsey@rramsey\_crayola\_linux\_orl

hook up iterator\_SP\_cntx0 so realtime works correctly

Change 106375 on 2003/06/16 by danh@danh\_r400\_win

Updated the r400sq\* status.

Change 106357 on 2003/06/16 by rramsey@rramsey\_crayola\_linux\_orl

fix latency of tp/sp signals in tb\_sqsp after tp\_formatter change  
clean up the fetch swizzle warning msg in tb\_sqsp  
add new memory to sq/tb.f  
fix fech\_swizzle signal width in tex\_instr\_seq

Change 106293 on 2003/06/16 by vromaker@vromaker\_r400\_linux\_marlboro

code fix to prevent latches

Change 106277 on 2003/06/16 by viviana@viviana\_crayola2\_syn

Extra bit added to pixel state data.

Change 106273 on 2003/06/16 by danh@danh\_crayola1\_linux\_orl

Changed TB\_TP\_REQ\_FIFO\_DEPTH (128 to 256) & TB\_TP\_REQ\_FIFO\_ADDR\_WIDTH (7 to 8) to resolve fifo overflow.

Change 106191 on 2003/06/14 by viviana@viviana\_crayola2\_syn

48x154 memory changed to 48x155.

Change 106190 on 2003/06/14 by viviana@viviana\_crayola2\_syn

Changed the width of the state memory to 155 bits.

Change 106078 on 2003/06/13 by rramsey@RRAMSEY\_P4\_r400\_win

more status updates

Change 105982 on 2003/06/13 by bhankins@bhankins\_crayola\_linux\_orl

advance sq-sx control signals by one clock to solve sx timing issues  
add support for updated sx hierarchy

Change 105943 on 2003/06/12 by dougd@dougd\_r400\_linux\_marlboro

Added a 2nd write buffer to aluconst, texconst and instruction store to handle real time writes from cp mixed with non real time writes. This code passes the mini-regress on tb\_sqsp and cp\_lcc\_tex, cp\_lcc\_alu, cp\_im\_load\_basic on the gc testbench but fails cp\_lcc\_tex\_rt and cp\_lcc\_alu\_rt. It appears work for non-realtime.

Added real time prim bit from pix\_ctl to ISM in pix\_thread\_buff when loading a pixel thread. This bit will allow reading real time constants from the constant stores.

Added VC\_wake\_up logic.

Change 105924 on 2003/06/12 by vromaker@vromaker\_r400\_linux\_marlboro

timing fixes

Change 105914 on 2003/06/12 by danh@danh\_r400\_win

Updated r400cl\* status.

Change 105891 on 2003/06/12 by rramsey@RRAMSEY\_P4\_r400\_win

more status updates

Change 105889 on 2003/06/12 by danh@danh\_crayola1\_linux\_orl

Changed the "pix: check for buf avail and export count < 16" section of the alu\_req generation,

added parentheses around the alloc\_size\_q & sx\_buf\_avail logic.

Change 105811 on 2003/06/12 by rramsey@rramsey\_crayola\_linux\_orl



update spsx tracker so msg signal names match the rtl signal names  
fix a typo in a pix\_rs\_input msg

Change 105809 on 2003/06/12 by rramsey@rramsey\_crayola\_linux\_orl

some of the compares had not been updated with the new  
vc field in the dump file

Change 105784 on 2003/06/12 by rramsey@rramsey\_crayola\_linux\_orl

fix width of num\_params\_q

Change 105770 on 2003/06/12 by rramsey@RRAMSEY\_P4\_r400\_win

picking more tests, adding comments to tests with known issues

Change 105750 on 2003/06/12 by smoss@smoss\_crayola\_linux\_orl\_regress

removed sq\_sp\_simdl\_instruct\_start to coincide with @105565

Change 105592 on 2003/06/11 by llefebvr@llefebvr\_r400\_linux\_marlboro

Added storage element in the SQ to store the valid addresses of the mova so that they  
can be restored at any instruction that uses the address register. The way it was  
currently would only work if the use of the address was directly following the MOVA  
instruction. This fixes r400sq\_const\_index\_02.cpp.

Change 105537 on 2003/06/11 by vromaker@vromaker\_r400\_linux\_marlboro

- added sq\_fetch\_arb to and removed sq\_thread\_buff\_cntl from system\_sq.vcpp  
- made a timing fix to gpr alloc

Change 105525 on 2003/06/11 by rramsey@RRAMSEY\_P4\_r400\_win

picking more tests

Change 105465 on 2003/06/10 by vromaker@vromaker\_r400\_linux\_marlboro

- timing fix in pix\_thread\_buff  
- VC interface is connected to vc instruction seq  
- TP\_SQ\_fetch stall replaced by TP\_SQ\_dec (but not tested at GC level)  
- SQ\_TP\_gpr\_wr\_addr and SQ\_TP\_clause removed from top level (and tb updated)  
- fetch arbitration for VC and TP updated  
- recoded a few lines in gpr alloc to see if it will help timing

Change 105457 on 2003/06/10 by danh@danh\_r400\_win

Made changes in regards to my simulation results.

Change 105437 on 2003/06/10 by rramsey@RRAMSEY\_P4\_r400\_win

picking some tests to debug

Change 105417 on 2003/06/10 by rramsey@RRAMSEY\_P4\_r400\_win

update status for jun 9 regression

Change 105283 on 2003/06/10 by llefebvr@llefebvr\_r400\_linux\_marlboro

I have added the write enables to qualify the data sent to the SX. This is needed when doing predicated exports or constant waterfalloing on exports. This fixed r400sq\_const\_index\_01.cpp test.

Change 105277 on 2003/06/10 by dougd@dougd\_r400\_linux\_marlboro

added output VC\_clk\_en to sq\_rbbm\_interface.v and wired it to SQ\_VC\_wake\_up in sq.v

Change 105052 on 2003/06/09 by smoss@smoss\_crayola\_linux\_orl\_regress

a few cadence related changes

- 1) moved rbbm\_event\_type to occur after the read of rbbm\_re
- 2) temporarily disabled randomization on the clock for the tb\_sqsp dump file

Change 104848 on 2003/06/08 by grayc@grayc\_crayola2\_linux\_orl

fix simdl\_valid -> simdl\_const\_valid

Change 104797 on 2003/06/07 by grayc@grayc\_crayola2\_linux\_orl

add VC ports  
modify SP-SQ port names

Change 104715 on 2003/06/06 by danh@danh\_r400\_win

Updated per simulation results.

Change 104661 on 2003/06/06 by dougd@dougd\_r400\_linux\_marlboro

fixed typo

Change 104616 on 2003/06/06 by llefebvr@llefebvr\_r400\_linux\_marlboro

HW was clamping to 0 on a GPR addressing error. It should clamp to GPR\_base of the shader.

Change 104600 on 2003/06/06 by dougd@dougd\_r400\_linux\_marlboro

added missing case value that was causing synopsys to infer latches

Change 104555 on 2003/06/06 by danh@danh\_r400\_win

Made changes per simulation results.

Change 104554 on 2003/06/06 by dougd@dougd\_r400\_linux\_marlboro

fixed typo -

d\_rd0\_addr was assigned in two process blocks  
and d\_rdl\_addr was not being assigned at all.

Change 104302 on 2003/06/05 by ashishs@fl\_ashishs\_r400\_win

upadted the script since it was just fetching data till 4000 rows. Now it will fetch  
data till 10000 rows (break after it finds null rows) and then sort them  
accordingly....

Change 104261 on 2003/06/05 by rramsey@rramsey\_crayola\_linux\_orl

Fix some wiring issues in tb\_sqsp

Add warning msg to tb\_sqsp to tell when a test is trying to swizzle  
fetch addresses since this is not supported yet in the SP  
(didn't make it a failure since some tests are passing with swizzle  
-- they must have the same value in all channels)

Fix predicate compare in pix\_rs\_input tracker  
fetch\_swizzle bit of instr needed to be muxed based on thread\_type  
in sqtp tracker

Change 104211 on 2003/06/05 by rramsey@RRAMSEY\_P4\_r400\_win

status from 6\_4\_2003

Change 104159 on 2003/06/04 by danh@danh\_crayola1\_linux\_orl

Changed count\_match[3:0] generation, when param\_gen\_cycle is high all count\_match[3:0]  
bits will now go high.

Change 104139 on 2003/06/04 by rramsey@rramsey\_crayola\_linux\_orl

turn off debug print for this one too

Change 104076 on 2003/06/04 by dougd@dougd\_r400\_linux\_marlboro

fixed bug in the loading of the write data buffer.

Change 104075 on 2003/06/04 by dclifton@dclifton\_r400  
added test controller

Change 104046 on 2003/06/04 by smoss@smoss\_crayola\_linux\_orl\_regress  
removed print statements

Change 104031 on 2003/06/04 by rramsey@rramsey\_crayola\_linux\_orl  
Fix trackers so they actually compare, and compare the correct data

Change 104026 on 2003/06/04 by rramsey@RRAMSEY\_P4\_r400\_win  
update makefile with spi block, memory changes, etc

Change 103932 on 2003/06/03 by mmantor@mmantor\_crayola\_linux\_orl  
update for new pipe disable routing

Change 103931 on 2003/06/03 by danh@danh\_r400\_win  
Updated per simulation results.

Change 103849 on 2003/06/03 by rramsey@rramsey\_crayola\_linux\_orl  
Fix a bug in sq\_input\_arb that was allowing the state machine to go to IDLE even though a pixel thread was active. This could allow a vtx and pix thread to try and write into the GPRs at the same time.  
Turn tex ctlflow trackers back on in tb\_sqsp  
Fix TP\_SP\_data\_valid connections in tb\_sqsp  
Modify alu ctlflow trackers so they can skip over expected instr with serialize bits set if the rtl does not serialize them

Change 103379 on 2003/05/30 by danh@danh\_r400\_win  
updated per simulation results.

Change 103369 on 2003/05/30 by vromaker@vromaker\_r400\_linux\_marlboro  
- fix for width mismatch on thread\_id input of vtx TB status regs  
- initial pass of VC/TP fetch arbiter (not instantiated in sq.v yet)

Change 103365 on 2003/05/30 by dougd@dougd\_r400\_linux\_marlboro  
Added missing wire declaration for param\_wrap\_0\_set

Change 103256 on 2003/05/30 by dougd@dougd\_r400\_linux\_marlboro

fixed bug in wrapping logic for rtn\_ptr, read\_ptr and stop\_ptr for addressing the mapping table address freelist

Change 103204 on 2003/05/29 by dougd@dougd\_r400\_linux\_marlboro

initial submit of a submodule to count and bin pixels for perfmon

Change 103141 on 2003/05/29 by vromaker@vromaker\_r400\_linux\_marlboro

- added simd\_num input to the thread buffers (tied low in sq.v) and connected it down to the status regs
- added simd\_num to the staging registers in the CFS
- connected simd\_num thru the target\_instr\_fetch and tex\_instr\_queue modules (so it is an output of the tex\_instr\_queue)

Change 103074 on 2003/05/29 by viviana@viviana\_crayola2\_syn

Added a `include of sq\_reg.v for synthesis purposes.

Change 102924 on 2003/05/28 by viviana@viviana\_crayola2\_syn

Added an additional 48x170 and 16x170 and rebuilt the memories.

Change 102411 on 2003/05/23 by dougd@dougd\_r400\_linux\_marlboro

Simulation only protocol checking logic was moved to a clock process block to prevent a difference in order of evaluation between vcs and ncverilog from causing a false error assertion due to a race condition in simulation.

Change 102365 on 2003/05/23 by vromaker@vromaker\_r400\_linux\_marlboro

moved wire declaration of sx\_exp\_buff\_full\_0 (and others) before the instantiation of the status registers to fix ncverilog warning

Change 102264 on 2003/05/23 by vromaker@vromaker\_r400\_linux\_marlboro

- updated pix thread buffer for simd1 (and removed ctl sub module and redundant logic)
- renamed state\_read\_phase to arb\_phase
- fixed CFSM serialize detection (had to add case of fetch initiated by current clause)
- removed reference to sq\_thread\_buff\_cntl in tracker

Change 102193 on 2003/05/22 by danh@danh\_r400\_win

updated per simulation results.

Change 102154 on 2003/05/22 by rramsey@RRAMSEY\_P4\_r400\_win

Update with 5/17/03 status

Change 102095 on 2003/05/22 by dougd@dougd\_r400\_linux\_marlboro

Added the following new fields to control registers in the rbbm interface:

SQ\_CONTEXT\_MISC\_PERFCOUNTER\_REF  
SQ\_CONTEXT\_MISC\_YEILD\_OPTIMIZE  
SQ\_FLOW\_CONTROL\_VC\_ARBITRATION\_POLICY  
SQ\_FLOW\_CONTROL\_SIMD1\_DISABLE  
SQ\_DEBUG\_MISC\_DB\_READ\_MEMORY

Change 102052 on 2003/05/22 by danh@danh\_crayola1\_linux\_orl

instr\_ptr and instr\_ptr\_q are now only compared when event\_vld\_q is low.

Change 102042 on 2003/05/22 by danh@danh\_r400\_win

updated per simulation results.

Change 102039 on 2003/05/22 by dougd@dougd\_r400\_linux\_marlboro

restored the missing line ".pb\_event\_state(pb\_event\_state)," to the instantiation of sq\_export\_alloc in sq.v that somehow was removed when a merge was done in the last submit

Change 102013 on 2003/05/21 by danh@danh\_r400\_win

Made changes per the simulations I ran today.

Change 101908 on 2003/05/21 by mmang@mmang\_crayola\_linux\_orl

Fixed bug in waterfalling by grabbing register input of done\_bits instead of registered value when performing init\_done\_bits operation.

Change 101906 on 2003/05/21 by dougd@dougd\_r400\_linux\_marlboro

added a 2nd read port for VC to texconst and redesigned sq\_texconst\_wrt\_buff to perform opportunistic writes because the write access slot was given up for VC reads

Change 101883 on 2003/05/21 by rramsey@rramsey\_crayola\_linux\_orl

fix pc write addr generation in ais\_output  
fix cf state machine so unexecuted conditionals don't cause a thread to end  
turn off cf trackers for now  
fix a problem in the test bench related to draw pkts with no draw inits  
(some cp tests do this)

Change 101881 on 2003/05/21 by danh@danh\_crayola1\_linux\_orl

Changed PB\_READ\_3 state, it now uses pi\_interp\_cnt\_q instead of interp\_cnt\_q.

Change 101841 on 2003/05/20 by askende@askende\_r400\_linux\_marlboro

checking in the interpolator control latency changes in SQ and SP.

Change 101642 on 2003/05/19 by vromaker@vromaker\_r400\_linux\_marlboro

- made top level SQ signal changes/additions for SP simd0 and simd1
- added an alu thread arbiter, pairs of alu ctl flow seq, instr fetch, instr que, and instr seq modules, and ais\_output for simd1
- thread buff cntl sub module removed from vtx thread buffer, and its logic moved up to the thread buff level (this still needs to be done for the pix thread buffer)
- only one status reg read mux and arb request shifter is needed in the thread buffer to support 4 arbiters (since the state mem can only be read by one arbiter per cycle), so the duplicates were removed

Change 101575 on 2003/05/19 by smoss@smoss\_crayola\_linux\_orl\_regress

changed delay on tp\_sp signals

Change 101378 on 2003/05/16 by smoss@smoss\_crayola\_linux\_orl\_regress

added field for TP\_SP\_rf\_expand\_enable

Change 101314 on 2003/05/16 by moev@moev\_r400\_linux\_marlboro

updates

Change 101168 on 2003/05/15 by rramsey@rramsey\_crayola\_linux\_orl

fix a problem with my param cache allocate fix and fill the hole in our spsx tracker that let the problem slip through my regressions (pc write addr was not being checked)

Change 101103 on 2003/05/14 by smoss@smoss\_crayola\_linux\_orl\_regress

<Orlando Hardware Regression Results >

Change 101064 on 2003/05/14 by danh@danh\_r400\_win

Updated fields in regards to my simulation results.

Change 101009 on 2003/05/14 by rramsey@rramsey\_crayola\_linux\_orl

Changes for parameter cache deallocation. Need to multiply dealloc count by (vs\_export\_count +1) so the correct number of lines are freed.

Change 100885 on 2003/05/14 by rramsey@RRAMSEY\_P4\_r400\_win

update validation report

Change 100881 on 2003/05/14 by danh@danh\_r400\_win

Changed the lines of the simulations that I have run.

Change 100877 on 2003/05/14 by rramsey@rramsey\_crayola\_linux\_orl

Fix 3 issues related to parameter cache allocation/deallocation

- 1) Move allocate subtract for pc\_free\_cnt so it happens when an allocating vtx thread wins arbitration instead of when the thread is sent to the CFS. This puts the arbitration/allocate path at four clks (from six) so we can correctly allocate every four clocks.
- 2) Deallocs were being dropped in sq\_ptr\_buff on back to back row transfers if the first of the pair was the last row (end of buffer) and the second of the pair had dealloc.
- 3) Deallocs need to be accumulated in sq\_ptr\_buff since multiple row transfers of a pixel vector can be marked with dealloc and the deallocs are put in the event fifo at end\_of\_buffer.

Clean up some duplicate code in tb\_sqsp and set the default dump level back to 1 (instead of 3).

Change 100801 on 2003/05/13 by dougd@dougd\_r400\_linux\_marlboro

corrected port width mismatches in sq\_aluconst\_top; removed unused input and output from sq\_const\_map\_cntl and in it's instantiations in sq\_aluconst\_top and sq\_texconst\_top

Change 100795 on 2003/05/13 by dougd@dougd\_r400\_linux\_marlboro

corrected signal names to b1 ports of sq\_cfc

Change 100748 on 2003/05/13 by danh@danh\_crayola1\_linux\_orl

instr\_ptr and instr\_ptr\_q are now only compared when event\_vld\_q is low.

Change 100631 on 2003/05/13 by dougd@dougd\_r400\_linux\_marlboro

Added `define SIMD1 to header.v and corrected connections for SIMD1 in sq.v



Change 100629 on 2003/05/13 by rramsey@rramsey\_crayola\_linux\_orl

Update tb\_sqsp for latest SP top level changes  
Zero out rbbm fifo data when writing for re\_dly  
Add a couple of missing wire declarations to sq

Change 100468 on 2003/05/12 by dougd@dougd\_r400\_linux\_marlboro

removed incorrect bit width assignments to eo\_rt\_aluconst and eo\_rt\_texconst to prevent  
compile errors with ncverilog

Change 100453 on 2003/05/12 by rramsey@rramsey\_crayola\_linux\_orl

Update for top level sp changes

Change 100310 on 2003/05/10 by smoss@smoss\_crayola\_linux\_orl\_regress

ncsim for sqsp and sx

Change 100167 on 2003/05/09 by rramsey@RRAMSEY\_P4\_r400\_win

Updating status

Change 100164 on 2003/05/09 by dougd@dougd\_r400\_linux\_marlboro

ifdef'd connections in sq.v to sq\_aluconst\_top.v for the extra SIMD1 memory

Change 100154 on 2003/05/09 by rramsey@rramsey\_crayola\_linux\_orl

Changes for instruction store addressing (wrapping and absolute)  
Add absolute addressing for cf and exec addresses to cfs  
Add wrapping for jumps and calls to cfs  
Add wrapping for execute addresses to cfs  
Fix wrapping in instr\_fetch (vtx wrap at pix\_base-1)

These changes fix cp\_event\_timestamp\_instruction\_loading\_stall at tb\_sqsp

Change 100118 on 2003/05/09 by dougd@dougd\_r400\_linux\_marlboro

added 2nd memory to sq\_cfc to support SIMD1 and ifdef'd the connections in sq\_cfc and  
sq.v

Change 100015 on 2003/05/08 by mmantor@mmantor\_crayola\_linux\_orl

<sq\_ais\_output - re-ordered kill\_mask going to the sx so bits flow in order msb->lsg  
sp2(v3-v0)sp0(v3-v0)) to match exp\_mask  
- removed improper final update of kill mask with predication mask

- enable export\_mask for all exports  
SX\_PA\_interfaces.v - fixed checker for back to back transfers  
SX\_RB\_interfaces.v - hooked up to 7 bit sx\_rb\_index and rb\_sx\_index instead of  
incorrect 8 bits  
sx.v - changed interfaces for sx\_rb and rb\_sx interfaces to become 7 bits instead  
of 8 bits  
tb\_sx.v - changed sx inputs to be 7 bits instead of 8 bits on the above index  
interfaces  
tbmod\_fake\_sp.v - reordered the kill mask and enabled channel mask for exports  
sx\_export\_buffers.v - moved register after export mems and only load when memory  
read, mimized client read muxes added input rotate muxes for export to memory  
operations and indivual write address for each memory and set up predication,  
kill\_mask, alpha kill, and channel mask in the determination of writing data into the  
export buffers  
sx\_export\_control.v - removed dead clock on rb and pa data fetch interface and  
client and made arbiter behave as round robin and removed unnecessary second input  
register, added support for z render targets and multiple render targets and clean up  
items  
ex\_export\_alloc\_dealloc.v - enabled channel mask, kill mask, export\_mask, and apha  
test conditioning of valid bitsa doubled the free rate>

Change 99918 on 2003/05/08 by dougd@dougd\_r400\_linux\_marlboro

fixed typo

Change 99912 on 2003/05/08 by dougd@dougd\_r400\_linux\_marlboro

doubled the instruction store memory, changed the access allocation to accomdate SIMD1  
and VC, and `ifdef'd the connections for SIMD1 in sq.v

Change 99520 on 2003/05/07 by mmang@mmang\_crayola\_linux\_orl

Bug occurred where first\_in\_clause was getting lost when instr\_queue  
was full. Previously, internal first\_in\_clause register was cleared  
with tif\_rts. Had to delay clearing to tif\_rts & tiq\_rtr.

Change 99346 on 2003/05/06 by mmang@mmang\_crayola\_linux\_orl

Fixed bug (I created) related to initializing the constant address  
register valids at the beginning of a clause. I used ais\_init\_pred  
which in some cases was too late. Created new ais\_init\_const\_addr  
that is 3 clocks sooner.

Change 99315 on 2003/05/06 by vromaker@vromaker\_r400\_linux\_marlboro

fixed typos that were causing cp\_e2polyscanlines\_simple to fail

Change 99123 on 2003/05/05 by rramsey@rramsey\_crayola\_linux\_orl

Add some control to hold off inputs at vs/ps done events  
Increase utb\_tp\_req\_fifo depth  
Change writes into vtx/pix done fifos so they only happen on the first  
draw\_init for a context

Change 99043 on 2003/05/05 by vromaker@vromaker\_r400\_linux\_marlboro

- added VC ctl flow seq, instr fetch, instr que and instr seq, and top level IOs
- made some leda fixes
- added non time multiplexed gpr write address output to VC and TP (gpr\_dst\_addr[6:0])

Change 99041 on 2003/05/05 by rramsey@RRAMSEY\_P4\_r400\_win

Regression results from 5/4/03  
3451 tests: 66% Pass, 12% Fail, 23% incomplete

Change 98861 on 2003/05/02 by smoss@smoss\_crayola\_linux\_orl\_regress

more sq stuff

Change 98818 on 2003/05/02 by smoss@smoss\_crayola\_linux\_orl\_regress

added missing dump

Change 98793 on 2003/05/02 by rramsey@rramsey\_crayola\_linux\_orl

Check in Dan's fixes for the control flow trackers  
Turn internal trackers back on in tb\_sqsp

Change 98773 on 2003/05/02 by mmang@mmang\_crayola\_linux\_orl

1. Added constant address register valids to validate the address register data. The valid is set when address register is written. If valid is not set, sequencer will not waterfall those vertices or pixels. This disables waterfalloing for predicated off writes and improperly initialized constant address registers.
2. Fixed bug in sqs\_alu\_instr\_seq for phase 3 snooping of constant address registers bus. Previously, this snooping did not account for predication of those registers.
3. Fixed bug where ais\_load\_done\_bits was not hooked up. This signal disables previous vector/scalar management which needs to be turned off during constant waterfalloing. With bug, pvps logic went unknown which caused unknowns to eventually propagate in and out of the gprs.
4. Fixed bug where non-optimized offset was not being determined properly. non\_opt\_offset is determined by a priority encoder

of p0\_done, p1\_done, p2\_done, and p3\_done.

5. With advent of constant address register valids, created waterfall\_active\_q to properly init and avoid re-initing of different pixel and vertex done bits.

Change 98750 on 2003/05/02 by viviana@viviana\_crayola2\_syn

Memory increased from 48x155 to 48x170.

Change 98577 on 2003/05/01 by smoss@smoss\_crayola\_linux\_orl\_regress

reverting changes due to over-engineered process

Change 98571 on 2003/05/01 by smoss@smoss\_crayola\_linux\_orl\_regress

sometime it helps when you save the file first

Change 98569 on 2003/05/01 by smoss@smoss\_crayola\_linux\_orl\_regress

added FSDB\_DUMP option for VCS

Change 98509 on 2003/05/01 by smoss@smoss\_crayola\_linux\_orl\_regress

removed tb\_sqsp

Change 98462 on 2003/05/01 by vromaker@vromaker\_r400\_linux\_marlboro

- added bits and re-arranged the order of bits in the status register
- added VC support in thread buffers (vc request from status register, read muxes, connections to other modules, etc.)
- removed is\_subphase and made is\_phase 3 bits
- removed cfc\_phase
- expanded state\_read\_phase to 2 bits
- changed the strapping and phase relationships on the ctl flow seqs
- SQ\_SP\_fetch\_swizzle and SQ\_SP\_fetch\_resource outputs added
- disabled internal SQ trackers and changed to DEBUG\_PRINT ifdef in tb\_sqsp.v

Change 98398 on 2003/04/30 by smoss@smoss\_crayola\_linux\_orl\_regress

new sq stuff

Change 98397 on 2003/04/30 by grayc@grayc\_crayola2\_linux\_orl

new tb

Change 98367 on 2003/04/30 by rramsey@rramsey\_crayola\_linux\_orl

these trackers were looking at the wrong register stage to determine

thread\_id and thread\_type

Change 98343 on 2003/04/30 by ashishs@fl\_ashishs\_r400\_win

Correcting an error from script since it wasn't updating the user's comments and locked by user correctly. Also adding an empty XLS file which is used by the script to add and merge data

Change 98307 on 2003/04/30 by ashishs@fl\_ashishs\_r400\_win

fixed a small error in the script because of which it wasn't getting the comments from the report. Also updated some comments.

Change 98283 on 2003/04/30 by viviana@viviana\_crayola2\_syn

Files no longer used in the SQ.

Change 98274 on 2003/04/30 by rramsey@rramsey\_crayola\_linux\_orl

change if(`DEBUG\_PRINT) to `ifdef DEBUG\_PRINT so trackers work at gc level

Change 98261 on 2003/04/30 by ashishs@fl\_ashishs\_r400\_win

added the script for updating the XLS hardware regression data. Can have more enhancements depending on requirements

Change 98144 on 2003/04/29 by rramsey@rramsey\_crayola\_linux\_orl

Add internal trackers to tb\_sqsp, clean up memory files listed in tb.f  
Remove DEBUG\_PRINT from tb.f, it should be specified in vcsopts.f

Change 98142 on 2003/04/29 by rramsey@rramsey\_crayola\_linux\_orl

timing fix for rbi\_addr

Change 98140 on 2003/04/29 by rramsey@rramsey\_crayola\_linux\_orl

fix a typo in a signal path

Change 98132 on 2003/04/29 by rramsey@rramsey\_crayola\_linux\_orl

update trackers for new fields in dump files and make them work for events

Change 98079 on 2003/04/29 by rramsey@rramsey\_crayola\_linux\_orl

Fix a bug with alul's trigger

Add define control for comment printing

Change 98067 on 2003/04/29 by danh@danh\_crayola\_linux\_orl

Made type\_serialize\_1 and vc\_request\_1 changes.

Change 97992 on 2003/04/28 by dougd@dougd\_r400\_linux\_marlboro

fixed some Leda reported problems

Change 97991 on 2003/04/28 by dougd@dougd\_r400\_linux\_marlboro

added R500 dual read ports and extra memories.

Change 97962 on 2003/04/28 by danh@danh\_crayola\_linux\_orl

Made signal changes in regards to .dmp file changes.

Change 97961 on 2003/04/28 by danh@danh\_crayola\_linux\_orl

Made signal name changes in regards to .dmp file changes.

Change 97958 on 2003/04/28 by danh@danh\_crayola\_linux\_orl

Made signal changes in regards to the .dmp file changes.

Change 97956 on 2003/04/28 by danh@danh\_crayola\_linux\_orl

Added jump\_call\_addr registers.

Change 97892 on 2003/04/28 by danh@danh\_crayola\_linux\_orl

no changes made.

Change 97732 on 2003/04/25 by danh@danh\_crayola\_linux\_orl

Changed signal names per sq\_pix\_control\_flow\_alu.dmp

Change 97708 on 2003/04/25 by rramsey@rramsey\_crayola\_linux\_orl

Move inc for event thread count to front of event fifo  
They were still happening on the same clk as real threads

Change 97670 on 2003/04/25 by rramsey@rramsey\_crayola\_linux\_orl

Change buildtb and buildkdb to use tb.f for libraries and compile options  
to keep from having to add files in two places  
Couple of bug fixes/enhancements for tb\_sqsp

Fix path define for sp\_macc tracker when running tb\_sqsp

Change 97538 on 2003/04/24 by ygiang@ygiang\_r400\_pv2\_marlboro

added: more sq perf counters

Change 97402 on 2003/04/24 by kmeekins@kmeekins\_crayola\_linux\_orl

Initial release.

Tracker used to test the inputs and outputs of all MACC units within the shader pipes.

Change 97152 on 2003/04/23 by dougd@dougd\_r400\_linux\_marlboro

added logic to control vtx perf counters to sq\_vtx\_ctl.v and sq.v; fixed bug in write logic in sq\_aluconst\_wrt\_buf.v

Change 96990 on 2003/04/22 by viviana@viviana\_crayola2\_syn

Ran cover on the sq\_rf.cnt to add the new 16x170 and 48x170 memories.

Change 96981 on 2003/04/22 by viviana@viviana\_crayola2\_syn

Added TST\_awt\_enable to the interfaces with ss/sq\_pix\_thread\_buff.v and ss/sq\_vtx\_thread\_buff.v.

Replaced the 16x155 and 48x155 memories with 16x170 and 48x170 respectively.

Replaced the memory to be compiled in buildtb from the 155 to the 170.

Change 96948 on 2003/04/22 by viviana@viviana\_crayola2\_syn

Changed the name of the FIFO.

Change 96947 on 2003/04/22 by viviana@viviana\_crayola2\_syn

Removed width from parameter definitions.

Change 96946 on 2003/04/22 by viviana@viviana\_crayola2\_syn

Added done\_vector to sensitivity list at line 902.

Removed `SQ\_SRCB\_PHASE from sensitivity list at line 1018.

Added isr\_thread\_type\_q to sensitivity list at line 1233.

Change 96876 on 2003/04/22 by rramsey@rramsey\_crayola\_linux\_orl

only compare if one of the vector unit bits is valid

Change 96738 on 2003/04/21 by mmang@mmang\_crayola\_linux\_orl

Fixed bug in sq\_ais\_output.v related to address register write and predication. Fixed a variety of tests to not use uninitialized gpr or address registers. 2 tests still fail because of previous vector scalar swizzle bug, 1 test still fails because of MOVA hardware bug, and 1 test still fails because of predicated address register write causes XXXXXX which causes waterfalling to hang.

Change 96623 on 2003/04/21 by bhankins@bhankins\_crayola\_linux\_orl

add support for including SX units into tb\_sqsp.v

Change 96455 on 2003/04/18 by bhankins@bhankins\_crayola\_linux\_orl

initial checkin to optionally include (not included by default) two SX units with associated support logic and trackers.

Change 96445 on 2003/04/18 by rramsey@rramsey\_crayola\_linux\_orl

Move compares into a task, add a flag to enable marking x vs 0 compares as warnings

Change 96389 on 2003/04/18 by mzini@mzini\_crayola\_linux\_orl

Temporarily removed the checking of control bits until the hardware catches up



Change 132842 on 2003/11/19 by chammer@chammer\_xenos\_linux\_orl

Added changes for Xenos, enabled with `define XENOS  
Includes new rb\_id, edram copy mode, zplane changes.

Change 131449 on 2003/11/11 by mearl@mearl\_xenos\_linux\_orl

Bug fixes for 2 primitive interpolation.

Change 131174 on 2003/11/10 by mearl@mearl\_xenos\_linux\_orl

Fixed 2 bugs with two primitive interpolation.

Change 130601 on 2003/11/06 by smoss@smoss\_crayola\_linux\_orl\_regress  
housekeeping

Change 130407 on 2003/11/06 by donaldl@donaldl\_xenos\_linux\_orl

Adjusted delays again with new 90nm libraries to meet latencies.

Change 130164 on 2003/11/04 by chammer@chammer\_xenos\_linux\_orl

Switched SC\_RCT(tile) interface to SC\_BC(four quad) interface.

Change 129450 on 2003/10/30 by viviana@viviana\_xenos\_linux\_orl

Configuration file with the 28x99 and 28x100 memories recently added.

Change 128670 on 2003/10/27 by smoss@smoss\_xenos\_linux\_orl

combined ncoverilog and vcs into one build, removed a few warnings

Change 128652 on 2003/10/27 by smoss@smoss\_crayola\_linux\_orl\_regress

some housekeeping

Change 128365 on 2003/10/24 by mearl@mearl\_xenos\_linux\_orl

Added 2 primitive interpolation in SQ and SPI. Fixed a bug in sx\_parameter\_cache. Fixed  
synthesis  
bugs in SC.

Change 127878 on 2003/10/22 by donaldl@fl\_donaldl\_p4

Changed oZ\_TC from 28 bit to 27 bits to reflect latest sc\_ztcflt2fix.

Change 127729 on 2003/10/22 by rramsey@rramsey\_xenos\_linux\_orl

Add window\_valid\_busy counts to sc and change sc\_starved\_by\_pa to only count busy cycles

Change 127504 on 2003/10/21 by kmeekins@kmeekins\_r400\_win

Released work from my test environment.

Change 126566 on 2003/10/14 by mearl@mearl\_xenos\_linux\_orl

Fixed bug in multi-pass logic when persistent event increments counter.

Change 126483 on 2003/10/13 by mearl@mearl\_xenos\_linux\_orl

Fix One Prim Per Clock bug in sq\_ptr\_buff. Revert changes in sq\_pix\_ctl to make 2 prim interp changes easier. Put known primdata data on all quads across packer to iterator interface. Fix dumps for no\_inc\_pix\_cnt signal.

Change 125786 on 2003/10/09 by mearl@mearl\_xenos\_linux\_orl

Fixed the unused port PA\_SC\_phase[0] when using ONEPPC

Change 125370 on 2003/10/07 by mearl@mearl\_xenos\_linux\_orl

Fixed the SQ bug when bad pipe exists before a good pipe. Also, updated the RT trackers in the SC testbench.

Change 125314 on 2003/10/07 by chammer@chammer\_xenos\_linux\_orl

Added ifdef to sc\_quadmask.mc to remove quadcovered logic which is not used by the BC in Xenos.

Change 124776 on 2003/10/03 by donaldl@fl\_donaldl\_p4

Added new sc\_itercmdfifo mems for one-prim-per-clock.

Change 124775 on 2003/10/03 by donaldl@fl\_donaldl\_p4

Changed bit-width of PA\_SC\_cntl1 from 30 bits to 29 bits. The msb was not being used.

Change 124706 on 2003/10/02 by donaldl@donaldl\_xenos\_linux\_orl

Changed data width of PA\_SC\_cntl1 from 30 bits to 29 bits to match the PA (ie. msb wasn't used).

Change 124705 on 2003/10/02 by donaldl@donaldl\_xenos\_linux\_orl

Updated MC clock period, input/output delays for new 90nm libraries.

Change 124608 on 2003/10/02 by mearl@mearl\_xenos\_linux\_orl

Updated to handle up to 4 SIMD engines

Change 124434 on 2003/10/01 by mmang@mmang\_xenos\_linux\_orl

1. Turned on 3 simds in emulator (sc\_interp.cpp, sq\_block\_model.cpp, and user\_block\_model.cpp).
2. Turned on 3 simds in rtl (sc\_packer.v, tb\_sqsp.v, and vgt.v).
3. Fixed bug in chip\_vc.tree to get SQ\_VC\_simd\_id and TC\_VC\_simd hooked up correctly.
4. Fixed bug in sc\_packer.v related to having a 2 bit simd\_id\_sel.

Change 124373 on 2003/10/01 by mearl@mearl\_xenos\_linux\_orl

Fixed timing paths through primdata selection logic

Change 123960 on 2003/09/30 by rramsey@rramsey\_xenos\_linux\_orl

remove internal tracker enable

Change 123923 on 2003/09/29 by mearl@mearl\_xenos\_linux\_orl

Fix to the emulator and corresponding hardware.

Change 123918 on 2003/09/29 by rramsey@rramsey\_xenos\_linux\_orl

Change tp\_sqsp dump to use FMT\_32\_32\_32\_32\_FLOAT

Remove a monitor from tbtrk\_sc for now since it is broken for ONEPPC

Need to register the if inputs to aiq since they are put in the fifo one clk after the transfer

Fix the exec\_sm so it is 4 clks even when switching clauses

Remove one clk of latency on tp\_dec from fetch\_arb

Fix the strap bits in sq.v so the tp and vc cfs and if machines get two read cycles out of 8 when we have two instruction stores

Change the tp\_sq dec input and force the tp\_sp format in tb\_sqsp

Fix the tif so its state machine is 4 clks between clauses and change

it so 0 count execs can be merged into the instruction ahead of them

Fix the tex\_instr\_seq for the case where tp\_dec happens on the same

clk the fcs state machine kicks off (instr were getting dropped)

Check in Scott's vgt change to clamp vtx\_reuse based on good pipes

Change 123848 on 2003/09/29 by mearl@mearl\_xenos\_linux\_orl

Add new memories for iter command FIFO.

Change 123755 on 2003/09/29 by mearl@mearl\_xenos\_linux\_orl

Fix for timing problems, submitting new memories, using real memories for regressions.

Change 123537 on 2003/09/26 by chammer@chammer\_xenos\_linux\_orl

Fixed random backpressure/input for all interfaces. Removed extra cycle of delay in SC\_RC\_rtr/RC\_SC\_hier\_send path for non-rts version of testbench.

Change 122897 on 2003/09/23 by ctaylor@ctaylor\_xenos\_linux\_orl

Removed 3,6,8 sample MSAA for Xenos. Cleaned up remnants of render state leftover from JSS.

Change 122683 on 2003/09/23 by mearl@mearl\_crayola\_linux\_orl

One primitive per clock changes in the back of the SC and front of the SQ. Right now, the ONE\_PRIM\_PER\_CLOCK define in

header.v and SC\_SQ\_interface.v are needed for this change. Will update this to ONEPPC, since this already exists in header.v. Also, the sim.cfg file does not have an ifdef, so is hardcoded to one prim per clock.

Change 122402 on 2003/09/20 by mmang@mmang\_crayola\_linux\_orl

1. Added simd2 and simd3 to code.
2. Added simd2 to synthesized code.
3. In sq.blk and sq\_rbbm\_interface, added DB\_READ\_MEMORY, DB\_WEN\_MEMORY\_2, and DB\_WEN\_MEMORY\_3 to SQ\_MISC\_DEBUG register.
4. In header.v, turned on SIMD2\_PRESENT.
5. In sc\_packer.v, turned on SIMD2 but don't use it with SIMD2\_PRESENT\_TEMP.
6. In sq\_aluconst\_mem.v, sq\_aluconst\_top.v, sq\_cfc.v, and sq\_instruction\_store.v, hooked up DB\_WEN\_MEMORY\_2 and DB\_WEN\_MEMORY\_3 to appropriate SIMD2/3 memories.
7. In sq\_export\_alloc.v, handle position/main export id and parameter cache thread base for simd2/3. Be able to handle one type down simd0/1 and a different type down simd2/3 on the same clock.
8. In sq\_pix\_ctl.v and sq\_vtx\_ctl.v, multiple simd gpr\_alloc blocks return different acks, gpr bases, and gpr maxes.
9. In sq\_exp\_alloc\_ctrl.v, handle position/main export buffer management. Be able handle one type down simd0/1 and a different type down simd2/3 on the same clock.

10. In `sq_pix_thread_buff.v` and `sq_vtx_pix_thread_buff.v`, added muxing and memories to handle status bits, cfs state, and alu state. `simd2` mirrors `simd0`, while `simd3` mirrors `simd1`.
11. In `sq_status_reg.v`, added `simd2/3` arb requests and status bit writing from `simd2/3`.
12. In `tb_sqsp.v`, fixed some bugs related to `pspv_wr_en`, `pred_override`, `const_addr`, and `const_valid` hook ups.
13. In `tbtrk_spsx.v`, `SIMD_PRESENT` conditional delaying and management of `thread_id` and `thread_type` for tracker.
14. In `tbtrk_sq_pix_rs_input.v` and `tbtrk_sq_vtx_rs_input.v`, temporary klug to hook up `b0b1_predicate` instead of `predicate`.
15. In `tbtrk_sq_sp_vec_gpr.v`, added `simd2/3` tracking of `gpr_int_wen` interface.
16. In `sq_tex_instr_queue.v`, get `gpr_max` from appropriate `simd` data.<enter description here>

Change 122323 on 2003/09/19 by `chammer@chammer_xenos_linux_orl`

Fixed `sc_sx` tracker for non-rtts case, was not checking properly

Change 122289 on 2003/09/19 by `donald1@donald1_crayola_linux_orl`

Qualified the perf outputs (`scis_discard`, `bb_discard`, & `supert_discard`) with `pipe_rts_elat1` so they become known during reset.

Change 122072 on 2003/09/18 by `donald1@fl_donald1_p4`

Forced `iST_LAST_PIXEL` going to `sc_pipe` to zero to get vectors to work.

Change 121157 on 2003/09/13 by `smoss@smoss_crayola_linux_orl_regress`

xenos updates

Change 120766 on 2003/09/11 by `chammer@chammer_crayola_linux_orl`

`BC_SC_rtr` is now tied at the chip level and can be driven in the SC testbench.

Change 120645 on 2003/09/11 by `rramsey@rramsey_crayola_linux_orl`

Remove some unused defines

Add reset condition for primdata pipe stages in `qdpr_proc`

Fix a bug with `tp_count` in `fetch_arb` when running with the VC

Increase `loop_cnt` for `vc inject` in `tb_sqsp`

Change 120631 on 2003/09/11 by `chammer@chammer_crayola_linux_orl`

Added SC\_BC ports to chip\_sc.tree as UNCONNECTED, tied BC\_SC\_RTR to 1

Change 120137 on 2003/09/09 by chammer@chammer\_crayola\_linux\_orl

Added control to force invalid quads' data to zero, this is necessary because there are no "valids" on the SC to BC interface.

Change 119992 on 2003/09/08 by rramsey@rramsey\_crayola\_linux\_orl

Add last\_pixel logic to SC  
Duplicate a bit in the qpp to help fanout

Change 119519 on 2003/09/04 by smoss@smoss\_crayola\_linux\_orl\_regress  
increased watchdog timeout by x10

Change 119475 on 2003/09/04 by chammer@chammer\_crayola\_linux\_orl

Added four quad per clock interface between SC and BC.

Change 119369 on 2003/09/04 by rramsey@RRAMSEY\_P4\_r400\_win  
fix sensitivity list probs

Change 119023 on 2003/09/02 by ctaylor@ctaylor\_crayola\_linux\_orl

Removal of JSS basics

Change 118398 on 2003/08/27 by donalddl@donalddl\_crayola\_linux\_orl

Updated number of skid words for primfifo to 2 to prevent overflow of mem writes.  
Placed common bit assignments for PA\_SC signals outside ONEPPC ifdef to get around synthesis errors.

Change 118171 on 2003/08/26 by rramsey@rramsey\_crayola\_linux\_orl

update quad\_select compare for q1 so it works with the 4qd/clock changes

Change 117706 on 2003/08/22 by mmantor@mmantor\_crayola\_linux\_orl

<added new ports and/or expanded to two bits to vgt, sq, and pa for simd\_id with modifications to their test benches and added  
ifdefs with bad pipe signals to input of vgt, replaced SIMD1 macro with SIMD1\_PRESENT macro in the SC files>

Change 117504 on 2003/08/21 by mmang@mmang\_crayola\_linux\_orl

1. Increased simd\_id wires to 2 bits throughout SQ. SQ external interfaces are still only 1 bit.
2. Made SQ simd 1 blocks conditional based on SIMD1\_PRESENT in header.v. Realigned some code in anticipation of SIMD2 and SIMD3.

Change 117456 on 2003/08/21 by donalddl@donalddl\_crayola\_linux\_orl

Enabled for one primitive per clock performance.

Change 117311 on 2003/08/20 by rramsey@rramsey\_crayola\_linux\_orl

Changes to sc for 4 qd/clock picker in KILL\_ALL\_PIXELS mode  
Check in sc memory updates for Vivian  
Add some missing connections in sqsp to fix compile warnings  
Go to a global define for all trackers to control x vs 0 mismatch/warning  
(MISMATCH\_X\_VS\_0)

Change 117140 on 2003/08/19 by donalddl@donalddl\_crayola\_linux\_orl

Updated for one primitive per clock but ifdef'd currently to work  
as one primitive every 2 clocks.

Change 117103 on 2003/08/19 by donalddl@f1\_donalddl\_p4

Changed PA\_SC\_phase bit width back to 2. The msb will be used to determine a clip  
primitive.

Change 116908 on 2003/08/18 by mearl@mearl\_crayola\_linux\_orl

This version of sc\_packer has the newest bad pipe logic, all of the  
known bug fixes, and is the last version before the one primitive per  
clock changes.

Change 116762 on 2003/08/15 by donalddl@donalddl\_crayola\_unix\_orl

Defines to enable one primitiver per clock and extra edge fractional bits

Change 116761 on 2003/08/15 by donalddl@f1\_donalddl\_p4

Used ifdef's to run at one primitive per clock.

Change 116038 on 2003/08/12 by mearl@mearl\_crayola\_linux\_orl

added changes for simd id pipe disable logic

Change 116036 on 2003/08/12 by mearl@mearl\_crayola\_linux\_orl

added changes for simd id pipe disable logic

Change 116034 on 2003/08/12 by mearl@mearl\_crayola\_linux\_orl

added changes for simd id pipe disable logic

Change 116033 on 2003/08/12 by mearl@mearl\_crayola\_linux\_orl

added changes for simd id pipe disable logic

Change 116032 on 2003/08/12 by mearl@mearl\_crayola\_linux\_orl

added changes for simd id pipe disable logic

Change 116031 on 2003/08/12 by mearl@mearl\_crayola\_linux\_orl

added changes for simd id pipe disable logic

Change 115724 on 2003/08/10 by smoss@smoss\_crayola\_linux\_orl\_regress

added coverage.f option

Change 114229 on 2003/07/31 by donalddl@fl\_donalddl\_p4

Updated for latest versions of sc\_pipe, sc\_coarse\_walker, and sc\_quadmask.

Change 113413 on 2003/07/27 by smoss@smoss\_crayola\_linux\_orl\_regress

<Orlando Hardware Regression Results >

Change 113007 on 2003/07/24 by rramsey@RRAMSEY\_P4\_r400\_win

add +define+MEM\_CHECK\_OFF unless compiling for gate sims

Change 111715 on 2003/07/17 by rramsey@RRAMSEY\_P4\_r400\_win

some old fixes for an SC modelsim script

Change 111100 on 2003/07/15 by rramsey@rramsey\_crayola\_linux\_orl

Change sc build scripts for TB\_SC to tb\_sc change

Add cmd line option for fsdb dumping (+SC\_DEBUSSY=level)

Add verdi compile to build scripts

Change default build to use real mems

Change 111093 on 2003/07/15 by smoss@smoss\_crayola\_linux\_orl

decapitating tb\_sc



Change 111089 on 2003/07/15 by grayc@grayc\_crayola2\_linux\_orl

causes a problem with Windows regressions ... removing

Change 111085 on 2003/07/15 by smoss@smoss\_crayola\_linux\_orl\_regress

attempt to remove again

Change 111084 on 2003/07/15 by smoss@smoss\_crayola\_linux\_orl\_regress

attempt to remove the capital of tb\_sc

Change 111070 on 2003/07/14 by grayc@grayc\_crayola2\_linux\_orl

add a link tb\_sc->TB\_SC

Change 110640 on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl

<1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret gc, tb\_sqsp, tb\_sx)

2. Fix Sx diff engine (interpolators) for shift bug with added guard bit

3. Fix compile/src code problem with s-blocks memories

4. Added the sx to tb\_sqsp by default, can still disable by macro

5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate

6. Initialized state in vc to allow cp surface synchronizer micro code to invalidate tc/vc

7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches

THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB, src/chip/chip\_\*.tree files,

parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator together

>

Change 110503 on 2003/07/11 by viviana@viviana\_crayola2\_syn

Changed versions of the compiler for the rf memories.

Change 110494 on 2003/07/11 by smoss@smoss\_crayola\_linux\_orl

turned internal trackers off

Change 108140 on 2003/06/26 by rramsey@rramsey\_crayola\_linux\_orl

Split src\_swizzle out of SQ\_SP\_instr bus so fetch swizzle can be driven during unused phase

Add interp\_xyline from SQ to SPI to drive read address for xy buffer

Clean up some compile warnings in sc\_iter

Change the existing macc to handle the swizzle being driven for all

4 phases and add the fetch address swizzling  
Fix param\_gen and gen\_index pipeline length around the interpolators  
Replace src\_c\_swizzle.z with src\_c\_swizzle.x for all instructions  
other than MULADD and CNDx  
Fix the generation of init\_cycle\_cnt\_q in sq\_pix\_ctl for interpolation  
involving param\_gen and gen\_index params  
Add compares for SQ\_SX\_export\_mask\_we and SQ\_SX\_kill\_mask to tbtrk\_spsx  
Fix the fetch\_addr swizzle generation for vertex fetches (need to use  
[31:30] instead of [27:26])  
Fix a bug in sq\_vtx\_ctl related to gpr allocation (size requested was  
off by a clock)

Change 106938 on 2003/06/19 by viviana@viviana\_crayola2\_syn

Removed unused Virage files from the src directory.

Change 106274 on 2003/06/16 by rramsey@FL\_RAMSEY\_r400\_win

add new rf block to vsim makefile

Change 105688 on 2003/06/11 by danh@danh\_crayola1\_linux\_orl

Added sq\_ef\_pb\_avail\_la, changed nxt\_sent\_sq\_cntl\_cnt and itercmdfifo\_re generation to  
resolve a sq.u\_sq\_ptr\_buff.sq\_event\_fifo overflow error.

Change 104832 on 2003/06/08 by smoss@smoss\_crayola\_linux\_orl\_regress

add rom disable bits

Change 103932 on 2003/06/03 by mmantor@mmantor\_crayola\_linux\_orl

update for new pipe disable routing

Change 101774 on 2003/05/20 by smoss@smoss\_crayola\_linux\_orl

test

Change 99221 on 2003/05/05 by grayc@grayc\_crayola2\_linux\_orl

changes for ncsim compile

Change 99134 on 2003/05/05 by viviana@viviana\_crayola2\_syn

Rebuilt the memories with 444 Mhz and Virage/3300 compiler. Also, added  
sc\_rf\_awt\_gate.v to sc.v for test purposes.

Change 98990 on 2003/05/04 by rramsey@rramsey\_crayola\_unix\_orl

Fix for stipple when a real-time prim breaks in as one prim is finishing, and a stippled line is sitting in the front stage of the walker

Change 98461 on 2003/05/01 by rramsey@RRAMSEY\_P4\_r400\_win

fixes for some of the non-context based sc perfcounters

Change 98046 on 2003/04/29 by danh@danh\_crayola\_linux\_orl

Initial release.

Change 130601 on 2003/11/06 by smoss@smoss\_crayola\_linux\_orl\_regress

housekeeping

Change 129739 on 2003/11/02 by smoss@smoss\_xenos\_linux\_orl

added vgt gate memory file to vgt dir

Change 128670 on 2003/10/27 by smoss@smoss\_xenos\_linux\_orl

combined ncoverilog and vcs into one build, removed a few warnings

Change 128652 on 2003/10/27 by smoss@smoss\_crayola\_linux\_orl\_regress

some housekeeping

Change 128372 on 2003/10/24 by smoss@smoss\_parts\_lib\_release

Checking in these files for Mr. Hartog after they passed release\_parts\_lib

Change 124987 on 2003/10/05 by smoss@smoss\_crayola\_linux\_orl\_regress

<Orlando Hardware Regression Results >

Change 124757 on 2003/10/03 by rramsey@rramsey\_xenos\_linux\_orl

move reg declarations out of always blocks for synthesis

Change 124738 on 2003/10/03 by smoss@smoss\_crayola\_linux\_orl\_regress

<Orlando Hardware Regression Results >

Change 124503 on 2003/10/02 by bbuchner@bbuchner\_xenos\_linux\_orl

added more performance counters to VGT to cover starved\_busy, starved\_idle and static cases

Change 124434 on 2003/10/01 by mmang@mmang\_xenos\_linux\_orl

1. Turned on 3 simds in emulator (sc\_interp.cpp, sq\_block\_model.cpp, and user\_block\_model.cpp).
2. Turned on 3 simds in rtl (sc\_packer.v, tb\_sqsp.v, and vgt.v).
3. Fixed bug in chip\_vc.tree to get SQ\_VC\_simd\_id and TC\_VC\_simd hooked up correctly.
4. Fixed bug in sc\_packer.v related to having a 2 bit simd\_id\_sel.

Change 123918 on 2003/09/29 by rramsey@rramsey\_xenos\_linux\_orl

Change tp\_sqsp dump to use FMT\_32\_32\_32\_32\_FLOAT

Remove a monitor from tbtrk\_sc for now since it is broken for ONEPPC

Need to register the if inputs to aiq since they are put in the fifo one clk after the transfer

Fix the exec\_sm so it is 4 clks even when switching clauses

Remove one clk of latency on tp\_dec from fetch\_arb

Fix the strap bits in sq.v so the tp and vc cfs and if machines get two read cycles out of 8 when we have two instruction stores

Change the tp\_sq dec input and force the tp\_sp format in tb\_sqsp

Fix the tif so its state machine is 4 clks between clauses and change it so 0 count execs can be merged into the instruction ahead of them

Fix the tex\_instr\_seq for the case where tp\_dec happens on the same clk the fcs state machine kicks off (instr were getting dropped)

Check in Scott's vgt change to clamp vtx\_reuse based on good pipes

Change 123458 on 2003/09/26 by jmarsano@jmarsano\_r400\_UNIX\_new

Adding generated verilog for vgt\_rf memories.

Change 122720 on 2003/09/23 by smoss@smoss\_crayola\_linux\_orl\_regress

changed SIMD2\_PRESENT to VGT\_SIMD2\_PRESENT until sq hardware catches up

Change 121175 on 2003/09/13 by smoss@smoss\_parts\_lib\_release

added some missing sensitivity list signals

Change 121157 on 2003/09/13 by smoss@smoss\_crayola\_linux\_orl\_regress

xenos updates

Change 120331 on 2003/09/09 by smoss@smoss\_crayola\_linux\_orl\_regress

<Orlando Hardware Regression Results >

Change 120187 on 2003/09/09 by rramsey@rramsey\_crayola\_linux\_orl

checking in more of scott's vgt fixes:

vgt\_out\_indx.v -- No logical change. Added an "Assert" to check assumption.

vgt\_output.v -- Fix to SIMD select logic.

Change 120144 on 2003/09/09 by smoss@smoss\_crayola\_linux\_orl\_regress

<Orlando Hardware Regression Results >

Change 119852 on 2003/09/06 by rramsey@rramsey\_crayola\_linux\_orl

Check in Scott's changes for the vgt:

The current design of the VGT results in the restriction that all the simd sets must have the same number of active pipes (with the exception of simd pipes that are completely disabled). The emulator does not have this restriction (each simd set can have a different number of active pipes). If the hardware attempts to run a vector set and the non-zero simd pipe sets are different, then the hardware will print an error message and assert.

Connected the SIMD output from VGT.

Moved the logic for the ROM\_BAD\_PIPE\_DISABLE signals from the vgt\_vtx\_reuse block to the vgt\_output block.

Change 119393 on 2003/09/04 by smoss@smoss\_crayola\_linux\_orl\_regress

disable grouper tracker always

Change 118677 on 2003/08/29 by smoss@smoss\_crayola\_linux\_orl\_regress

included cp\_r, corrected build error check

Change 117706 on 2003/08/22 by mmantor@mmantor\_crayola\_linux\_orl

<added new ports and/or expanded to two bits to vgt, sq, and pa for simd\_id with modifications to their test benches and added

ifdefs with bad pipe signals to input of vgt, replaced SIMD1 macro with SIMD1\_PRESENT macro in the SC files>

Change 117091 on 2003/08/19 by smoss@smoss\_crayola\_linux\_orl\_regress

more commonality

Change 115386 on 2003/08/07 by grayc@grayc\_crayola2\_linux\_orl

partial change for pav and test  
update for mh block file change

Change 114561 on 2003/08/01 by smoss@smoss\_crayola\_linux\_orl\_regress

added coverage for vcs  
added coverage for cp  
stop simulation during compile of vgt  
modified fsdb generation for cp

Change 114404 on 2003/08/01 by amys@amys\_r400\_regress\_linux

changes made to fix running ncsim using Orlando trackers

Change 111520 on 2003/07/16 by grayc@grayc\_crayola2\_linux\_orl  
fix for new tile

Change 111422 on 2003/07/16 by grayc@grayc\_crayola2\_linux\_orl  
delete KS tile ... add PAV and CP\_R tile

Change 110527 on 2003/07/11 by viviana@viviana\_crayola2\_syn  
Changed the Virage compiler version.

Change 108121 on 2003/06/26 by smoss@smoss\_crayola\_linux\_orl\_regress  
\$value\$plusargs doesn't currently work properly for cadence changed logic to turn off grouper by default

Change 107255 on 2003/06/20 by moev@moev2\_r400\_linux\_marlboro  
Makefile that uses ncverilog (it also uses modeltech),

Change 107249 on 2003/06/20 by moev@moev2\_r400\_linux\_marlboro  
deleted un-needed ports

Change 103932 on 2003/06/03 by mmantor@mmantor\_crayola\_linux\_orl  
update for new pipe disable routing

Change 101651 on 2003/05/19 by moev@moev2\_r400\_linux\_marlboro  
added '0' constant to TST\_awt\_enable.

Change 100501 on 2003/05/12 by smoss@smoss\_crayola\_linux\_orl\_regress  
ncverilog for vgt pa

Change 100141 on 2003/05/09 by viviana@viviana\_crayola2\_syn  
Corrected a wire name for new vgt\_rf\_awt\_gate module addition.

Change 99058 on 2003/05/05 by viviana@viviana\_crayola2\_syn  
New module added to vgt.v for test purposes.

Change 99057 on 2003/05/05 by viviana@viviana\_crayola2\_syn

New version of the virage compiler was received and memories were rebuilt.  
Also, a new module was added at the top level called vgt\_rf\_awt\_gate.v for  
test purposes.



Change 132864 on 2003/11/19 by bhankins@bhankins\_xenos\_linux\_orl  
delete obsolete files

Change 130601 on 2003/11/06 by smoss@smoss\_crayola\_linux\_orl\_regress  
housekeeping

Change 130419 on 2003/11/06 by dclifton@dclifton\_xenos\_linux\_orl  
Update to account for module compiler library changes.

Change 130345 on 2003/11/05 by dclifton@dclifton\_xenos\_linux\_orl  
Update clock delay so sythesis will finish

Change 128670 on 2003/10/27 by smoss@smoss\_xenos\_linux\_orl  
combined ncoverilog and vcs into one build, removed a few warnings

Change 128652 on 2003/10/27 by smoss@smoss\_crayola\_linux\_orl\_regress  
some housekeeping

Change 126888 on 2003/10/16 by bhankins@bhankins\_xenos\_linux\_orl  
Fix perf monitoring signal

Change 126487 on 2003/10/14 by bhankins@bhankins\_xenos\_linux\_orl  
Change to try and improve on timing. No functional change.

Change 125786 on 2003/10/09 by mearl@mearl\_xenos\_linux\_orl  
Fixed the unused port PA\_SC\_phase[0] when using ONEPPC

Change 125597 on 2003/10/08 by bhankins@bhankins\_xenos\_linux\_orl  
move adders outside of comb. process for timing. no functional change.

Change 125257 on 2003/10/07 by dclifton@dclifton\_xenos\_linux\_orl  
Fixed latency in pa. Added mc mux for fanout control on const muxes  
for alu constant data in sp.

Change 124330 on 2003/10/01 by dclifton@dclifton\_xenos\_linux\_orl  
Updated timing parameters for 0.09um technology.

Change 124038 on 2003/09/30 by dclifton@dclifton\_r400

Fixed busy and starved performance counters.

Change 121157 on 2003/09/13 by smoss@smoss\_crayola\_linux\_orl\_regress

xenos updates

Change 120968 on 2003/09/12 by bhankins@bhankins\_crayola\_linux\_orl

Updates to simd\_id for the sx interface to use the id sent from the vgt.

Also, add support for up to four simds.

Change 119496 on 2003/09/04 by smoss@smoss\_crayola\_linux\_orl\_regress

<Orlando Hardware Regression Results >

Change 119357 on 2003/09/04 by dclifton@dclifton\_crayola\_linux\_orl

Fixed w0 bug with clipped lines

Change 119356 on 2003/09/04 by dclifton@dclifton\_crayola\_linux\_orl

Fixed w0 bug with clipped lines

Change 119162 on 2003/09/03 by viviana@viviana\_crayola2\_syn

Memories for ONEPPC.

Change 118677 on 2003/08/29 by smoss@smoss\_crayola\_linux\_orl\_regress

included cp\_r, corrected build error check

Change 117974 on 2003/08/25 by smoss@smoss\_crayola\_linux\_orl\_regress

incorrect define

Change 117937 on 2003/08/24 by smoss@smoss\_crayola\_linux\_orl\_regress

<Orlando Hardware Regression Results >

Change 117737 on 2003/08/22 by mmantor@mmantor\_crayola\_linux\_orl

<added simd\_id between vgtmod injector and the pa for test bench>

Change 117706 on 2003/08/22 by mmantor@mmantor\_crayola\_linux\_orl

<added new ports and/or expanded to two bits to vgt, sq, and pa for simd\_id with modifications to their test benches and added

ifdefs with bad pipe signals to input of vgt, replaced SIMD1 macro with SIMD1\_PRESENT macro in the SC files>

Change 117091 on 2003/08/19 by smoss@smoss\_crayola\_linux\_orl\_regress

more commonality

Change 117064 on 2003/08/19 by smoss@smoss\_crayola\_linux\_orl

common format for builds

Change 116692 on 2003/08/15 by smoss@smoss\_crayola\_linux\_orl\_regress

add pa buildtb

Change 116660 on 2003/08/14 by dclifton@dclifton\_r400

Added fix for clipped polymode lines.

Change 116318 on 2003/08/13 by dclifton@dclifton\_r400

Update for changes in test I/O on pa

Change 115386 on 2003/08/07 by grayc@grayc\_crayola2\_linux\_orl

partial change for pav and test

update for mh block file change

Change 114404 on 2003/08/01 by amys@amys\_r400\_regress\_linux

changes made to fix running ncsim using Orlando trackers

Change 111722 on 2003/07/17 by amys@amys\_crayola2\_linux\_orl

fixed a type in PA\_PATH for the chip

Change 111515 on 2003/07/16 by grayc@grayc\_crayola2\_linux\_orl

fix for new tile path

Change 111422 on 2003/07/16 by grayc@grayc\_crayola2\_linux\_orl

delete KS tile ... add PAV and CP\_R tile

Change 111062 on 2003/07/14 by smoss@smoss\_crayola\_linux\_orl\_regress

<Orlando Hardware Regression Results >

Change 110877 on 2003/07/14 by dclifton@dclifton\_r400

changed rom disable address

Change 110520 on 2003/07/11 by viviana@viviana\_crayola2\_syn

Changed the virage compiler for rf memories.

Change 107802 on 2003/06/25 by moev@moev2\_r400\_linux\_marlboro

Updates to the make file to verify virage RFs.

Change 106341 on 2003/06/16 by bhankins@bhankins\_crayola\_linux\_orl

fix the generation of nan\_kill\_flag bits from being reset buy subsequent non-NaN numbers.

Change 104215 on 2003/06/05 by smoss@smoss\_crayola\_linux\_orl

pa.v back to new broken state

Change 104210 on 2003/06/05 by smoss@smoss\_crayola\_linux\_orl

removed sp disable and simd references to get back to stability

Change 104193 on 2003/06/05 by bhankins@FL\_BHANKINS\_P4

fix wiring error in bad pipe

Change 104124 on 2003/06/04 by smoss@smoss\_crayola\_linux\_orl

changed back to #161

Change 104116 on 2003/06/04 by smoss@smoss\_crayola\_linux\_orl

old version with pa\_sc\_phase fix

Change 103991 on 2003/06/04 by moev@moev2\_r400\_linux\_marlboro

Makefile for the PA tile which uses soft variables such a ROOT & BRANCH. It also uses NCVerilog

Change 103989 on 2003/06/04 by viviana@viviana\_crayola2\_syn

Changed the processor to exclude the two memories for the ONEPPC define.

Change 103971 on 2003/06/04 by bhankins@fl\_bhankins\_r400\_win

fixes to support bad pipe for 2 simds

Change 103958 on 2003/06/04 by bhankins@fl\_bhankins\_r400\_win

minor fix

Change 103932 on 2003/06/03 by mmantor@mmantor\_crayola\_linux\_orl

update for new pipe disable routing

Change 103828 on 2003/06/03 by dclifton@dclifton\_r400

Fixed PA\_SC\_phase so it works with stub file generator.

Change 103761 on 2003/06/03 by bhankins@fl\_bhankins\_r400\_win

updates to support bad pipe for two simds

Change 103647 on 2003/06/02 by moev@moev2\_r400\_linux\_marlboro

Made changes to the Virage patchbox to mimic the Virage order (as described in the Data Sheet).

Change 103611 on 2003/06/02 by bhankins@fl\_bhankins\_r400\_win

fix syntax error

Change 103610 on 2003/06/02 by bhankins@fl\_bhankins\_r400\_win

changes to accomodate bad pipes for 2 simd engines.

New I/O is commented out for now for compatibility.

Change 103605 on 2003/06/02 by bhankins@fl\_bhankins\_r400\_win

changes to accomodate bad pipe signals for 2 simds

Change 103604 on 2003/06/02 by bhankins@fl\_bhankins\_r400\_win

changes to accomodate bad pipes for 2 simds

Change 103603 on 2003/06/02 by bhankins@fl\_bhankins\_r400\_win

changes to accomodate 2 simd bad pipe signals

Change 103602 on 2003/06/02 by bhankins@fl\_bhankins\_r400\_win

changes to accomodate 2 simd bad pipe signals

Change 103563 on 2003/06/02 by dclifton@dclifton\_r400

typo in STAR signals

Change 103385 on 2003/05/30 by moev@moev2\_r400\_linux\_marlboro

added termination to TST\_awt\_enable

Change 103373 on 2003/05/30 by viviana@viviana\_crayola2\_syn

Added another 12x104 memory for xyz for the ONEPPC ifdef to the pa and reconnected the patchin/patchout signals.

Change 102947 on 2003/05/28 by viviana@viviana\_crayola2\_syn

Corrected the STAR\_rf\_testbus[7] wired to 64x128cm2 memory instead of STAR\_rf\_testbus[6].

Change 102945 on 2003/05/28 by viviana@viviana\_crayola2\_syn

Corrected STAR\_rf\_testbus[7] wired to the 64x8cm2 memory instead of STAR\_rf\_testbus[8].

Change 101771 on 2003/05/20 by dclifton@dclifton\_r400

Fixed some typos in STAR signal connections.  
Added readback for cl\_status.

Change 101696 on 2003/05/19 by viviana@viviana\_crayola2\_syn

Added an additional 10x96 memory to be used if ONEPPC is defined.

Change 101367 on 2003/05/16 by dclifton@dclifton\_r400

Added one-prim-per-clock mode for setup engine. Define ONEPPC to get compiler to build for this mode.

Change 101360 on 2003/05/16 by dclifton@dclifton\_r400

Added ONEPPC define for one-prim-per-clock build mode of setup engine.

Change 100501 on 2003/05/12 by smoss@smoss\_crayola\_linux\_orl\_regress

ncverilog for vgt pa

Change 100243 on 2003/05/09 by dclifton@dclifton\_r400

added pa\_rf\_awt\_gate dependency for pa

Change 99799 on 2003/05/07 by viviana@viviana\_crayola2\_syn

Updated the virage memories built to include the atpg\_gate and sync\_reset.

Change 99736 on 2003/05/07 by viviana@viviana\_crayola2\_syn

Rebuilt the memories with virage/3300 at 444 Mhz from scratch.

Change 99129 on 2003/05/05 by viviana@viviana\_crayola2\_syn

Rebuilt the memories using Virage/3300 compiler and 444 Mhz. Added pa\_rf\_awt\_gate.v instantiated at the pa.v level and used for test purposes.

Change 98543 on 2003/05/01 by bhankins@fl\_bhankins\_r400\_win

increase depth of vgt\_to\_ccgen fifo to 24

Change 131955 on 2003/11/14 by kmeekins@kmeekins\_xenos\_linux\_orl

- Increased the L2 FIFOs from a max depth of 64 to 256.
- Rewired the patchin and patchout signals to the memories.
- Modified the register spec to have a larger programmable depth range for the L2 FIFO.
- Changed the gc and chip builds to use the real memory models.

Change 131082 on 2003/11/10 by kmeekins@kmeekins\_xenos\_linux\_orl

tb\_vc.v

-----

Fixed instantiation of vc now that delay is removed.

sq\_fetch\_arb.v

-----

Changed the bus width of vc\_mini\_count\_q to accomidate the +2 modification.

vcmi\_requestor.v

-----

Increased the uvcmi\_input\_fifo FIFO depth to 8.  
Added the FIFO full to the performance monitor.

tp.blk,

vc.v,

vc\_perf\_config.txt,

vc\_perfmon.v,

vcmi.v

-----

Added the FIFO full for the vcmi\_input\_fifo to the performance monitor.

Change 130693 on 2003/11/07 by kmeekins@kmeekins\_xenos\_linux\_orl

chip\_vc.tree,

vc.v

-----

Removed the delay logic.

tbmod\_sqvc.v

-----

Changed the L1 counter to use the pipelined elements of the FIFO.

Change 128624 on 2003/10/27 by mzini@mzini\_crayola\_linux\_orl

Added timeout count

Change 128464 on 2003/10/24 by kmeekins@kmeekins\_xenos\_linux\_orl



vc\_cc.v,  
vc\_cc\_tag\_compare.v,  
vc\_cc\_tag\_process.v  
-----  
Added sector miss to the performance counters.

vcdc.v  
-----  
Combined two combinational logic always blocks to eliminate a synthesis warning about having the same signal set in two different blocks.

vcmi\_receiver.v  
-----  
Corrected the timestamp delta calculation for the TWO\_CHANNEL\_VC.

vcrq.v  
-----  
Added VC\_PERF\_send\_event and VC\_PERF\_starved\_idle\_event to the performance counters.

tp.blk,  
vc.v,  
vc\_perf\_config.txt,  
vc\_perfmon.v  
-----  
Added more performance counters.

vcrq.cpp  
-----  
HACK to get system tests to match with the TP/TC (submitted for Marcos Zini).

randomvc  
-----  
Made the usage message look pretty.

Change 126574 on 2003/10/14 by mzini@mzini\_crayola\_linux\_orl

Added ability for random tool to change rsp in mid-test plus TB can now handle this

Change 126550 on 2003/10/14 by kmeekins@kmeekins\_xenos\_linux\_orl

Preventing an active VC\_RSP\_valid signal while redundant shader pipe operation is disabled.

Change 126516 on 2003/10/14 by mzini@mzini\_crayola\_linux\_orl

VC TB redundancy change

Change 126491 on 2003/10/14 by kmeekins@kmeekins\_xenos\_linux\_orl

Corrected syntax by defining vc\_busy\_in.

Change 126382 on 2003/10/13 by kmeekins@kmeekins\_xenos\_linux\_orl

tp.blk,

vc\_perf\_config.txt,

vc\_perfmon.v

-----

Added a new performance monitor field for counting number of valids passed to the SP.

vc.v,

vcdc.v

-----

- Reformatted vc.v using more AUTO commands.
- Added the new performance monitor field for counting valids passed to SP.
- Corrected the valid logic to swizzle the data valids similar to the data for the redundant shader pipe logic.

vcmi\_receiver.v

-----

Corrected the timestamp delta equation.

Change 125352 on 2003/10/07 by kmeekins@kmeekins\_xenos\_linux\_orl

Added the 128 bit memory hub interface RAM memory controller.

Change 125350 on 2003/10/07 by kmeekins@kmeekins\_xenos\_linux\_orl

buildkdb,

buildtb

-----

Modified the scripts to NOT use the behavioral RAM models and to use the two channel (128 bit) memory interface.

runvc

-----

Modified the script to have the option to run only the verilog simulation which permits

the user to generate the dump files from the full chip emulator.

vc.v

-----

Corrected the instantiation of the modules associated with the two channel mode.

vc\_rf\_128\_awt\_gate.v,

vc\_rf\_128\_fusebox.ctmc,

vc\_rf\_128\_fusebox.v,

```

vc_rf_128_stp.v,
vc_rf_128_testreg.v
-----
Added the 128 bit memory hub interface version of the RAM memory controller.

vcmi.v,
vcmi_receiver.v,
vcrg.v
-----
Included header.v to files that used the TWO_CHANNEL_VC directive.

Change 124844 on 2003/10/03 by mzini@mzini_crayola_linux_orl

Ability for testbench to handle the L1 fifo depth being programmed

Change 124324 on 2003/10/01 by kmeekins@kmeekins_xenos_linux_orl

vc.v
-----
- Removed VC_SP_valid. Now the SP is usind all 16 valids.
- Registered the ROM inputs.
- Changed the ROM signals to the lower modules to reflect their registered status.

vcdc.v,
vcrg.v
-----
Changed the ROM signal names to reflect their registered status.

Change 123893 on 2003/09/29 by kmeekins@kmeekins_xenos_linux_orl

randomvc,
regressvc,
runvc
-----
Modified scripts to use Brian's changes for the Redundant Shader Pipe testing

chip_vc.tree
-----
Removed partially driven bits for SQ_VC_simd_id and TC_VC_simd as these are now
connected in the SQ and TC.

tb_vc.v,
tbtrk_vc_out.v
-----
Modified the testbench and tracker to use Brian's changes for the Redundant
Shader Pipe logic.

vc.v,

```

vcdc.v,  
vcrg.v  
-----

Modified the RTL to use Brian's changes for the Redundant Shader Pipe logic.

Change 123562 on 2003/09/26 by kmeekins@kmeekins\_xenos\_linux\_orl

tp.blk, tp.desc

-----  
- Changed L1 request FIFO depth to reflect max 32 words  
- Corrected debug register fields

randomvc

-----  
- Modified to perform infinite number of sequential random tests.  
- Updates pass/fail status after each run.

vc\_cc.v,  
vc\_cc\_loaded\_busy.v,  
vc\_cc\_pack\_align.v,  
vc\_cc\_tag\_process.v  
-----

Created an earlier version of the fetch\_pending\_en signal for the loaded\_busy module to correct the cache\_lin\_in\_use logic.

vc.v,  
vc\_rbiu.v,  
vcrp.v  
-----

- Changed the width of the RBIU\_RP\_L1\_req\_fifo\_depth bus to accomidate a max of 32 words.  
- Corrected VC\_SP\_data\_valid logic.

Change 123547 on 2003/09/26 by smoss@smoss\_crayola\_linux\_orl\_regress

added vc\_mem

Change 122753 on 2003/09/23 by mzini@mzini\_crayola\_linux\_orl

Added memory swap in VC testbench

Change 122631 on 2003/09/22 by smoss@smoss\_parts\_lib\_release

tb\_vc changes

1. changed opened to processed for script
2. made makefiles more generic

Change 122180 on 2003/09/19 by smoss@smoss\_crayola\_linux\_orl\_regress

changed final result message

Change 121958 on 2003/09/18 by kmeekins@kmeekins\_xenos\_linux\_orl

Reverse integrated the changes from vc\_cc\_delay branch spec into the r400 depot.

Change 121157 on 2003/09/13 by smoss@smoss\_crayola\_linux\_orl\_regress

xenos updates

Change 118590 on 2003/08/28 by bbuchner@bbuchner\_crayola\_linux\_orl

fixed two channel mode to allow fully independent behavior on the two channels.

Change 118397 on 2003/08/27 by smoss@smoss\_crayola\_linux\_orl\_regress

<Orlando Hardware Regression Results >

Change 118022 on 2003/08/25 by mzini@mzini\_crayola\_linux\_orl

Bumped instruction fifo depth to 32

Change 118021 on 2003/08/25 by mzini@mzini\_crayola\_linux\_orl

Added support for 2 or 4 memory return paths.

Change 117993 on 2003/08/25 by bbuchner@bbuchner\_crayola\_linux\_orl

rebuild of memories

Change 117814 on 2003/08/22 by bbuchner@bbuchner\_crayola\_linux\_orl

added ifdef code that will build a two channel version of the VC

Change 117645 on 2003/08/21 by bbuchner@bbuchner\_crayola\_linux\_orl

use behavioral mems

Change 116474 on 2003/08/14 by bbuchner@fl\_bbuchner\_r400\_win

remove old memories

Change 116337 on 2003/08/13 by bbuchner@bbuchner\_crayola\_linux\_orl

new memory build. Deleted 16x70 memory. changed 11h28x47 to 32x112

Change 116333 on 2003/08/13 by bbuchner@bbuchner\_crayola\_linux\_orl  
changed coher interfact to CP. Provide independent data valids to SP.  
REmove instruction FIFO from RP.

Change 115723 on 2003/08/10 by smoss@smoss\_crayola\_linux\_orl\_regress  
<Orlando Hardware Regression Results >

Change 115488 on 2003/08/07 by bbuchner@bbuchner\_crayola\_linux\_orl  
build script for coverage results

Change 115112 on 2003/08/06 by smoss@smoss\_crayola\_linux\_orl\_regress  
<Orlando Hardware Regression Results >

Change 115005 on 2003/08/05 by kmeekins@kmeekins\_crayola\_linux\_orl  
Added the ability to build and simulate using either NC Verilog or VCS.  
Scripts will detect which environment you have loaded and use the  
appropriate tools.

Change 114915 on 2003/08/05 by mzini@mzini\_crayola\_linux\_orl  
Old fix for VC\_RP testbench

Change 114719 on 2003/08/04 by bbuchner@bbuchner\_crayola\_linux\_orl  
changed two memory sizes

Change 114530 on 2003/08/01 by bbuchner@bbuchner\_crayola\_linux\_orl  
provide for from 1-4 simd engines.

Change 114319 on 2003/07/31 by kmeekins@kmeekins\_crayola\_linux\_orl  
Makefiles used to build new libpli.so for VC PLI memory tasks.

Change 114156 on 2003/07/31 by kmeekins@kmeekins\_crayola\_linux\_orl  
Removed the bit field from the scalar VC\_SP\_data\_valid to stop ncoverilog errors.

Change 113553 on 2003/07/28 by bbuchner@bbuchner\_crayola\_linux\_orl  
added new performance capabilities

Change 113527 on 2003/07/28 by kmeekins@kmeekins\_crayola\_linux\_orl

Modified code and added comments to remove/supress LEDA warnings/errors  
on code sections known to be error free.

Change 113236 on 2003/07/25 by kmeekins@kmeekins\_crayola\_linux\_orl

Changed increment/decrement logic to relieve timing. Treating cc\_freeze\_b  
signal as late arriving.

Change 113217 on 2003/07/25 by kmeekins@kmeekins\_crayola\_linux\_orl

Removed signals/ports that are no longer needed.  
Changed muxing logic in vc\_cc\_way\_mem.v to help timing.

Change 113209 on 2003/07/25 by mzini@mzini\_crayola\_linux\_orl

Made info field 25 bits to make room for the latency counters

Change 112962 on 2003/07/24 by mzini@mzini\_crayola\_linux\_orl

Added delete option

Change 112903 on 2003/07/24 by jcarroll@jcarroll\_crayola\_linux\_orl

Added default values for the 'load\_coher' signals.

Change 112626 on 2003/07/23 by kmeekins@kmeekins\_crayola\_linux\_orl

Added more performance monitiorers for checking the stall conditions.

Change 112438 on 2003/07/22 by bbuchner@bbuchner\_crayola\_linux\_orl

make start signal to CC be a pulse

Change 112428 on 2003/07/22 by bbuchner@bbuchner\_crayola\_linux\_orl

<fixed to match tc invalidate behavior

Change 112216 on 2003/07/21 by kmeekins@kmeekins\_crayola\_linux\_orl

Added logic to invalidate the cache on an address range.  
Added the new CC module vc\_cc\_cache\_invalidate.

Change 112189 on 2003/07/21 by bbuchner@bbuchner\_crayola\_linux\_orl

new invalidation scheme, added more debug

Change 112149 on 2003/07/21 by jbrady@jbrady\_crayola\_linux\_orl

Gate build.

Change 112147 on 2003/07/21 by jbrady@jbrady\_crayola\_linux\_orl

Change VC\_gpr\_phase\_q sense to match what is expected in gc.

Change 112143 on 2003/07/21 by mzini@mzini\_crayola\_linux\_orl

Delayed gpr\_phase by 2 cycles to match the hardware

Change 111959 on 2003/07/18 by mzini@mzini\_crayola\_linux\_orl

Delete testcase if it passes

Change 111945 on 2003/07/18 by jcarroll@jcarroll\_crayola\_linux\_orl

Recoded the L2 Request Control Logic.

No functional changes. Restructured for future timing fixes between CC and RP.

Change 111918 on 2003/07/18 by kmeekins@kmeekins\_crayola\_linux\_orl

Added the request size to the cache tag.

Change 111737 on 2003/07/17 by kmeekins@kmeekins\_crayola\_linux\_orl

Registered RP->CC bank read address and read enables to fix a timing path.

Propagated the newly registered signals to the vc\_cc\_loaded\_busy module.

Change 111621 on 2003/07/17 by jbrady@jbrady\_crayola\_linux\_orl

In next\_RG\_RP\_L2a\_clamp, qualify clamp\_min and clamp\_max with the fact that the vert is valid. Otherwise our mux will output vert 0 index and clamp with vert 1 banks and tags.

Change 111541 on 2003/07/16 by kmeekins@kmeekins\_crayola\_linux\_orl

Backed out the removal of the cache miss condition in the cache\_line\_in\_use signal.

The cache miss is needed to prevent stalls on a cache hit sector miss condition.

Change 111425 on 2003/07/16 by mzini@mzini\_crayola\_linux\_orl

Increased timeout counters

Change 111370 on 2003/07/16 by mzini@mzini\_crayola\_linux\_orl

Added option to generate incremental data



Change 111283 on 2003/07/15 by kmeekins@kmeekins\_crayola\_linux\_orl

Corrected a problem that was permitting new allocations to proceed when there was still data in-flight. Now looking for fetch contitions as opposed to cache miss conditions.

Change 111267 on 2003/07/15 by jcarroll@jcarroll\_crayola\_linux\_orl

Added a data ready for the L2 coast reg.

Change 111221 on 2003/07/15 by kmeekins@kmeekins\_crayola\_linux\_orl

Fixed typo that resulted in wrong sector mask value.

Change 111186 on 2003/07/15 by kmeekins@kmeekins\_crayola\_linux\_orl

vc\_cc.v  
vc\_cc\_loaded\_busy.v  
vc\_cc\_tag\_process.v  
-----  
Added more signals to the debug bus.  
Created a third debug bus.

vc.v  
vc\_debug.v  
-----  
Created CC\_DEBUG\_DATA\_2 bus.

Change 111133 on 2003/07/15 by kmeekins@kmeekins\_crayola\_linux\_orl

vc\_cc.v  
vc\_cc\_tag\_process.v  
-----  
Created signals for performance monitor and debug bus.

vc\_cc\_pack\_align.v  
vc\_cc\_loaded\_busy.v  
-----  
Corrected timing loop.  
Removed unused signals.

Change 110827 on 2003/07/14 by mzini@mzini\_crayola\_linux\_orl

Added option to run the TB with the memory model generating incremental data for tests other than random

Change 110640 on 2003/07/12 by mmantor@mmantor\_crayola\_linux\_orl

<1. Enlarge export memories for performance fill rate (emulator, sq, sx, rb, ferret gc, tb\_sqsp, tb\_sx)  
2. Fix Sx diff engine (interpolators) for shift bug with added guard bit  
3. Fix compile/src code problem with s-blocks memories  
4. Added the sx to tb\_sqsp by default, can still disable by macro  
5. Added mode to tb\_sqsp and tb\_sx to run interfaces at max rate  
6. Initialized state in vc to allow cp surface synchronizer micro code to invalidate tc/vc  
7. Added test signals to sc.v, sc\_b.v, sq, sp, spi, sx and testbenches  
THIS CHANGES REQUIRES THE RELEASE OF SC, SC\_B, SQ, SPI, SP, SX, RB,  
src/chip/chip\_\*.tree files,  
parts\_lib/sim/test/gc/vcs\_top.ini, gc/tb\_sqsp/tb\_sx updates and the emulator together  
>

Change 110492 on 2003/07/11 by kmeekins@kmeekins\_crayola\_linux\_orl

- Removed the CF\_CC\_stall signal  
- Added the debug and performance monitor signals to the vc\_cc.v I/O.  
Temporarily driving these values to zero.

Change 110473 on 2003/07/11 by kmeekins@kmeekins\_crayola\_linux\_orl

- Cleaned up signal names.  
- Corrected sector\_loaded control logic for multi-cycle fetch operations.  
- Cleaned up sector mask logic for non-256 bit fetch requests.

Change 110443 on 2003/07/11 by bbuchner@bbuchner\_crayola\_linux\_orl

added CC debug path in to debug module

Change 110250 on 2003/07/10 by jbrady@jbrady\_crayola\_linux\_orl

Select request bus based on bit 6 again, not bit 7. This is the proper interleave.

Change 110248 on 2003/07/10 by mzini@mzini\_crayola\_linux\_orl

Bit 6 of the address selects controller pair and bit 7 selects the controller

Change 110110 on 2003/07/09 by mzini@mzini\_crayola\_linux\_orl

Show usage

Change 109960 on 2003/07/09 by bbuchner@bbuchner\_crayola\_linux\_orl

added register readback, modified cache invalidate, removed dc busy

Change 109932 on 2003/07/09 by mzini@mzini\_crayola\_linux\_orl

Changed the serialization of the constant and remapped the gpr\_phase to match the SQ hardware

Change 109930 on 2003/07/09 by jbrady@jbrady\_crayola\_linux\_orl

Reverse constant serialization.

Receive sq send on cycles 2301, not 0123.

Change 109897 on 2003/07/09 by mzini@mzini\_crayola\_linux\_orl

Fixed typo

Change 109760 on 2003/07/08 by mzini@mzini\_crayola\_linux\_orl

Added more error checking

Change 109759 on 2003/07/08 by mzini@mzini\_crayola\_linux\_orl

Added comment

Change 109758 on 2003/07/08 by mzini@mzini\_crayola\_linux\_orl

Enabled random fifo depths

Change 109719 on 2003/07/08 by kmeekins@kmeekins\_crayola\_linux\_orl

Moved the error checking to its own process. Now testing only the cache address that is getting written.

Change 109701 on 2003/07/08 by kmeekins@kmeekins\_crayola\_linux\_orl

Initial release.

Change 109661 on 2003/07/08 by viviana@viviana\_crayola2\_syn

Changed to the latest version of the Virage compilers.

Change 109658 on 2003/07/08 by kmeekins@kmeekins\_crayola\_linux\_orl

vc\_cc.v

-----

- Created new register name request\_size\_dl\_q.
- Created new signal to indicate a request size greater than 256 bit mode and attached it to required module I/O.

vc\_cc\_pack\_align.v

vc\_cc\_tag\_process.v  
-----  
New signal I/O

vc\_cc\_loaded\_busy.v  
-----  
- Created a new storage bit for request size in each cache line.  
- Added new logic to prevent allocation if all requested sectors are not loaded.

Change 109631 on 2003/07/07 by mzini@mzini\_crayola\_linux\_orl

Delete the results directory if the random tests passes

Change 109555 on 2003/07/07 by kmeekins@kmeekins\_crayola\_linux\_orl

vc\_cc.v  
-----  
Added request size to the pack\_align interface.

vc\_cc\_pack\_align.v  
-----  
Using the request size to modify the sector mask for requests. The 512 bit mode will force a fetch of both sectors but only if at least one of the sectors has been requested. This improves the efficiency between 256 and 512 bit modes.

vc\_cc\_tag\_compare.v  
-----  
Created a way write enable for tag 0 and tag 1 to better control how a way is written when the same way is effected by two different tags.

Change 109167 on 2003/07/03 by mzini@mzini\_crayola\_linux\_orl

Script to submit multiple random tests

Change 109128 on 2003/07/03 by mzini@mzini\_crayola\_linux\_orl

Added error checking in RP

Change 109020 on 2003/07/03 by mzini@mzini\_crayola\_linux\_orl

Bumped timeout counters

Change 108937 on 2003/07/02 by kmeekins@kmeekins\_crayola\_linux\_orl

Seperated the set valids for each tag to permit cache hit status to each way that is dependent on the tags. This prevents a tag 0 hit from altering the way replacement policy for tag 1 and vice versa.

Change 108887 on 2003/07/02 by jcarroll@jcarroll\_crayola\_linux\_orl

VCRP: added debug, performance and prog depth FIFOs

Change 108858 on 2003/07/02 by mzini@mzini\_crayola\_linux\_orl

Bumped timeout counters

Change 108857 on 2003/07/02 by jcarroll@jcarroll\_crayola\_linux\_orl

Updated signal name: VC\_SP\_xyzw\_cycle

Change 108840 on 2003/07/02 by mzini@mzini\_crayola\_linux\_orl

Added usage message

Change 108818 on 2003/07/02 by bbuchner@bbuchner\_crayola\_linux\_orl

updated I/O

Change 108808 on 2003/07/01 by mzini@mzini\_crayola\_linux\_orl

Testbench enhancements

Change 108781 on 2003/07/01 by mzini@mzini\_crayola\_linux\_orl

Bumped timeout counters

Change 108778 on 2003/07/01 by mzini@mzini\_crayola\_linux\_orl

Added a slow sq mode where simd grants are issued less often

Change 108764 on 2003/07/01 by mzini@mzini\_crayola\_linux\_orl

Fixed fail checking

Change 108728 on 2003/07/01 by kmeekins@kmeekins\_crayola\_linux\_orl

Changed the sector valid logic to correctly use the tag set id in determining the write enable.

Change 108723 on 2003/07/01 by mzini@mzini\_crayola\_linux\_orl

Cleanup

Change 108718 on 2003/07/01 by mzini@mzini\_crayola\_linux\_orl

Added ability to run VC testbench without dumping signals

Change 108701 on 2003/07/01 by mzini@mzini\_crayola\_linux\_orl  
Testbench was timing out early in random tests

Change 108691 on 2003/07/01 by jcarroll@jcarroll\_crayola\_linux\_orl  
Added more support for 3 float data format.

Change 108685 on 2003/07/01 by mzini@mzini\_crayola\_linux\_orl  
Rewrote the RP testbench to handle random tests

Change 108681 on 2003/07/01 by kmeekins@kmeekins\_crayola\_linux\_orl  
Corrected logic for multicycle control.

Change 108616 on 2003/06/30 by jcarroll@jcarroll\_crayola\_linux\_orl  
Added support for 3 float data format.

Change 108572 on 2003/06/30 by jcarroll@jcarroll\_crayola\_linux\_orl  
VCRP: Added logic to handle an L2 request with 4 invalid banks.

Change 108556 on 2003/06/30 by jbrady@jbrady\_crayola\_linux\_orl  
Add new 3 float format to count override mux.

Change 108523 on 2003/06/30 by jbrady@jbrady\_crayola\_linux\_orl  
Send written signals to MH on 256 bit boundaries, not 128 bit.  
Fix hook-up of written in testbench - were driven to 1. Not sure how we were passing..

Change 108519 on 2003/06/30 by mzini@mzini\_crayola\_linux\_orl  
Fixed data in return data path

Change 108512 on 2003/06/30 by mzini@mzini\_crayola\_linux\_orl  
The MI now send a written on every 256 bits of data instead of 128

Change 108403 on 2003/06/27 by mzini@mzini\_crayola\_linux\_orl  
Don't always send data when receiver is ready

Change 108358 on 2003/06/27 by mzini@mzini\_crayola\_linux\_orl

Randomize the rdy to the MI

Change 108353 on 2003/06/27 by jbrady@jbrady\_crayola\_linux\_orl

Fix internal\_pipe\_freeze. Only freeze if stage 1 rts, otherwise I'm looking at old data.

Change 108336 on 2003/06/27 by kmeekins@kmeekins\_crayola\_linux\_orl

Corrected more sector, bank bit field mismatches.

Conditioned the sector loading bits with the fetch size so that a fetch size greater than 256 will always fetch both sectors.

Change 108249 on 2003/06/27 by jcarroll@jcarroll\_crayola\_linux\_orl

Increased timeout count.

Change 108147 on 2003/06/26 by mzini@mzini\_crayola\_linux\_orl

Added trackinh of the data that gets piped along the VC to the SP

Change 108132 on 2003/06/26 by jbrady@jbrady\_crayola\_linux\_orl

Add wait for license to simv command line.

Change 108112 on 2003/06/26 by jcarroll@jcarroll\_crayola\_linux\_orl

When clamping, vert0\_offset is used for both even and odd requests.

Change 108097 on 2003/06/26 by jbrady@jbrady\_crayola\_linux\_orl

Remove nuisance error check code.

Change 108096 on 2003/06/26 by kmeekins@kmeekins\_crayola\_linux\_orl

Added a register on the input FIFO read data to help with critical path timing.

Changed the fifo valid register delay being used by the pack and align logic.

Change 108058 on 2003/06/26 by jbrady@jbrady\_crayola\_linux\_orl

Fix nstate for state 0a. Fix for both requests valid and not conflicting, where request 1 has sector mask of 0x3 and request size is 256.

Change 108023 on 2003/06/26 by jbrady@jbrady\_crayola\_linux\_orl

Use bit 7 off address to determine which interface to place request on, not bit 6.

Bit 7 makes the interleave 1024 bits between interfaces, 512 on each mc.

Fix bug in 256 bit request mode state machine. nstate was wrong for only

request 1 valid in state 0a.

Change 108015 on 2003/06/26 by moev@moev2\_r400\_linux\_marlboro

Fixed STAR connections in particualr the cmdscin signals.  
cm1 gets STAR\_testbus\_rf[6], cm2 gets STAR\_testbus\_rf[7] and cm4 gets  
STAR\_testbus\_rf[8]

Change 107914 on 2003/06/25 by jcarroll@jcarroll\_crayola\_linux\_orl

Removed the coast regs for the L2 read address.  
Added coast regs for the L2 read data.

Change 107913 on 2003/06/25 by mzini@mzini\_crayola\_linux\_orl

Fixed bug in data return path. Plus added other 2 return paths

Change 107907 on 2003/06/25 by kmeekins@kmeekins\_crayola\_linux\_orl

Corrected sector valid write enable logic.

Change 107845 on 2003/06/25 by jbrady@jbrady\_crayola\_linux\_orl

Monitor on negedge, not posedge. Don't set done if !rtr.

Change 107792 on 2003/06/25 by viviana@viviana\_crayola2\_syn

Connected the STAR test patch signals to L1 cache, L2 cache, L2a, L2b fifos.  
Rebuilt the memories deleting the pipeline register inside.

Change 107789 on 2003/06/25 by mzini@mzini\_crayola\_linux\_orl

Fixed interface comparison in MI testbench

Change 107708 on 2003/06/24 by mzini@mzini\_crayola\_linux\_orl

Module to kill the sim if rtr's go low for too long

Change 107649 on 2003/06/24 by mzini@mzini\_crayola\_linux\_orl

Fixed buildtb script to only include rtr\_checker if running the full VCTB

Change 107639 on 2003/06/24 by mzini@mzini\_crayola\_linux\_orl

Added a module to track how long rtr's stay low and kill the sim

Change 107595 on 2003/06/24 by kmeekins@kmeekins\_crayola\_linux\_orl



Separated cache flush from reset logic. Cache flush now only effects the sector valids registers.  
Changed I/O names for the clock, reset, and cache flush signals to match top level.

Change 107561 on 2003/06/23 by mzini@mzini\_crayola\_linux\_orl

Changed script to take tests.run as default

Change 107529 on 2003/06/23 by viviana@viviana\_crayola2\_syn

Changed the 64x21 to a 64x19 memory in the rg.

Change 107527 on 2003/06/23 by viviana@viviana\_crayola2\_syn

Rebuilt the memories to delete 64x21 and add 64x19 in the rp.

Change 107525 on 2003/06/23 by jcarroll@jcarroll\_crayola\_linux\_orl

Added test pin connections to RAMs.

Change 107487 on 2003/06/23 by jbrady@jbrady\_crayola\_linux\_orl

Change request\_size to a 2 bit field from 1 bit.

Change 107447 on 2003/06/23 by kmeekins@kmeekins\_crayola\_linux\_orl

Qualified the II request valids with the fetch sector to ensure only those addresses in need of fetching are valid.

Change 107209 on 2003/06/20 by mzini@mzini\_crayola\_linux\_orl

Created VC regression script

Change 107178 on 2003/06/20 by jbrady@jbrady\_crayola\_linux\_orl

Fix tests for full/partial tests - the boundary conditions were not right.  
Change clamp\_count for partial max - must consider 8 dwords, not just valid dwords.

Change 107094 on 2003/06/19 by jbrady@jbrady\_crayola\_linux\_orl

Set clamped count to 7 for fully clamped verts. It was necessary for min clamping.  
Set vert\_offset to dw\_addr[3:0] always -- it doesn't matter in fully clamped cases now.

Change 107072 on 2003/06/19 by jbrady@jbrady\_crayola\_linux\_orl

Rename clamped\_count to unclamped\_count. It's a better name.

Change unclamped\_count to be count\_lo - clamp\_count - 1. It now reflects the number of clamped words in the vert, not per 8 dwords. For partial min, set vert\_offset to dw\_addr, not base\_addr. This is necessary for the vcrp to know how many dw's to clamp at the beginning of the vert. Otherwise it's ambiguous which dw's are clamped, and which are unclamped.

Change 107070 on 2003/06/19 by jcarroll@jcarroll\_crayola\_linux\_orl

Added logic to VCRP to handle clamp\_x = 1

Change 107000 on 2003/06/19 by jbrady@jbrady\_crayola\_linux\_orl

Move tag merge to after conflict detection. only merge if there are no conflicts. fixes merge\_conflict test and is necessary for clamping.

Change 106891 on 2003/06/18 by bbuchner@bbuchner\_crayola\_linux\_orl

add additional debug busses

Change 106842 on 2003/06/18 by jcarroll@jcarroll\_crayola\_linux\_orl

Added all of the clamping logic.

Change 106795 on 2003/06/18 by jbrady@jbrady\_crayola\_linux\_orl

Wire rbiu decoded fifo depth to vcmi\_receiver fifos instead of hardcoding to 16.

Change 106783 on 2003/06/18 by bbuchner@bbuchner\_crayola\_linux\_orl

added control and fifo size regs

Change 106727 on 2003/06/18 by mzini@mzini\_crayola\_linux\_orl

Only capture data when both rdy and rtr are high

Change 106621 on 2003/06/17 by mzini@mzini\_crayola\_linux\_orl

Only compare valid verts when data gets moved from L2->l1

Change 106618 on 2003/06/17 by jbrady@jbrady\_crayola\_linux\_orl

```
> // Even banks only conflict if even tags aren't equal. Therefore, we
> // can compare vcrg4_gen_even_tag0_bank_mask instead of vcrg4_even_tag1_valid
> // because there will not have been a merge. Same goes for valids.
> // This helps timing. Same goes for odd bank conflict.
```

Change 106591 on 2003/06/17 by mzini@mzini\_crayola\_linux\_orl

Randomize TC\_VC\_simd\_id

Change 106581 on 2003/06/17 by jbrady@jbrady\_crayola\_linux\_orl

Keep L1\_rdy, L2a\_rdy, and CC\_rdy high even if rtr=0.  
Remove programmability from instruction fifo depth.

Change 106570 on 2003/06/17 by mzini@mzini\_crayola\_linux\_orl

Made memory return data out of order by default

Change 106565 on 2003/06/17 by mzini@mzini\_crayola\_linux\_orl

Added option to return data from memory out of order

Change 106562 on 2003/06/17 by jbrady@jbrady\_crayola\_linux\_orl

only write to input\_fifo when rtr is high. cc leaves rdy high even when  
rtr is low.

Change 106553 on 2003/06/17 by mzini@mzini\_crayola\_linux\_orl

Make sure the RTR's are high before sampling data

Change 106539 on 2003/06/17 by mzini@mzini\_crayola\_linux\_orl

Added VC->SQ interface tracking

Change 106512 on 2003/06/17 by jcarroll@jcarroll\_crayola\_linux\_orl

Changed end\_of\_group logic to only strobe on last transfer.

Change 106483 on 2003/06/17 by mzini@mzini\_crayola\_linux\_orl

Added more time at the end of the sim once the input files have been read

Change 106414 on 2003/06/16 by mzini@mzini\_crayola\_linux\_orl

Fixed the data return path from the MI for RP testbench

Change 106408 on 2003/06/16 by mzini@mzini\_crayola\_linux\_orl

Fixed vc\_rg\_rp2.tr file so that null\_request field shows properly

Change 106390 on 2003/06/16 by jbrady@jbrady\_crayola\_linux\_orl

Fix width of constant - it changed when we removed border color.

Change 106387 on 2003/06/16 by jcarroll@jcarroll\_crayola\_linux\_orl

L2a interface change for clamping.

Change 106386 on 2003/06/16 by jbrady@jbrady\_crayola\_linux\_orl

Remove border\_color from vc.

Move L2 null request into the L2 data field for non-clamped entries.

Change 106384 on 2003/06/16 by mzini@mzini\_crayola\_linux\_orl

Removed null\_request and border\_color from RG->RP1 interface

Change 106373 on 2003/06/16 by jcarroll@jcarroll\_crayola\_linux\_orl

Removed internal register for gpr\_phase so that output data  
will sync to external gpr\_phase.

Change 106368 on 2003/06/16 by mzini@mzini\_crayola\_linux\_orl

Made tbmod\_sqvc drive gpr\_phase instead of tb\_vc for the rp testbench

Change 106344 on 2003/06/16 by mzini@mzini\_crayola\_linux\_orl

Drive simd\_id ready's in VC environment

Change 106320 on 2003/06/16 by jcarroll@jcarroll\_crayola\_linux\_orl

Fixed a bug. One piece of L2 read data was being lost when both  
L1 buffers were full and the entire L2 pipe was frozen. Fixed by  
adding a coast reg that stores the L2 read address when the entire  
L2 pipeline is held.

Change 106311 on 2003/06/16 by mzini@mzini\_crayola\_linux\_orl

Set gpr\_phase even when there's no valid data to the VC

Change 106181 on 2003/06/14 by mzini@mzini\_crayola\_linux\_orl

Removed print statements

Change 106179 on 2003/06/14 by mzini@mzini\_crayola\_linux\_orl

Make sure number of transfers on each tracked interface exactly matches between the HW  
and emu

Change 106176 on 2003/06/14 by mzini@mzini\_crayola\_linux\_orl

Renamed element to set

Change 106112 on 2003/06/13 by jbrady@jbrady\_crayola\_linux\_orl

add 128x128 memory.

Change 106069 on 2003/06/13 by kmeekins@kmeekins\_crayola\_linux\_orl

vc\_cc.v

-----

Added a registered version of the input fifo read enable to detect a non-valid fifo entry for the CC->RP interface.

vc\_cc\_pack\_align.v

-----

- Fixed the CC\_RP\_L2b\_rdy to permit a non-valid entry into the L2b FIFO.
- Swizzled the bank mask bits to agree with the RG on the bank representation.

Change 106050 on 2003/06/13 by mzini@mzini\_crayola\_linux\_orl

Added gpr\_phase in vc\_rp\_sp.dmp

Change 106031 on 2003/06/13 by mzini@mzini\_crayola\_linux\_orl

Fixed vc output tracker

Change 106023 on 2003/06/13 by bbuchner@bbuchner\_crayola\_linux\_orl

removed skew from DC signals; added thread type, cycle

Change 106012 on 2003/06/13 by jbrady@jbrady\_crayola\_linux\_orl

Instantiate ati\_dff\_out's for all outputs instead of inferring regular flops.

Change 106009 on 2003/06/13 by kmeekins@kmeekins\_crayola\_linux\_orl

Corrected multicycle determination logic.

Change 106008 on 2003/06/13 by kmeekins@kmeekins\_crayola\_linux\_orl

Corrected syntax for user supplied compile options file.

Change 106007 on 2003/06/13 by kmeekins@kmeekins\_crayola\_linux\_orl

Changed element\_id to way\_id to match spec and CC->MI port names.

Change 105940 on 2003/06/12 by jcarroll@jcarroll\_crayola\_linux\_orl

Added RP\_DC\_thread\_type to I/O  
    First revision of VCRP with all functionality (except clamping).

Change 105927 on 2003/06/12 by mzini@mzini\_crayola\_linux\_orl

    Added thread type

Change 105916 on 2003/06/12 by jbrady@jbrady\_crayola\_linux\_orl

    Fix replication syntax error.

Change 105908 on 2003/06/12 by bbuchner@bbuchner\_crayola\_linux\_orl

    use behavioral memories

Change 105903 on 2003/06/12 by bbuchner@bbuchner\_crayola\_linux\_orl

    remove dup. tracker

Change 105900 on 2003/06/12 by kmeekins@kmeekins\_crayola\_linux\_orl

    Added tbmods for CC standalone testbench.  
    Assigned values to MH\_TC\_start0, 1, and 2 to get stall and flush signals known.

Change 105888 on 2003/06/12 by mzini@mzini\_crayola\_linux\_orl

    Fixed typo

Change 105869 on 2003/06/12 by mzini@mzini\_crayola\_linux\_orl

    Fixed vc\_out tracker

Change 105852 on 2003/06/12 by mzini@mzini\_crayola\_linux\_orl

    Added gpr phase to Rp testbench

Change 105843 on 2003/06/12 by mzini@mzini\_crayola\_linux\_orl

    Only compare valid dwords

Change 105829 on 2003/06/12 by jbrady@jbrady\_crayola\_linux\_orl

    Add vcmi debug monitor ports.  
    Propagate x's through some muxes.

Change 105823 on 2003/06/12 by mzini@mzini\_crayola\_linux\_orl

    Do not trigger a compare if it's a null request

Change 105816 on 2003/06/12 by mzini@mzini\_crayola\_linux\_orl

Last and clamp were swaped

Change 105767 on 2003/06/12 by jbrady@jbrady\_crayola\_linux\_orl

Add vcrg debug monitor.

Change 105766 on 2003/06/12 by jbrady@jbrady\_crayola\_linux\_orl

Add debug monitor signals.  
Propagate x's in vcrg0\_data\_format\_min\_count case statement.

Change 105765 on 2003/06/12 by jbrady@jbrady\_crayola\_linux\_orl

Remove possible index out of range error for 12 & 8 dword verts on next\_done.  
Remove leda error on size mismatch for done reset value.

Change 105756 on 2003/06/12 by mzini@mzini\_crayola\_linux\_orl

Reordered vc\_L2\_L1.tr

Change 105740 on 2003/06/12 by kmeekins@kmeekins\_crayola\_linux\_orl

Added the macro for VC\_PATH definition.

Change 105687 on 2003/06/11 by jcarroll@jcarroll\_crayola\_linux\_orl

Updates to the VCRP ports  
Added yet more functionality!!!!

Change 105679 on 2003/06/11 by jcarroll@jcarroll\_crayola\_linux\_orl

Fixed model

Change 105675 on 2003/06/11 by mzini@mzini\_crayola\_linux\_orl

Once bank valids are set keep them set

Change 105671 on 2003/06/11 by mzini@mzini\_crayola\_linux\_orl

Setting only the valid bank readys on the CC->RP snoop bus

Change 105668 on 2003/06/11 by mzini@mzini\_crayola\_linux\_orl

Fixed copy-paste error

Change 105666 on 2003/06/11 by mzini@mzini\_crayola\_linux\_orl

Added RP->SP file

Change 105626 on 2003/06/11 by mzini@mzini\_crayola\_linux\_orl

Changed some assignments to non-blocking

Change 105610 on 2003/06/11 by mzini@mzini\_crayola\_linux\_orl

Fixed L2->L1 dump

Change 105607 on 2003/06/11 by mzini@mzini\_crayola\_linux\_orl

Added USE\_BEHAVE\_MEM define to the RP testbench

Change 105573 on 2003/06/11 by mzini@mzini\_crayola\_linux\_orl

Correctly read mi\_rp file

Change 105566 on 2003/06/11 by mzini@mzini\_crayola\_linux\_orl

CC->RP signals changed names

Change 105556 on 2003/06/11 by kmeekins@kmeekins\_crayola\_linux\_orl

Changed the cache\_flush logic to use cache\_stall\_q.

Change 105547 on 2003/06/11 by mzini@mzini\_crayola\_linux\_orl

Fixed build script

Change 105545 on 2003/06/11 by mzini@mzini\_crayola\_linux\_orl

Fixed build script

Change 105542 on 2003/06/11 by mzini@mzini\_crayola\_linux\_orl

Added RP tesbench modules

Change 105520 on 2003/06/11 by jbrady@jbrady\_crayola\_linux\_orl

Use partial products to save area in addr\_calc.

Change 105389 on 2003/06/10 by kmeekins@kmeekins\_crayola\_linux\_orl

Added tbmod\_rg\_cc.v.



Change 105386 on 2003/06/10 by mzini@mzini\_crayola\_linux\_orl

Additions for the CC testbench

Change 105384 on 2003/06/10 by kmeekins@kmeekins\_crayola\_linux\_orl

Changed the LRU logic to use the set cache hit result. This correctected the problem of incrementing all but the hit way.

Change 105383 on 2003/06/10 by jbrady@jbrady\_crayola\_linux\_orl

Add the following performance monitors:

```
>         RG_PERF_megafetch_event,  
>         RG_PERF_end_of_group_event,  
>         RG_PERF_conflict_event,  
>         MI_PERF_requests_event
```

Change 105382 on 2003/06/10 by jbrady@jbrady\_crayola\_linux\_orl

Add the following performance monitors:

```
>         RG_PERF_megafetch_event,  
>         RG_PERF_end_of_group_event,  
>         RG_PERF_conflict_event,
```

Change 105371 on 2003/06/10 by jbrady@jbrady\_crayola\_linux\_orl

Add performance monitor signal MI\_PERF\_requests\_event.

Change 105370 on 2003/06/10 by jbrady@jbrady\_crayola\_linux\_orl

Add performance monitor signal MI\_PERF\_requests\_event.

Enumerate state machine states with "parameter" to make leda happy.

Declare next\_vcmil\_request\_0\_mem\_addr\_msbs and next\_vcmil\_request\_1\_mem\_addr\_msbs as intermediate steps in constructing next\_vcmil\_request\_0\_mem\_addr and next\_vcmil\_request\_1\_mem\_addr to make leda happy.

Change 105366 on 2003/06/10 by mzini@mzini\_crayola\_linux\_orl

Resubmitting stupid fix

Change 105362 on 2003/06/10 by mzini@mzini\_crayola\_linux\_orl

Drive mc\_send2 and mc\_send3 to 0 for now

Change 105353 on 2003/06/10 by bbuchner@bbuchner\_crayola\_linux\_orl

added additional performance monitoring to RG

Change 105320 on 2003/06/10 by jbrady@jbrady\_crayola\_linux\_orl

added performance monitor outputs RG\_PERF\_vertices\_event, RG\_PERF\_clamped\_event,  
RG\_PERF\_L2\_request\_event, RG\_PERF\_L1\_request\_event.  
moved dw\_end\_address calculation from vcrg\_tag\_gen to vcrg\_addr\_calc for timing.  
added count feature for backward compatibility. if count\_lo is too small for  
data\_format, we bump it up to the proper # of dwords for the data\_format.

Change 105319 on 2003/06/10 by jbrady@jbrady\_crayola\_linux\_orl

added the dw\_end\_addr calculation here. it's better for timing - mc can still make it.

Change 105317 on 2003/06/10 by jbrady@jbrady\_crayola\_linux\_orl

dw\_end\_addr is calculated a cycle earlier for timing. it's now an input to the block,  
not calculated here.

Change 105316 on 2003/06/10 by jbrady@jbrady\_crayola\_linux\_orl

Add 4 RG performance monitor outputs.

Change 105285 on 2003/06/10 by bbuchner@bbuchner\_crayola\_linux\_orl

typo

Change 105047 on 2003/06/09 by bbuchner@bbuchner\_crayola\_linux\_orl

fixed merge problem

Change 105045 on 2003/06/09 by bbuchner@bbuchner\_crayola\_linux\_orl

add debug module

Change 105041 on 2003/06/09 by jbrady@jbrady\_crayola\_linux\_orl

Remove leda error by declaring intermediate end signal. Leda wants a carry bit.  
The carry bit is not flopped. Doesn't affect function or synthesis.

Change 104967 on 2003/06/09 by bbuchner@bbuchner\_crayola\_linux\_orl

added performance monitoring block

Change 104958 on 2003/06/09 by jbrady@jbrady\_crayola\_linux\_orl

Implement rotating priority for selecting which mc to send to a particular bank.

Change 104566 on 2003/06/06 by kmeekins@kmeekins\_crayola\_linux\_orl

Inserted AUTO\_CONSTANT construct to remove constants from sensitivity lists.

Change 104543 on 2003/06/06 by kmeekins@kmeekins\_crayola\_linux\_orl

Corrected templates to fix snooped write enable name changes.

Change 104439 on 2003/06/05 by viviana@viviana\_crayola2\_syn

vc\_rf\_awt\_gate.v had two instantiations of the module. This occurs whenever the directory where the virage files get generated is not removed before remaking any changes to any of the memories.

Change 104367 on 2003/06/05 by jbrady@jbrady\_crayola\_linux\_orl

update cc bank write snoop interface.

Change 104361 on 2003/06/05 by jcarroll@jcarroll\_crayola\_linux\_orl

Changed names of CC snooping signals.

Change 104349 on 2003/06/05 by kmeekins@kmeekins\_crayola\_linux\_orl

Changed signal names to reflect they are no longer driven by registers.  
Changed bank write names to match change in snooped MI signals.

Change 104346 on 2003/06/05 by kmeekins@kmeekins\_crayola\_linux\_orl

Changed signal names to reflect that they are no longer driven by registers.  
Created delayed versions of the cache miss signals for tag 0 and 1 and connected them to vc\_cc\_loaded\_busy for use with the cache line in use logic.

Change 104344 on 2003/06/05 by kmeekins@kmeekins\_crayola\_linux\_orl

Changed signal names to reflect that they are no longer driven by registers.  
Added cache miss for tag 0 and tag 1 to input ports to use with the cache line in use logic.

Change 104341 on 2003/06/05 by kmeekins@kmeekins\_crayola\_linux\_orl

Changed signal names to reflect no longer driven by registers.

Change 104335 on 2003/06/05 by jbrady@jbrady\_crayola\_linux\_orl

some regs had to be wires.

Change 104333 on 2003/06/05 by jbrady@jbrady\_crayola\_linux\_orl

add RG\_RP\_L2a\_vert\_0\_offset to vcrp instantiation.

Change 104321 on 2003/06/05 by mzini@mzini\_crayola\_linux\_orl

Some signals in RP had name changes

Change 104318 on 2003/06/05 by jcarroll@jcarroll\_crayola\_linux\_orl

I/O changes to L2a input data.

Change 104291 on 2003/06/05 by jcarroll@jcarroll\_crayola\_linux\_orl

Change RAM sizes of L1 fifo and L2a fifo.

Continued adding required functionality.

Tons of internal name changes.

Change 104280 on 2003/06/05 by bbuchner@bbuchner\_crayola\_linux\_orl

fixed leda errors. Reduced SP return data width from 68 to 32 bits per index

Change 104218 on 2003/06/05 by jbrady@jbrady\_crayola\_linux\_orl

Add thread\_type to testbench.

Fix dst\_gpr in tbmod\_sqvc.

Change 104201 on 2003/06/05 by jbrady@jbrady\_crayola\_linux\_orl

change 16x69 memory to 16x70 to add thread\_type.

Change 104200 on 2003/06/05 by jbrady@jbrady\_crayola\_linux\_orl

Remove SQ\_VC\_send from RG\_busy for synthesis reasons, and because we are covered by SQ\_VC\_wake\_up for that cycle.

Make vcrg4\_request\_size 2 bit vector to match the rest of the pipe.

Change 104199 on 2003/06/05 by jbrady@jbrady\_crayola\_linux\_orl

Changed some memory files: 16x69 to 16x70

64x17 to 64x21

128x45 to 128x47

Change 104162 on 2003/06/04 by viviana@viviana\_crayola2\_syn

Changed 16x69 memory to 16x70, 64x17 to 64x21, 128x45 to 128x47 and

added 2 more instances of 128x16.

Change 104158 on 2003/06/04 by kmeekins@kmeekins\_crayola\_linux\_orl

Connected CF\_CC\_stall and CF\_CC\_cache\_flush.

Change 104148 on 2003/06/04 by kmeekins@kmeekins\_crayola\_linux\_orl

Simplified the sector fetch logic.

Optimized the cache hit and cache miss logic.

Corrected the fetch way generation for cache misses.

Change 104142 on 2003/06/04 by bbuchner@bbuchner\_crayola\_linux\_orl

connecte up cf unit

Change 104121 on 2003/06/04 by jbrady@jbrady\_crayola\_linux\_orl

use non-block assignments in clock process.

Change 104120 on 2003/06/04 by jbrady@jbrady\_crayola\_linux\_orl

connect memory return bus up to vc.

extend reset a little longer.

Change 104117 on 2003/06/04 by jbrady@jbrady\_crayola\_linux\_orl

Add some new test signals for vcmi fifos 2 and 3.

Change 104114 on 2003/06/04 by jbrady@jbrady\_crayola\_linux\_orl

Added memory macro test I/O.

Change 104113 on 2003/06/04 by jbrady@jbrady\_crayola\_linux\_orl

Added arbiter and data path from input fifos to RP.

Arbiter always gives priority to mc0 return data. This will change to a revolving priority in a later check-in.

Added test I/O for memory macros.

Change 104112 on 2003/06/04 by jbrady@jbrady\_crayola\_linux\_orl

Add test I/O.

Change 104106 on 2003/06/04 by mzini@mzini\_crayola\_linux\_orl

Fixed typo

Change 104103 on 2003/06/04 by mzini@mzini\_crayola\_linux\_orl

Use non-blocking assignments where necessary

Change 104102 on 2003/06/04 by mzini@mzini\_crayola\_linux\_orl

Added dump files coming out of memory and the MI

Change 104101 on 2003/06/04 by bbuchner@bbuchner\_crayola\_linux\_orl

fixing I/O, added cache flush moduel(not yet hooked up) and data converter unit

Change 104069 on 2003/06/04 by mzini@mzini\_crayola\_linux\_orl

Look for X's in the data readys

Change 104064 on 2003/06/04 by jbrady@jbrady\_crayola\_linux\_orl

change to non-blocking assignments in clock process.

Change 104054 on 2003/06/04 by mzini@mzini\_crayola\_linux\_orl

Use Or'ed reset

Change 104040 on 2003/06/04 by mzini@mzini\_crayola\_linux\_orl

Look at thedelay reset

Change 104032 on 2003/06/04 by mzini@mzini\_crayola\_linux\_orl

Check for X's on the data ready

Change 104029 on 2003/06/04 by mzini@mzini\_crayola\_linux\_orl

Check for X's on the data ready's

Change 103984 on 2003/06/04 by mzini@mzini\_crayola\_linux\_orl

Added VC->SP tracker

Change 103970 on 2003/06/04 by jbrady@jbrady\_crayola\_linux\_orl

Renamed usc\_ati\_master\_clock\_gater\_sclk\_vc to uvc\_ati\_master\_clock\_gater\_sclk\_vc.

Change 103912 on 2003/06/03 by mzini@mzini\_crayola\_linux\_orl

Added L2->L1 interface tracking

Change 103888 on 2003/06/03 by mzini@mzini\_crayola\_linux\_orl

Added thread\_type to VC

Added TB\_RP modules

Change 103789 on 2003/06/03 by jbrady@jbrady\_crayola\_linux\_orl

Remove 8x256 RAM macro from compile. It's not used anymore and was generating a warning.

Change 103777 on 2003/06/03 by viviana@viviana\_crayola2\_syn

Deleted two 8x256 memories.

Change 103776 on 2003/06/03 by jbrady@jbrady\_crayola\_linux\_orl

Change sclk to sclk\_vc.  
Change reset to RS\_MI\_reset.  
Add I/O to RP (not driven yet).

Change 103775 on 2003/06/03 by jbrady@jbrady\_crayola\_linux\_orl

Rename sclk to sclk\_vc.  
Rename reset to RS\_MI\_reset.

Change 103774 on 2003/06/03 by jbrady@jbrady\_crayola\_linux\_orl

Rename sclk to sclk\_vc.  
Rename reset to RS\_MI\_reset.  
Add RP I/O to vcml\_receiver instantiation.

Change 103773 on 2003/06/03 by jbrady@jbrady\_crayola\_linux\_orl

Rename sclk to sclk\_vc.  
Rename reset to RS\_RG\_reset.

Change 103772 on 2003/06/03 by jbrady@jbrady\_crayola\_linux\_orl

Rename sclk to sclk\_vc.  
Rename reset to RS\_RG\_reset.  
Change some combinational assignments from non-blocking to blocking for leda.

Change 103771 on 2003/06/03 by jbrady@jbrady\_crayola\_linux\_orl

Rename usc\_ati\_master\_clock\_gater\_vc\_clk to usc\_ati\_master\_clock\_gater\_sclk\_vc.  
Rename resets on vcml and vcrg to match vc names.  
Rename sclk on vcml and vcrg to sclk\_vc.

Change 103689 on 2003/06/02 by kmeekins@kmeekins\_crayola\_linux\_orl

Included header.v.

Change 103681 on 2003/06/02 by mzini@mzini\_crayola\_linux\_orl

SQ model now reads simd\_id from the test file

Change 103655 on 2003/06/02 by jbrady@jbrady\_crayola\_linux\_orl

Fix set bits in info field. Should include even/odd bit (mem\_addr[6]).

Change 103649 on 2003/06/02 by jbrady@jbrady\_crayola\_linux\_orl

Fixed a typo that caused one index to be repeated and one dropped.  
Fixed conflict\_serialization. It wasn't holding it's value for external\_freeze. Fix was to only let it change values with a vcrg5\_load.

Change 103648 on 2003/06/02 by jbrady@jbrady\_crayola\_linux\_orl

Change VC\_TCx\_info field to 8 bits wide, and drive it from vcmi\_requestor.  
Enable VC\_TCx\_info tracker.

Change 103561 on 2003/06/02 by mzini@mzini\_crayola\_linux\_orl

Force pre\_rdy low once file has ended

Change 103527 on 2003/06/02 by mzini@mzini\_crayola\_linux\_orl

Exclude vc\_mem.v from rg testbenchv

Change 103525 on 2003/06/02 by mzini@mzini\_crayola\_linux\_orl

Let the memory model drive MH->VC RTR's

Change 103500 on 2003/06/01 by mzini@mzini\_crayola\_linux\_orl

Submodule testbench infrastructure in place

Change 103446 on 2003/05/30 by mzini@mzini\_crayola\_linux\_orl

Modified scripts and vc.v to handle module testbenches

Change 103382 on 2003/05/30 by bbuchner@bbuchner\_crayola\_linux\_orl

vc now builds with rest of chip

Change 103378 on 2003/05/30 by jbrady@jbrady\_crayola\_linux\_orl

Remove ram macro index fifo and replace with flop based fifo. saves about 0.078mm2 right now. may reduce it further...

Change 103308 on 2003/05/30 by mzini@mzini\_crayola\_linux\_orl



Fixed build script

Change 103286 on 2003/05/30 by jbrady@jbrady\_crayola\_linux\_orl

changed clamping conflict logic:

```
// -----  
// Detect conflicts due to clamping  
// Conflict when both verts are valid and vert 0 is clamped.  
// Conflict when vert 1 is valid and clamped.  
// Don't conflict when vert 0 is valid and clamped but vert 1 is not valid.  
// If only vert 1 is valid, and it is clamped, we'll conflict and send  
// an invalid vert 0, but this should be OK. It shouldn't happen in  
// the real world anyway, because verts should be packed toward the  
// lower relative offsets.  
// -----
```

Change 103270 on 2003/05/30 by mzini@mzini\_crayola\_linux\_orl

Define \_VCAPI

Change 103261 on 2003/05/30 by jbrady@jbrady\_crayola\_linux\_orl

flop TC\_VC0\_rtr and TC\_VC1\_rtr before using them.

Change 103166 on 2003/05/29 by jbrady@jbrady\_crayola\_linux\_orl

fix for l2a\_vert\_0\_offset. was being set to vert\_1\_offset on 2nd cycle when only  
vert 0 was clamped. vert 1 was not clamped, so l2a\_vert\_0\_offset should have  
vert 0's offset.

Change 103154 on 2003/05/29 by jbrady@jbrady\_crayola\_linux\_orl

clamp count was not biased by 1, so change constant in subtract from 7 to 6.

Change 103092 on 2003/05/29 by jbrady@jbrady\_crayola\_linux\_orl

change default parameter to match size of memory macro. this prevents synthesis  
from complaining during an analyze.

Change 103089 on 2003/05/29 by jbrady@jbrady\_crayola\_linux\_orl

change default parameters to match actual size of fifo. this way synthesis  
doesn't complain about mismatching ports and always re-analyze this module.

Change 103085 on 2003/05/29 by kmeekins@kmeekins\_crayola\_linux\_orl

Added the definitions for cc\_rp\_stall and cc\_mi\_stall.

Change 103084 on 2003/05/29 by kmeekins@kmeekins\_crayola\_linux\_orl

Included transfer\_cycle\_q in the definition of CC\_RP\_L2b\_rdy to prevent multiple L2b FIFO writes of the same request.

Change 103077 on 2003/05/29 by mzini@mzini\_crayola\_linux\_orl

Fixed build script to include behavioranl memories for the RP block for simulation

Change 103071 on 2003/05/29 by viviana@viviana\_crayola2\_syn

Corrected the patchin and patchout signals.

Change 103056 on 2003/05/29 by jbrady@jbrady\_crayola\_linux\_orl

Wired STAR\_scforce\_16 into vcrg. This goes along with the change from an 8 deep to 16 deep instruction fifo.

Change 103055 on 2003/05/29 by jcarroll@jcarroll\_crayola\_linux\_orl

I/O changes (CC\_RP readys)  
Adding more functionality

Change 103050 on 2003/05/29 by bbuchner@bbuchner\_crayola\_linux\_orl

fixed mismatching signal names

Change 103015 on 2003/05/29 by bbuchner@bbuchner\_crayola\_linux\_orl

fix signal name from L2B to L2b

Change 102979 on 2003/05/28 by jbrady@jbrady\_crayola\_linux\_orl

Implement clamping feature  
change vert\_0\_offset to 4 bits from 5  
change to 16 deep instruction fifo  
add stage to pipe - new stage 4. output is now stage 5.

Change 102978 on 2003/05/28 by jbrady@jbrady\_crayola\_linux\_orl

add RG\_RP\_L2a\_clamp to RG instantiation  
change RG\_RP\_L2a\_vert\_1\_offset to RG\_RP\_L2a\_data  
change RG\_RP\_L2a\_vert\_0\_offset to 4 bits from 5 bits

Change 102977 on 2003/05/28 by kmeekins@kmeekins\_crayola\_linux\_orl

Added `include "vc\_cc\_define.v"

Change 102975 on 2003/05/28 by jbrady@jbrady\_crayola\_linux\_orl

add clamping feature before tag generation  
change vert\_offset to 4 bit field from 5 bits.

Change 102974 on 2003/05/28 by jbrady@jbrady\_crayola\_linux\_orl

instantiate 16 deep memory macro from 8 deep. this goes with the change  
from a 4 dword to 8 dword machine.  
make default width 69 to match memory

Change 102973 on 2003/05/28 by jbrady@jbrady\_crayola\_linux\_orl

add a missing 'end' statement

Change 102972 on 2003/05/28 by jbrady@jbrady\_crayola\_linux\_orl

Increase counter limits to 16 for instruction fifo depth.

Change 102971 on 2003/05/28 by jbrady@jbrady\_crayola\_linux\_orl

change 8 deep instruction fifo to 16 deep

Change 102970 on 2003/05/28 by bbuchner@bbuchner\_crayola\_linux\_orl

instantiate RP, modify signal names to match SP/SQ

Change 102968 on 2003/05/28 by kmeekins@kmeekins\_crayola\_linux\_orl

Changed input\_fifo\_rdata to use "wire" type.

Change 102961 on 2003/05/28 by mzini@mzini\_crayola\_linux\_orl

Interface changes for clamping

Change 102936 on 2003/05/28 by jcarroll@jcarroll\_crayola\_linux\_orl

Fixed syntax error on outreg\_en.

Change 102930 on 2003/05/28 by kmeekins@kmeekins\_crayola\_linux\_orl

Initial release.

Change 102929 on 2003/05/28 by kmeekins@kmeekins\_crayola\_linux\_orl

Added input FIFO data fields.

Change 102928 on 2003/05/28 by kmeekins@kmeekins\_crayola\_linux\_orl  
Removed include directive.

Change 102906 on 2003/05/28 by jcarroll@jcarroll\_crayola\_linux\_orl  
Added more of the functionality.

Change 102903 on 2003/05/28 by jcarroll@jcarroll\_crayola\_linux\_orl  
Added an output register enable (outreg\_en)

Change 102901 on 2003/05/28 by viviana@viviana\_crayola2\_syn  
Changed the 69x8 to 69x16, deleted 32x32 and replaced with 32x64.

Change 102892 on 2003/05/28 by mzini@mzini\_crayola\_linux\_orl  
runvc script now handles random tests

Change 102853 on 2003/05/28 by bbuchner@bbuchner\_crayola\_linux\_orl  
added vc\_reset.v

Change 102840 on 2003/05/28 by jbrady@jbrady\_crayola\_linux\_orl  
fix i/o list finishing with ,  
instantiate fifos 3 and 4 for synthesis

Change 102837 on 2003/05/28 by jbrady@jbrady\_crayola\_linux\_orl  
Start of clamping logic.  
Fix for tag generation. Was adding 1 to tag\_b bit 5 instead of bit 4.

Change 102812 on 2003/05/28 by mzini@mzini\_crayola\_linux\_orl  
Added VC testbench HOWTO

Change 102728 on 2003/05/27 by bbuchner@fl\_bbuchner\_r400\_win  
vc reset logic

Change 102536 on 2003/05/25 by mzini@mzini\_crayola\_linux\_orl  
Properly initialize memory model

Change 102486 on 2003/05/24 by mzini@mzini\_crayola\_linux\_orl

Script for running VC testbench tests

Change 102456 on 2003/05/23 by jbrady@jbrady\_crayola\_linux\_orl

put lines of code inside begin/end for case. it was a cut/paste to the wrong lines.

Change 102455 on 2003/05/23 by jbrady@jbrady\_crayola\_linux\_orl

don't send request on state 1 in 256 bit mode if both sector bits aren't set.

Change 102404 on 2003/05/23 by jbrady@jbrady\_crayola\_linux\_orl

Fix lsb of address in states 00 and 10.

Change 102384 on 2003/05/23 by kmeekins@kmeekins\_crayola\_linux\_orl

Initial release.

Not ready for integration.

Change 102383 on 2003/05/23 by kmeekins@kmeekins\_crayola\_linux\_orl

Removed cache miss and sector miss signals from the I/O.

Only used internally now.

Change 102381 on 2003/05/23 by kmeekins@kmeekins\_crayola\_linux\_orl

Maded major changes to use fetch and hit addresses to increment "busy" counter.

Change 102380 on 2003/05/23 by kmeekins@kmeekins\_crayola\_linux\_orl

Added definitions for RG\_CC input FIFO parameters.

Change 102375 on 2003/05/23 by jbrady@jbrady\_crayola\_linux\_orl

Issue two requests when in 256 bit mode and sector mask is '11'

Change 102367 on 2003/05/23 by kmeekins@kmeekins\_crayola\_linux\_orl

Changed reset to use cache\_flush.

Change 102202 on 2003/05/22 by mzini@mzini\_crayola\_linux\_orl

Made rg->cc file wasier to read

Change 102132 on 2003/05/22 by kmeekins@kmeekins\_crayola\_linux\_orl

Added freeze logic.

Change 102125 on 2003/05/22 by jcarroll@jcarroll\_crayola\_linux\_orl

Initial revision

Change 102116 on 2003/05/22 by jbrady@jbrady\_crayola\_linux\_orl

fix typo. had /, should have been '

Change 102114 on 2003/05/22 by jbrady@jbrady\_crayola\_linux\_orl

remove extra -v

Change 102112 on 2003/05/22 by jcarroll@jcarroll\_crayola\_linux\_orl

Initial Revisision

Change 102105 on 2003/05/22 by kmeekins@kmeekins\_crayola\_linux\_orl

Included logic for determining fetch and cache hit addresses for tag 0 and tag 1.

Change 102091 on 2003/05/22 by kmeekins@kmeekins\_crayola\_linux\_orl

Added freeze logic.

Change 102089 on 2003/05/22 by kmeekins@kmeekins\_crayola\_linux\_orl

Added freeze logic.

Change 102075 on 2003/05/22 by jbrady@jbrady\_crayola\_linux\_orl

Make change to tag gen logic to handle 8 dword verts now, not just four.

Cache width stayed 512 bits, though, so I couldn't just change FOUR\_DWORD\_VERT in vc\_common, because that assumed the cache doubled to 1024 bits with 256 bit banks. Now a vert can span 3 128 bit banks.

Change 101991 on 2003/05/21 by jcarroll@jcarroll\_crayola\_linux\_orl

Initial checkin

Change 101946 on 2003/05/21 by jbrady@jbrady\_crayola\_linux\_orl

Remove another timing loop in external\_pipe\_freeze.

Change 101942 on 2003/05/21 by kmeekins@kmeekins\_crayola\_linux\_orl

Initial release.

Not ready for integration.

Change 101922 on 2003/05/21 by jbrady@jbrady\_crayola\_linux\_orl

Add memory macros.

Change 101921 on 2003/05/21 by jbrady@jbrady\_crayola\_linux\_orl

Fix prog\_depth width warnings.

Change 101920 on 2003/05/21 by jbrady@jbrady\_crayola\_linux\_orl

Module compiler source code for vcrg\_addr\_calc

Change 101919 on 2003/05/21 by jbrady@jbrady\_crayola\_linux\_orl

Use ati\_dff\_out for VC\_SQ outputs.  
Fix timing loop in pipe\_freeze/RG\_RP\_L1\_rdy.

Change 101918 on 2003/05/21 by jbrady@jbrady\_crayola\_linux\_orl

add vcmi memories to vcs invocation

Change 101885 on 2003/05/21 by kmeekins@kmeekins\_crayola\_linux\_orl

Initial release.  
Not ready for integration.

Change 101824 on 2003/05/20 by kmeekins@kmeekins\_crayola\_linux\_orl

Initial release.  
Not ready for integration.

Change 101796 on 2003/05/20 by jbrady@jbrady\_crayola\_linux\_orl

fix typo on memory interface

Change 101732 on 2003/05/20 by jbrady@jbrady\_crayola\_linux\_orl

Add test I/O.

Change 101730 on 2003/05/20 by jbrady@jbrady\_crayola\_linux\_orl

Add in MH ports that were clobbered.

Change 101729 on 2003/05/20 by jbrady@jbrady\_crayola\_linux\_orl

Instantiate RAM and test I/O.

Change 101728 on 2003/05/20 by jbrady@jbrady\_crayola\_linux\_orl  
Instantiate RAMs and test I/O.

Change 101727 on 2003/05/20 by jbrady@jbrady\_crayola\_linux\_orl  
Add test I/O.

Change 101726 on 2003/05/20 by jbrady@jbrady\_crayola\_linux\_orl  
Instantiate test and scan logic and I/O.

Change 101725 on 2003/05/20 by jbrady@jbrady\_crayola\_linux\_orl  
Add test interface to vc instantiation - tie to zero and drive test clock.

Change 101724 on 2003/05/20 by jbrady@jbrady\_crayola\_linux\_orl  
Put memory -v's in front of library -y's so we get the \_rtl versions without timing.

Change 101682 on 2003/05/19 by viviana@viviana\_crayola2\_syn  
Added the virage modules and memories.

Change 101640 on 2003/05/19 by jbrady@jbrady\_crayola\_linux\_orl  
fix prog\_depth port width.

Change 101637 on 2003/05/19 by jbrady@jbrady\_crayola\_linux\_orl  
First check in. Just instantiates input fifos.

Change 101636 on 2003/05/19 by jbrady@jbrady\_crayola\_linux\_orl  
Add data and info ports to vcmi.

Change 101635 on 2003/05/19 by jbrady@jbrady\_crayola\_linux\_orl  
Instantiate vcmi\_receiver.

Change 101633 on 2003/05/19 by jbrady@jbrady\_crayola\_linux\_orl  
Fix sensitivity list.

Change 101626 on 2003/05/19 by mzini@mzini\_crayola\_linux\_orl



Fixed data return

Change 101590 on 2003/05/19 by jbrady@jbrady\_crayola\_linux\_orl

Move stride and index\_round from instruction fifo to constant fifo - they are only used for megafetches, and this saves area.

Change 101499 on 2003/05/18 by mzini@mzini\_crayola\_linux\_orl

Added MH->VC files

Change 101497 on 2003/05/18 by mzini@mzini\_crayola\_linux\_orl

Fixed random delays

Change 101423 on 2003/05/16 by mzini@mzini\_crayola\_linux\_orl

Coded data return path in the memory model

Change 101388 on 2003/05/16 by jbrady@jbrady\_crayola\_linux\_orl

add RG\_busy output.

set instruction fifo depth to 8.

store index valids in index fifo now, not instruction fifo. they go in the sign position of the float index. the exponent msb's get cleared for negative numbers now, so negative numbers still clamp to zero because their exponent is < 64. this allows us to save 64 bits in instruction fifo, selected\_valids muxing, and valid reconstruction flops.

Change 101387 on 2003/05/16 by jbrady@jbrady\_crayola\_linux\_orl

valids don't come out of instruction fifo anymore. we get 16 valids with their indices out of the index fifo (valids in msb of index). the selected\_valids mux goes away.

Change 101385 on 2003/05/16 by jbrady@jbrady\_crayola\_linux\_orl

hardwire sign bit to 0 (positive). negative indices have their exponent clamped to <=63 now, so they are clamped to zero by the exponent compare.

Change 101384 on 2003/05/16 by jbrady@jbrady\_crayola\_linux\_orl

add RG\_busy port to vcrg

Change 101382 on 2003/05/16 by mzini@mzini\_crayola\_linux\_orl

Instr FIFO depth changed from 16 to 8

Change 101364 on 2003/05/16 by jbrady@jbrady\_crayola\_linux\_orl  
qualify next\_vc\_tcx\_send with vcml\_rts, else we propogate x's

Change 101067 on 2003/05/14 by mzini@mzini\_crayola\_linux\_orl  
Fixed rdy behacior

Change 101059 on 2003/05/14 by jbrady@jbrady\_crayola\_linux\_orl  
fix serialization of constant 1 base address.

Change 101049 on 2003/05/14 by jbrady@jbrady\_crayola\_linux\_orl  
fix type 2'b1 to 2'b01

Change 101035 on 2003/05/14 by jbrady@jbrady\_crayola\_linux\_orl  
add another condition to MI\_CC\_rtr (|| input\_fifo\_re) to prevent unnecessary  
lowering of rtr.

Change 101019 on 2003/05/14 by jbrady@jbrady\_crayola\_linux\_orl  
Don't send last\_index\_of\_vv during both cycles of a conflict serialization. Only  
send it on the last cycle of the serialization.

Change 100934 on 2003/05/14 by mzini@mzini\_crayola\_linux\_orl  
Added CC->MI interface tracker

Change 100872 on 2003/05/14 by mzini@mzini\_crayola\_linux\_orl  
Added MI->MH interface tracker

Change 100871 on 2003/05/14 by mzini@mzini\_crayola\_linux\_orl  
Stop sending ddata once the file is empty

Change 100833 on 2003/05/13 by mzini@mzini\_crayola\_linux\_orl  
Fix stage 2 control.  
Fix typo where vc0\_tc\_request\_type was assigned twice, and vc1 wasn't there at all.

Change 100809 on 2003/05/13 by mzini@mzini\_crayola\_linux\_orl  
Force unused rtrs to 1

Change 100806 on 2003/05/13 by mzini@mzini\_crayola\_linux\_orl

Fix cut/paste errors in output mux. Only change stage 2 control when vcmi2\_load is true. Fix cut/paste error in vc0\_tc\_send flop.

Change 100793 on 2003/05/13 by mzini@mzini\_crayola\_linux\_orl

Added CC trackers and drivers

Change 100790 on 2003/05/13 by jbrady@jbrady\_crayola\_linux\_orl

De-muxed piping of request\_type.

Change 100780 on 2003/05/13 by jbrady@jbrady\_crayola\_linux\_orl

Only check one request for local memory aperture. Since both requests are to the same surface, they will both be local or app. This saves some big comparitors.

Change 100770 on 2003/05/13 by jbrady@jbrady\_crayola\_linux\_orl

Initial check-in of memory interface module. Only has requestor, not data return path at this time.

Change 100768 on 2003/05/13 by jbrady@jbrady\_crayola\_linux\_orl

Add memory request ports to vc instantiation.

Change 100766 on 2003/05/13 by jbrady@jbrady\_crayola\_linux\_orl

Instantiate memory interface module (vcmi).

Change 100765 on 2003/05/13 by jbrady@jbrady\_crayola\_linux\_orl

Instead of sending fb\_size, compute fb\_start+fb\_size and send it out as fb\_end.

Change 100699 on 2003/05/13 by mzini@mzini\_crayola\_linux\_orl

Only enable SQ->VC interface after reset

Change 100671 on 2003/05/13 by jbrady@jbrady\_crayola\_linux\_orl

Only save megafetch\_offset on megafetches. It was getting updated for minis also.

Change 100574 on 2003/05/12 by mzini@mzini\_crayola\_linux\_orl

Fixed odd set conflict check

Change 100480 on 2003/05/12 by mzini@mzini\_crayola\_linux\_orl

Fixed FIFO counts

Change 100254 on 2003/05/09 by mzini@mzini\_crayola\_linux\_orl

Changed VCCC output monitors

Change 100190 on 2003/05/09 by jbrady@jbrady\_crayola\_linux\_orl

change sector\_mask to bank\_mask

Change 100187 on 2003/05/09 by jbrady@jbrady\_crayola\_linux\_orl

generate 4 bit bank mask rather than 2 bit sector mask. made it parametizable for 4 or 8 dword indices.

Change 100185 on 2003/05/09 by jbrady@jbrady\_crayola\_linux\_orl

Remove unused loop1 integer

Change 100182 on 2003/05/09 by jbrady@jbrady\_crayola\_linux\_orl

change sector\_mask to bank\_mask. also change conflict detection logic to detect conflict between even0 and odd1, or between odd0 and even1

Change 100181 on 2003/05/09 by jbrady@jbrady\_crayola\_linux\_orl

Add DWORD\_SIZE and FOUR\_DWORD\_INDICES

Change 100180 on 2003/05/09 by jbrady@jbrady\_crayola\_linux\_orl

Change RG\_CC\_sector\_mask to RG\_CC\_bank\_mask

Change 99998 on 2003/05/08 by jbrady@jbrady\_crayola\_linux\_orl

tb\_vc - hook up rbbm interface

vc\_rbui - use registered version of rbbm inputs, not the inputs themselves

Change 99965 on 2003/05/08 by mzini@mzini\_crayola\_linux\_orl

Fixed RBBM interface

Change 99956 on 2003/05/08 by jbrady@jbrady\_crayola\_linux\_orl

First check-in of RBBM interface and render state decode module for vc.

Change 99955 on 2003/05/08 by jbrady@jbrady\_crayola\_linux\_orl

Added rbbm interface and vc\_rbiu.v

Change 99947 on 2003/05/08 by mzini@mzini\_crayola\_linux\_orl

RBBM interface

Change 99946 on 2003/05/08 by mzini@mzini\_crayola\_linux\_orl

Added RBBM interface

Change 99902 on 2003/05/08 by jbrady@jbrady\_crayola\_linux\_orl

Fix typo for syntax

Change 99868 on 2003/05/08 by mzini@mzini\_crayola\_linux\_orl

Added VC behavioral memory

Change 99546 on 2003/05/07 by mzini@mzini\_crayola\_linux\_orl

Added vcc signals to testbench

Change 99528 on 2003/05/07 by jbrady@jbrady\_crayola\_linux\_orl

Parameterize # of SP's on instantiation of vc.v.

Change 99527 on 2003/05/07 by jbrady@jbrady\_crayola\_linux\_orl

Parameterize # of SP's (# of valids and indices)

Change 99524 on 2003/05/07 by jbrady@jbrady\_crayola\_linux\_orl

Leda clean up.

Parameterize # of SP's.

Change 99522 on 2003/05/07 by jbrady@jbrady\_crayola\_linux\_orl

Add defines for parameterization of # of SP's.

Change 99521 on 2003/05/07 by jbrady@jbrady\_crayola\_linux\_orl

Add ifdef's around SP2 and SP3 input ports for 8 and 12 pipe versions.

Change 99183 on 2003/05/05 by jbrady@jbrady\_crayola\_linux\_orl

First check-in of common file with vc defines and parameters.

Change 99182 on 2003/05/05 by jbrady@jbrady\_crayola\_linux\_orl

Add set conflict detection and serialization.

Fix RG\_RP\_L2a\_null\_request pipeline typo.

Change 99180 on 2003/05/05 by jbrady@jbrady\_crayola\_linux\_orl

Set next\_vertex\_pair\_mask to 0 in the case where no indices in the group of 16 were valid. This indicates a null request gets sent down the L2 fifo.

Change 99179 on 2003/05/05 by jbrady@jbrady\_crayola\_linux\_orl

Prevent x's from propagating through dw\_addr or spans\_banks into the tag valids by or'ing with vertex valid at the output of the module.

Change 98936 on 2003/05/02 by mzini@mzini\_crayola\_linux\_orl

Fixed tag gen

Change 98935 on 2003/05/02 by mzini@mzini\_crayola\_linux\_orl

Only check valid transfers on trackers

Change 98898 on 2003/05/02 by mzini@mzini\_crayola\_linux\_orl

Added trackers for all the VC\_RG outputs

Change 98893 on 2003/05/02 by jbrady@jbrady\_crayola\_linux\_orl

qualify conflict\_serialization assignment with vcrg3\_ready

Change 98892 on 2003/05/02 by jbrady@jbrady\_crayola\_linux\_orl

First check in of vcrg.

Change 98891 on 2003/05/02 by jbrady@jbrady\_crayola\_linux\_orl

First check in of address generator.

Change 98757 on 2003/05/02 by mzini@mzini\_crayola\_linux\_orl

Added vc and tb\_vc structures to parts\_lib

```
//depot/r400/devel/parts_lib/src/gfx/sq/ais/sq_alu_instr_seq.v
... #17 change 51526 edit on 2002/09/13 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- gpr dealloc connected
- static gpr allocation added (but not enabled)
- ppb btwn pism and ptb added

... #16 change 50806 edit on 2002/09/11 by vromaker@vromaker_r400_linux_marlboro
(ktext)

fixes for bug326 and 329 - tests still fail, but for different reasons

... #15 change 48974 edit on 2002/08/30 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- needed to drive acfs_reading one cycle earlier for ACFS IS read
- updated/added new SQ_SP instruction interface

... #14 change 46251 edit on 2002/08/15 by vromaker@vromaker_r400_linux_marlboro
(ktext)

updates for pop/winner_ack status reg conflict

... #13 change 44201 edit on 2002/08/05 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- free_done fix: don't send on param_cache (vtx shdr) done
- sq: added SQ_SP_vsr_vu_valid
- updates to VISM to handle end_of_vector with invalid data

... #12 change 42150 edit on 2002/07/24 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- fixed ais_acs_rd_addr for synthesis

... #11 change 41823 edit on 2002/07/22 by dougd@dougd_r400_linux_marlboro (ktext)

changed order of output declarations to come before their reg declarations so that
synopsys would not declare the outputs as wires

... #10 change 41217 edit on 2002/07/18 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- fixes for sq-sx export

... #9 change 35005 edit on 2002/06/19 by vromaker@vromaker_r400_linux_marlboro (ktext)
```

more busy bits

... #8 change 33940 edit on 2002/06/13 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

many updates... some v2k removal

... #7 change 33615 edit on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

misc updates... alu\_req logic updated in sq\_status\_reg

... #6 change 33492 edit on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

various updates - instr start asserted to SP

... #5 change 32898 edit on 2002/06/10 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

fixed sq-sp gpr\_rd\_en; changed "state" to "context\_id" in instr pipes

... #4 change 31361 edit on 2002/06/02 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #3 change 27050 edit on 2002/05/08 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #2 change 26726 edit on 2002/05/07 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

submitting all...

... #1 change 23514 add on 2002/04/16 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

updating with latest versions



//depot/r400/devel/parts\_lib/src/gfx/sq/sq.v  
... #93 change 54212 edit on 2002/09/28 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
  
corrected bit widths on some signals that caused errors in synthesis  
  
... #92 change 54166 edit on 2002/09/27 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)  
  
- SC\_SQ interface updates  
- also connected VGT\_SQ\_event to sq\_vism  
  
... #91 change 53800 edit on 2002/09/26 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)  
  
- fixes for events flowing thru SQ  
- cleared up issues with making individual vtx and pix thread buffers (and shared  
thread\_buff\_cntl)  
- fixed PV,PS bugs  
  
... #90 change 53375 edit on 2002/09/24 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)  
  
- fixes for moving event thru the SQ  
- fixes for dealloc, and state\_diff in thread buffers  
  
... #89 change 53039 edit on 2002/09/23 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
  
new modules to increase size of pixel thread buffer  
  
... #88 change 51559 edit on 2002/09/13 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
  
connect acs\_rd\_req to sq\_aluconst\_top (that input was floating)  
  
... #87 change 51526 edit on 2002/09/13 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)  
  
- gpr dealloc connected  
- static gpr allocation added (but not enabled)  
- ppb btwn pism and ptb added  
  
... #86 change 51368 edit on 2002/09/13 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
  
added some of the port connections necessary to support RBBM reading of the constant  
store memories  
  
... #85 change 50967 edit on 2002/09/12 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
  
changed port name "i\_context\_switch" to "i\_map\_copy\_start" for aluconst and texconst;

changed "i\_state\_change\_flag" to "i\_read\_base\_ld" and added ports based on state change based on gfx\_copy\_state to sq\_cfc

... #84 change 50916 edit on 2002/09/11 by dougd@dougd\_r400\_linux\_marlboro (ktext)

connect context\_switch based on gfx\_copy\_state in rbi; connect loading mechanism for eo\_rt start addresses for aluconst and texconst

... #83 change 50806 edit on 2002/09/11 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

fixes for bug326 and 329 - tests still fail, but for different reasons

... #82 change 50723 edit on 2002/09/11 by dougd@dougd\_r400\_linux\_marlboro (ktext)

added support for real time mode

... #81 change 50193 edit on 2002/09/09 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updated kill\_mask out to SX

... #80 change 50165 edit on 2002/09/09 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

fix for pc write one cycle early

... #79 change 49848 edit on 2002/09/05 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added predicate, kill mask, pv/ps detection  
- swapped PV and PS write gpr phase

... #78 change 49291 edit on 2002/09/03 by dougd@dougd\_r400\_linux\_marlboro (ktext)

removed context\_misc\_screen\_xy\_in\_gpr0\_set from sq.v and sq\_rbbm\_interface.v. added address decoding for real time constants in sq\_rbbm\_interface.v

... #77 change 49220 edit on 2002/09/02 by dougd@dougd\_r400\_linux\_marlboro (ktext)

brought in 3 more bits of rbi\_addr and divide it by 6 to get the correct texture constant address because the 6 Dwords in each constant are no longer packed on boundaries of 8 Dwords but on boundaries of 6 Dwords.

... #76 change 49065 edit on 2002/08/30 by dougd@dougd\_r400\_linux\_marlboro (ktext)

add "vs\_num\_reg + 1" logic and increase port size by 1 bit

... #75 change 48974 edit on 2002/08/30 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- needed to drive acfs\_reading one cycle earlier for ACFS IS read
- updated/added new SQ\_SP instruction interface

... #74 change 48558 edit on 2002/08/28 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- fix for out-of-order thread processing: the 2 alu ctl flow sequencers now share one instr store read slot instead of alternating between two different slots (which allowed one to get ahead of the other)
- thread counts from VISM and PISM to ais\_output added at SQ level

... #73 change 48384 edit on 2002/08/27 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- updates for ptr\_buff/pism to align quad mask correctly
- additions for thread\_count

... #72 change 48164 edit on 2002/08/26 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- fixes for individual macc write enables
- added the prev\_pos\_alloc inputs to the status regs (and logic to generate them in the tread buffer)

... #71 change 47160 edit on 2002/08/20 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

connected param\_gen\_pos to pism

... #70 change 47110 edit on 2002/08/20 by dougd@dougd\_r400\_linux\_marlboro (ktext)

added the two rbbm registers that were missed in the last version

... #69 change 47072 edit on 2002/08/20 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updated param\_wrap wires

... #68 change 46976 edit on 2002/08/20 by dougd@dougd\_r400\_linux\_marlboro (ktext)

adding the remaining rbbm register outputs to sq\_rbbm\_interface and wired them up in sq.v

... #67 change 46800 edit on 2002/08/19 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updated pism connections to local registers

... #66 change 46714 edit on 2002/08/19 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updated local register inputs to PISM

... #65 change 46642 edit on 2002/08/16 by dougd@doug\_r400\_linux\_marlboro (ktext)

added register outputs from rbbm\_interface and vgt\_event from sq\_vism

... #64 change 46629 edit on 2002/08/16 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

more fixes for alloc size

... #63 change 46251 edit on 2002/08/15 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates for pop/winner\_ack status reg conflict

... #62 change 44294 edit on 2002/08/05 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- 3 cycle delay added for free\_done
- port width fixes

... #61 change 44201 edit on 2002/08/05 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- free\_done fix: don't send on param\_cache (vtx shdr) done
- sq: added SQ\_SP\_vsr\_vu\_valid
- updates to VISM to handle end\_of\_vector with invalid data

... #60 change 44010 edit on 2002/08/02 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- multi pixel vector fixes
- VISM fixed for 32 vertex test

... #59 change 43237 edit on 2002/07/30 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- temp fix to ptr buff to delay free\_buff to SC
- comments in thread arb
- re-enabled alu interleaving

... #58 change 42997 edit on 2002/07/29 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- input arb now grants pix while pix is busy
  - pism skips idle if request is present
- interleaving disabled in sq.v

... #57 change 42084 edit on 2002/07/23 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- fixed SQ\_SC interface connections

... #56 change 41839 edit on 2002/07/22 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- new, wider SC interface

... #55 change 41796 edit on 2002/07/22 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- make the thread\_id width consistent at 6 bits (except at the state mem address port)
- updated the SQ\_TP and TP\_SQ interface (got rid of SQ\_TP\_clause\_num)

... #54 change 41748 edit on 2002/07/22 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

fixed state width for sythesis

... #53 change 41592 edit on 2002/07/19 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- interleaving is enabled
- fix for interleaving: cfs\_type strap on ALU CFS 1 corrected to 2

... #52 change 41453 edit on 2002/07/19 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- ppb logic fix
  - fixed updated field position of thread\_id w/in status (was causing a state\_mem read address error since SMRA = winner[status[thread\_id]])

... #51 change 41326 edit on 2002/07/18 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- corrected exp\_type for pix w/o z
- fixed cfs\_export\_id\_q to load global\_export\_id\_q only when allocating
- or'd more signals together in TIF to get a solid busy output

... #50 change 41217 edit on 2002/07/18 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- fixes for sq-sx export

... #49 change 40937 edit on 2002/07/16 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added alu\_instr\_pending status bit

- added new SQ\_SX\_exp and SQ\_SX\_free interfaces (free is not functional)

... #48 change 40659 edit on 2002/07/15 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added 2nd alu cfs update interface to thread buff

- state read addr now status\_thread\_id[winner] as it should have been

- reg'd cfs\_phase in thread buff to match reg'd update data

... #47 change 36278 edit on 2002/06/25 by dougd@dougd\_r400\_linux\_marlboro (ktext)

added input VGT\_SQ\_event; changed VGT\_SQ\_vsizr\_double to VGT\_SQ\_vsizr\_continued

... #46 change 36192 edit on 2002/06/25 by dougd@dougd\_r400\_linux\_marlboro (ktext)

added connections and function to support SQ\_RBBM\_cntx17\_busy & SQ\_RBBM\_cntx0\_busy, however, at this time both of these signals are the same

... #45 change 35005 edit on 2002/06/19 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

more busy bits

... #44 change 34969 edit on 2002/06/19 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

fix for CFI fetch (alloc had to update CFI ptr); added a few busy signals

... #43 change 34778 edit on 2002/06/18 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

fix for pix shader alu instruction

... #42 change 34632 edit on 2002/06/17 by dougd@dougd\_r400\_linux\_marlboro (ktext)

added a full subtract of the instruction store base address from the rbi\_addr before doing the divide by 3 to get the memory addr

... #41 change 34347 edit on 2002/06/15 by vromaker@vromaker\_r400\_linux\_marlboro

(ktext)

fixes for sending interp ctl to SX/SP

... #40 change 34083 edit on 2002/06/14 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

sending correct export address in SP instruction

... #39 change 33940 edit on 2002/06/13 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

many updates... some v2k removal

... #38 change 33723 edit on 2002/06/13 by dougd@dougd\_r400\_linux\_marlboro (ktext)

added context\_valid from aluconst\_top to sq\_vism to enable/stall loading of control  
packet from vgt until the alu constant store has been loaded for this state.

... #37 change 33615 edit on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

misc updates... alu\_req logic updated in sq\_status\_reg

... #36 change 33492 edit on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

various updates - instr start asserted to SP

... #35 change 33233 edit on 2002/06/11 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

SX exp added; tgt instr cnt from CFS to TIF fixed; alloc stuff added

... #34 change 32898 edit on 2002/06/10 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

fixed sq-sp gpr\_rd\_en; changed "state" to "context\_id" in instr pipes

... #33 change 32795 edit on 2002/06/07 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

more updates

... #32 change 32472 edit on 2002/06/06 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

thread buff - arb interface updates

... #31 change 32295 edit on 2002/06/06 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

commented out fsdbdumpmem

... #30 change 32104 edit on 2002/06/05 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

connected SQ\_TP\_send to internal SQ\_TP\_vld

... #29 change 31875 edit on 2002/06/04 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #28 change 31693 edit on 2002/06/04 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #27 change 31621 edit on 2002/06/03 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #26 change 31586 edit on 2002/06/03 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #25 change 31449 edit on 2002/06/03 by dougd@dougd\_r400\_linux\_marlboro (ktext)

made temporary fix (marked with FIXME comment) to continue using TP\_SQ\_clause\_num in the port list instead of the newer (replacement) TP\_SQ\_thread\_id which was declared a wire set to "0" to keep gc\_test.v working.

... #24 change 31389 edit on 2002/06/03 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updated

... #23 change 31361 edit on 2002/06/02 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #22 change 31279 edit on 2002/05/31 by vromaker@vromaker\_r400\_linux\_marlboro



(ktext)

updates

... #21 change 30987 edit on 2002/05/30 by dougd@dougd\_r400\_linux\_marlboro (ktext)

added vs\_instr\_ptr, vs\_resource and vs\_first\_thread as outputs from sq\_vism

... #20 change 30559 edit on 2002/05/29 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

connected the gpr input mux sel

... #19 change 30516 edit on 2002/05/29 by dougd@dougd\_r400\_linux\_marlboro (ktext)

added connection to gen\_index\_set output from sq\_rbbm\_interface

... #18 change 30289 edit on 2002/05/28 by dougd@dougd\_r400\_linux\_marlboro (ktext)

added output "o\_context\_switch" to sq\_rbbm\_interface and connected it to sq\_aluconst\_top and sq\_texconst\_top in sq.v  
<enter description here>

... #17 change 30053 edit on 2002/05/24 by dougd@dougd\_r400\_linux\_marlboro (ktext)

rbi\_acs\_rts was wired to both o\_aluconst\_rts and o\_texconst\_rts from sq\_rbbm\_interface:  
fixed

... #16 change 29948 edit on 2002/05/24 by dougd@dougd\_r400\_linux\_marlboro (ktext)

sq\_rbbm\_interface supports both old and new register `defines and has all the new state registers. sq.v instantiates this sq\_rbbm\_interface.

... #15 change 29750 edit on 2002/05/23 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates.. now has clk and reset inputs...

... #14 change 27050 edit on 2002/05/08 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #13 change 26717 edit on 2002/05/07 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

sadf

... #12 change 25779 edit on 2002/05/01 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

latest updates

... #11 change 21716 edit on 2002/04/03 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

update

... #10 change 21714 edit on 2002/04/03 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

update

... #9 change 21642 edit on 2002/04/03 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

SP\_TP\_const to 48 bits

... #8 change 21626 edit on 2002/04/03 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

latest fixes

... #7 change 21468 edit on 2002/04/02 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

more fixes

... #6 change 21425 edit on 2002/04/02 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

latest fixes

... #5 change 20660 edit on 2002/03/27 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

module name updated to sq

... #4 change 20657 edit on 2002/03/27 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

position\_space -> pos\_avail, buffer\_space -> buf\_avail

... #3 change 20655 edit on 2002/03/27 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

added SQ\_TP\_type, SQ\_TP\_send, un\_TP\_SQ\_type, TP\_SQ\_rdy

... #2 change 20654 edit on 2002/03/27 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

un\_SQ\_TP\_pmask -> un\_SQ\_TP\_pix\_mask (for n = 0..3)

... #1 change 20652 add on 2002/03/27 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

latest version - renamed from sequencer\_top.v

//depot/r400/devel/parts\_lib/src/gfx/sq/sequencer\_top.v

... #4 change 19789 edit on 2002/03/20 by vromaker@vromaker\_r400\_sun\_marlboro (text)  
re-added SQ\_SP\_ijline, fixed SP\_TP instr and const widths

... #3 change 19752 edit on 2002/03/20 by vromaker@vromaker\_r400\_sun\_marlboro (text)  
put SQ\_SP\_stall back in

... #2 change 19653 edit on 2002/03/19 by vromaker@vromaker\_r400\_sun\_marlboro (text)  
updated sq top

... #1 change 11107 branch on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro (text)  
mv block dirs to gfx

... ... branch from //depot/r400/devel/parts\_lib/src/sq/sequencer\_top.v#1,#3  
//depot/r400/devel/parts\_lib/src/sq/sequencer\_top.v

... #3 change 10805 edit on 2001/11/27 by vromaker@vic\_r400\_src (text)  
added some signals and changed a few signal names in an attempt to be more consistent  
across all sq interfaces

... #2 change 10432 edit on 2001/11/20 by askende@andi\_r400 (text)  
more interface related updates

... #1 change 9921 add on 2001/11/14 by askende@andi\_r400 (text)  
first time check-in

```
//depot/r400/devel/parts_lib/src/gfx/sq/ais/sq_alu_instr_queue.v
... #19 change 53800 edit on 2002/09/26 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- fixes for events flowing thru SQ
- cleared up issues with making individual vtx and pix thread buffers (and shared
thread_buff_cntl)
- fixed PV,PS bugs

... #18 change 51526 edit on 2002/09/13 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- gpr dealloc connected
- static gpr allocation added (but not enabled)
- ppb btwn pism and ptb added

... #17 change 49848 edit on 2002/09/05 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- added predicate, kill mask, pv/ps detection
- swapped PV and PS write gpr phase

... #16 change 49059 edit on 2002/08/30 by vromaker@vromaker_r400_linux_marlboro
(ktext)

fixed a few typos for the new SP instruction decode

... #15 change 48974 edit on 2002/08/30 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- needed to drive acfs_reading one cycle earlier for ACFS IS read
- updated/added new SQ_SP instruction interface

... #14 change 41796 edit on 2002/07/22 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- make the thread_id width consistent at 6 bits (except at the state mem address port)
- updated the SQ_TP and TP_SQ interface (got rid of SQ_TP_clause_num)

... #13 change 41217 edit on 2002/07/18 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- fixes for sq-sx export

... #12 change 35120 edit on 2002/06/20 by vromaker@vromaker_r400_linux_marlboro
(ktext)

changes for latest emulator
```

... #11 change 34111 edit on 2002/06/14 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
got rid of temp hack

... #10 change 34083 edit on 2002/06/14 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
sending correct export address in SP instruction

... #9 change 33940 edit on 2002/06/13 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
many updates... some v2k removal

... #8 change 33615 edit on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
misc updates... alu\_req logic updated in sq\_status\_reg

... #7 change 33536 edit on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
sending srcA gpr read addr one cycle earlier

... #6 change 33509 edit on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
fixed exporting bit by putting pred\_sel bit in correctly

... #5 change 32898 edit on 2002/06/10 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
fixed sq-sp gpr\_rd\_en; changed "state" to "context\_id" in instr pipes

... #4 change 31361 edit on 2002/06/02 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
updates

... #3 change 27050 edit on 2002/05/08 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
updates

... #2 change 26726 edit on 2002/05/07 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)  
submitting all...

... #1 change 23514 add on 2002/04/16 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)  
updating with latest versions

```
//depot/r400/devel/parts_lib/src/gfx/sq/tis/sq_tex_instr_seq.v
... #19 change 51740 edit on 2002/09/16 by tien@tien_r400_devel_marlboro (ktext)

Interface change for post-June 15th inst/const

... #18 change 51526 edit on 2002/09/13 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- gpr dealloc connected
- static gpr allocation added (but not enabled)
- ppb btwn pism and ptb added

... #17 change 42684 edit on 2002/07/26 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- reverted valid_bits to go from lsb to msb

... #16 change 42096 edit on 2002/07/23 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- forced sq-tp pix_mask to 0xF

... #15 change 42069 edit on 2002/07/23 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- reversed order of valid_bits (aka pix_mask)

... #14 change 41796 edit on 2002/07/22 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- make the thread_id width consistent at 6 bits (except at the state mem address port)
- updated the SQ_TP and TP_SQ interface (got rid of SQ_TP_clause_num)

... #13 change 38997 edit on 2002/07/09 by vromaker@vromaker_r400_linux_marlboro
(ktext)

not sure - checked in due to clean up

... #12 change 35005 edit on 2002/06/19 by vromaker@vromaker_r400_linux_marlboro
(ktext)

more busy bits

... #11 change 34969 edit on 2002/06/19 by vromaker@vromaker_r400_linux_marlboro
(ktext)

fix for CFI fetch (alloc had to update CFI ptr); added a few busy signals
```

... #10 change 33615 edit on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

misc updates... alu\_req logic updated in sq\_status\_reg

... #9 change 32898 edit on 2002/06/10 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

fixed sq-sp gpr\_rd\_en; changed "state" to "context\_id" in instr pipes

... #8 change 32275 edit on 2002/06/06 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updated tex instr const\_index field to the new format

... #7 change 31953 edit on 2002/06/05 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updated texture pipe output format

... #6 change 31361 edit on 2002/06/02 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #5 change 30971 edit on 2002/05/30 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #4 change 27050 edit on 2002/05/08 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #3 change 26726 edit on 2002/05/07 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

submitting all...

... #2 change 23514 edit on 2002/04/16 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

updating with latest versions

... #1 change 21073 add on 2002/03/29 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

initial version

```
//depot/r400/devel/parts_lib/src/gfx/sq/ss/sq_vtx_thread_buff.v
... #3 change 53800 edit on 2002/09/26 by vromaker@vromaker_r400_linux_marlboro (ktext)

- fixes for events flowing thru SQ
- cleared up issues with making individual vtx and pix thread buffers (and shared
thread_buff_cntl)
- fixed FV,PS bugs

... #2 change 53376 edit on 2002/09/24 by dougd@dougd_r400_linux_marlboro (ktext)

removed redundant declaration that caused synopsys compile error

... #1 change 53039 add on 2002/09/23 by dougd@dougd_r400_linux_marlboro (ktext)

new modules to increase size of pixel thread buffer
```



//depot/r400/devel/parts\_lib/src/gfx/tp/tp.tree  
... #31 change 52644 edit on 2002/09/19 by tien@tien\_r400\_devel\_marlboro (text)  
  
Fixed port mismatch for synth  
  
... #30 change 50107 edit on 2002/09/08 by tien@tien\_r400\_devel\_marlboro (text)  
  
Added path to regdefs  
  
... #29 change 49343 edit on 2002/09/03 by tien@tien\_r400\_devel\_marlboro (text)  
  
Added tpc reg and clk blocks  
Finished hooking up tpc buses  
More stuff with reducing aniso steps to tp\_addresser  
Removed aniso dz  
  
... #28 change 49122 edit on 2002/08/30 by tien@tien\_r400\_devel\_marlboro (text)  
  
More changes for opcodes  
Some reduction of precision in lod logic  
  
... #27 change 48443 edit on 2002/08/27 by tien@tien\_r400\_devel\_marlboro (text)  
  
Change MCOPTS to do same opts as synthesis  
Added getset block  
Reduced aniso pipe to 4  
Reduced LOD, COORD, and ALIGN fifos to 24 entries  
  
... #26 change 47368 edit on 2002/08/21 by tien@tien\_r400\_devel\_marlboro (text)  
  
Does not work quite yet, I need to get this in for Andi to work on his half of the  
change.  
  
... #25 change 45943 edit on 2002/08/14 by tien@tien\_r400\_devel\_marlboro (text)  
  
Split up tp\_lod\_aniso for Set/Get Gradient stuff  
  
... #24 change 45516 edit on 2002/08/12 by tien@tien\_r400\_devel\_marlboro (text)  
  
Updated rtest.pl to handle new fsdb location (link to atitmp)  
Move all Module Compiler RTSs to central non-optreg'd MC file  
Added more busy signal logic  
  
... #23 change 45443 edit on 2002/08/12 by tien@tien\_r400\_devel\_marlboro (text)  
  
Added RBBM interface and tp\_id fields  
  
... #22 change 43409 edit on 2002/07/31 by tien@tien\_r400\_devel\_marlboro (text)

Added some busy signals to tp\_cg

... #21 change 43082 edit on 2002/07/30 by tien@tien\_r400\_devel\_marlboro (text)

Fixed clock scripts

Added dbg msgs to virage\_io script

Updated clock names

... #20 change 41989 edit on 2002/07/23 by tien@tien\_r400\_devel\_marlboro (text)

Updated LOD logic and pipeline

Adjusted FIFOs accordingly

... #19 change 41580 edit on 2002/07/19 by tien@tien\_r400\_devel\_marlboro (text)

Connected invalidate signal.

Fixed RTR from TC to TP.

... #18 change 40587 edit on 2002/07/15 by tien@tien\_r400\_devel\_tx\_marlboro (text)

Fixed many things:

- FIFO watermarks

- Added sp\_tp\_formatter - this will move to SP at some point

- Updated tc.tree for synth

- Fixed timing on TP\_TC, TC\_TP and SP\_TP interfaces

- Write enables on FIFO output flops (OUTREG\_EN)

... #17 change 34926 edit on 2002/06/19 by tien@tien\_r400\_devel\_tx\_marlboro (text)

Fixed some GC connection errors.

Cleaned up LOD logic a bit

... #16 change 34732 edit on 2002/06/18 by tien@tien\_r400\_devel\_tx\_marlboro (text)

Added clock gating blocks.

Fixed some issues with GC connection errors

Updated Makefiles

... #15 change 29623 edit on 2002/05/23 by tien@tien\_r400\_sun\_marlboro (text)

Again, mainy changes.

I'm starting bugfixes based on simulation results

... #14 change 29059 edit on 2002/05/20 by tien@tien\_r400\_sun\_marlboro (text)

Updated RAMS.

Updated FIFOs.

Re-did TF reg.  
Autopiped parts of tpc\_walker

... #13 change 27590 edit on 2002/05/13 by tien@tien\_r400\_sun\_marlboro (text)

Some Aligner changes.

... #12 change 26950 edit on 2002/05/08 by tien@tien\_r400\_sun\_marlboro (text)

Many changes:  
Updated Synthesis FIFO instances  
Fleshed out tp\_addresser clamping logic

... #11 change 26396 edit on 2002/05/03 by tien@tien\_r400\_sun\_marlboro (text)

MC verilog now uses .bvrl extension

... #10 change 26374 edit on 2002/05/03 by tien@tien\_r400\_sun\_marlboro (text)

Many more changes for May 15th

... #9 change 25485 edit on 2002/04/30 by tien@tien\_r400\_sun\_marlboro (text)

Many more changes  
Cleaning up TPC<->TP signals  
Getting block IO to actual widths..

... #8 change 25284 edit on 2002/04/29 by tien@tien\_r400\_sun\_marlboro (text)

Minor cleanup

... #7 change 23141 edit on 2002/04/12 by tien@tien\_r400\_sun\_marlboro (text)

Many changes to get things working

... #6 change 22668 edit on 2002/04/10 by tien@tien\_r400\_sun\_marlboro (text)

Some synthesis stuff, updated for Suba's port changes

... #5 change 22603 edit on 2002/04/10 by tien@tien\_r400\_sun\_marlboro (text)

Some top level changes and many tp changes for synth

... #4 change 22244 edit on 2002/04/08 by tien@tien\_r400\_sun\_marlboro (text)

Big changes:  
Changed SCLK to iSCLK for synthesis  
Changed SRST to srst for r400 naming convention

Fixed some top level issues with MH signal,  
Stitched it Virage RAMs.

... #3 change 21378 edit on 2002/04/02 by tien@tien\_r400\_sun\_marlboro (text)

More GC fixes

... #2 change 20903 edit on 2002/03/28 by tien@tien\_r400\_sun\_marlboro (text)

A whole bunch of changes. I finally figured out where I want tp and tpc stuff!  
And NO, I didn't change the clock names yet.

... #1 change 19540 add on 2002/03/18 by tien@tien\_r400\_sun\_marlboro (text)

ll\* port changes to get things to compile  
tp code is initial check-ing of tp  
tc/Makefile is Makefile to build tc  
tp/Makefile is to build tp and tc together  
tp\_tc\_top.tree is a wrapper for tp\*, tc, and tpc  
tp\_top.tree is a wrapper for tp\* and tpc  
tc.tree is for tc top level

```
//depot/r400/devel/parts_lib/src/gfx/sq/cfs/sq_ctl_flow_seq.v
... #37 change 53434 edit on 2002/09/24 by vromaker@vromaker_r400_linux_marlboro
(ktext)

a few port mismatch fixes

... #36 change 53375 edit on 2002/09/24 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- fixes for moving event thru the SQ
- fixes for dealloc, and state_diff in thread buffers

... #35 change 52350 edit on 2002/09/18 by vromaker@vromaker_r400_linux_marlboro
(ktext)

ptr buff fix to work correctly with split 2-cycle transfers

... #34 change 50806 edit on 2002/09/11 by vromaker@vromaker_r400_linux_marlboro
(ktext)

fixes for bug326 and 329 - tests still fail, but for different reasons

... #33 change 50564 edit on 2002/09/10 by vromaker@vromaker_r400_linux_marlboro
(ktext)

update

... #32 change 49848 edit on 2002/09/05 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- added predicate, kill mask, pv/ps detection
- swapped PV and PS write gpr phase

... #31 change 48974 edit on 2002/08/30 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- needed to drive acfs_reading one cycle earlier for ACFS IS read
- updated/added new SQ_SP instruction interface

... #30 change 48558 edit on 2002/08/28 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- fix for out-of-order thread processing: the 2 alu ctl flow sequencers
  now share one instr store read slot instead of alternating between two
  different slots (which allowed one to get ahead of the other)
- thread counts from VISM and PISM to ais_output added at SQ level

... #29 change 46637 edit on 2002/08/16 by vromaker@vromaker_r400_linux_marlboro
```

(ktext)

fix for alloc size

... #28 change 46629 edit on 2002/08/16 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

more fixes for alloc size

... #27 change 46251 edit on 2002/08/15 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

updates for pop/winner\_ack status reg conflict

... #26 change 44355 edit on 2002/08/06 by dougd@dougd\_r400\_linux\_marlboro (ktext)

changed default parameter values (was 8): STATE\_WIDTH = 64; STATUS\_WIDTH = 32; so that  
select index would not be out of bounds and cause synthesis to error

... #25 change 44010 edit on 2002/08/02 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- multi pixel vector fixes  
- VISM fixed for 32 vertex test

... #24 change 42246 edit on 2002/07/24 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- fixed thread\_id width (caused 2nd pix vector to be same as 1st)

... #23 change 42144 edit on 2002/07/24 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- thread\_id width fixes

... #22 change 41748 edit on 2002/07/22 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

fixed state width for sythesis

... #21 change 41459 edit on 2002/07/19 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- more thread\_id updates due to new location of thread\_id in status register

... #20 change 41326 edit on 2002/07/18 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- corrected exp\_type for pix w/o z  
- fixed cfs\_export\_id\_q to load global\_export\_id\_q only when allocating  
- or'd more signals together in TIF to get a solid busy output

... #19 change 41217 edit on 2002/07/18 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- fixes for sq-sx export

... #18 change 40937 edit on 2002/07/16 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- added alu\_instr\_pending status bit  
- added new SQ\_SX\_exp and SQ\_SX\_free interfaces (free is not functional)

... #17 change 40659 edit on 2002/07/15 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

- added 2nd alu cfs update interface to thread buff  
- state read addr now status\_thread\_id[winner] as it should have been  
- reg'd cfs\_phase in thread buff to match reg'd update data

... #16 change 34969 edit on 2002/06/19 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

fix for CFI fetch (alloc had to update CFI ptr); added a few busy signals

... #15 change 34778 edit on 2002/06/18 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

fix for pix shader alu instruction

... #14 change 33940 edit on 2002/06/13 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

many updates... some v2k removal

... #13 change 33615 edit on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

misc updates... alu\_req logic updated in sq\_status\_reg

... #12 change 33492 edit on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

various updates - instr start asserted to SP

... #11 change 33348 edit on 2002/06/11 by vromaker@vromaker\_r400\_linux\_marlboro

(ktext)

fixed tex instruction read pointer

... #10 change 33233 edit on 2002/06/11 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)

SX exp added; tgt instr cnt from CFS to TIF fixed; alloc stuff added

... #9 change 32795 edit on 2002/06/07 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

more updates

... #8 change 31953 edit on 2002/06/05 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updated texture pipe output format

... #7 change 31875 edit on 2002/06/04 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #6 change 31693 edit on 2002/06/04 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #5 change 31361 edit on 2002/06/02 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #4 change 31279 edit on 2002/05/31 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #3 change 30971 edit on 2002/05/30 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #2 change 30458 edit on 2002/05/28 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #1 change 30284 add on 2002/05/28 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

moved file from tis to cfs

//depot/r400/devel/parts\_lib/src/gfx/sq/tis/sq\_ctl\_flow\_seq.v

... #5 change 30286 delete on 2002/05/28 by vromaker@vromaker\_r400\_linux\_marlboro  
(ktext)



removing from tis

... #4 change 30282 edit on 2002/05/28 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates...

... #3 change 30159 edit on 2002/05/27 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #2 change 30048 edit on 2002/05/24 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

checkpoint update

... #1 change 29768 add on 2002/05/23 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

initial version

```
//depot/r400/devel/parts_lib/src/gfx/tp/tp.v
... #9 change 46241 delete on 2002/08/15 by tien@tien_r400_devel_marlboro (ktext)

Removed for Perforce

... #8 change 44953 edit on 2002/08/08 by tien@tien_r400_devel_marlboro (ktext)

Cleaned up LOD logic

... #7 change 44326 edit on 2002/08/05 by tien@txsyn_r400_rel_marlboro (ktext)

Fixed timing loop in tpc_fifos
Fixed tp.v port issue

... #6 change 43082 edit on 2002/07/30 by tien@tien_r400_devel_marlboro (ktext)

Fixed clock scripts
Added dbg msgs to virage_io script
Updated clock names

... #5 change 42573 edit on 2002/07/26 by tien@tien_r400_devel_marlboro (ktext)

Updated LOD logic
Modified output FIFO to handling hicolor reordering (control still needed)
Added tp_out_fifo_ram
Fixed ram wrappers

... #4 change 42158 add on 2002/07/24 by tien@tien_r400_devel_marlboro (ktext)

Checking these in for synthesis

... #3 change 19543 delete on 2002/03/18 by tien@tien_r400_sun_marlboro (text)

No longer a true source file, generated by tp.tree

... #2 change 19540 edit on 2002/03/18 by tien@tien_r400_sun_marlboro (text)

11* port changes to get things to compile
    tp code is initial check-ing of tp
    tc/Makefile is Makefile to build tc
    tp/Makefile is to build tp and tc together
    tp_tc_top.tree is a wrapper for tp*, tc, and tpc
    tp_top.tree is a wrapper for tp* and tpc
    tc.tree is for tc top level

... #1 change 11102 branch on 2001/12/03 by pmitchel@pmitchel_r400_win_marlboro (text)

mv to tp to gfx
```

```
... .. branch from //depot/r400/devel/parts_lib/src/tp/tp.v#1
//depot/r400/devel/parts_lib/src/tp/tp.v
... #1 change 10378 add on 2001/11/20 by tien@devel_tien_r400_sun_marlboro (text)
```

Texture pipe top level

```
//depot/r400/devel/parts_lib/src/gfx/sq/ia/sq_input_arb.v
... #8 change 50503 edit on 2002/09/10 by vromaker@vromaker_r400_linux_marlboro (ktext)

another PV/PS phase swap bug fix

... #7 change 49848 edit on 2002/09/05 by vromaker@vromaker_r400_linux_marlboro (ktext)

- added predicate, kill mask, pv/ps detection
- swapped PV and PS write gpr phase

... #6 change 42997 edit on 2002/07/29 by vromaker@vromaker_r400_linux_marlboro (ktext)

- input arb now grants pix while pix is busy
  - pism skips idle if request is present
- interleaving disabled in sq.v

... #5 change 30971 edit on 2002/05/30 by vromaker@vromaker_r400_linux_marlboro (ktext)

updates

... #4 change 30559 edit on 2002/05/29 by vromaker@vromaker_r400_linux_marlboro (ktext)

connected the gpr input mux sel

... #3 change 27050 edit on 2002/05/08 by vromaker@vromaker_r400_linux_marlboro (ktext)

    updates

... #2 change 26726 edit on 2002/05/07 by vromaker@vromaker_r400_sun_marlboro (ktext)

submitting all...

... #1 change 25183 add on 2002/04/26 by vromaker@vromaker_r400_sun_marlboro (ktext)

file updates
```

```
//depot/r400/devel/parts_lib/src/gfx/sx/sx_export_buffers.v
... #2 change 53483 edit on 2002/09/24 by askende@askende_r400_linux_marlboro (ktext)

renamed the .ctmc files by adding the sx prefix

... #1 change 53452 add on 2002/09/24 by askende@askende_r400_linux_marlboro (ktext)

adding new files after having renamed existing ones
    with sx_*
```

```
//depot/r400/devel/parts_lib/src/gfx/sq/tis/sq_tex_instr_queue.v
... #11 change 41796 edit on 2002/07/22 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- make the thread_id width consistent at 6 bits (except at the state mem address port)
- updated the SQ_TP and TP_SQ interface (got rid of SQ_TP_clause_num)

... #10 change 33940 edit on 2002/06/13 by vromaker@vromaker_r400_linux_marlboro
(ktext)

many updates... some v2k removal

... #9 change 33615 edit on 2002/06/12 by vromaker@vromaker_r400_linux_marlboro (ktext)

misc updates... alu_req logic updated in sq_status_reg

... #8 change 33509 edit on 2002/06/12 by vromaker@vromaker_r400_linux_marlboro (ktext)

fixed exporting bit by putting pred_sel bit in correctly

... #7 change 32898 edit on 2002/06/10 by vromaker@vromaker_r400_linux_marlboro (ktext)

fixed sq-sp gpr_rd_en; changed "state" to "context_id" in instr pipes

... #6 change 31361 edit on 2002/06/02 by vromaker@vromaker_r400_linux_marlboro (ktext)

updates

... #5 change 30971 edit on 2002/05/30 by vromaker@vromaker_r400_linux_marlboro (ktext)

updates

... #4 change 27050 edit on 2002/05/08 by vromaker@vromaker_r400_linux_marlboro (ktext)

updates

... #3 change 26726 edit on 2002/05/07 by vromaker@vromaker_r400_sun_marlboro (ktext)

submitting all...

... #2 change 23514 edit on 2002/04/16 by vromaker@vromaker_r400_sun_marlboro (ktext)

updating with latest versions

... #1 change 21075 add on 2002/03/29 by vromaker@vromaker_r400_sun_marlboro (ktext)

initial version
```

```
//depot/r400/devel/parts_lib/src/gfx/sq/misc/sq_defs.v
... #12 change 49848 edit on 2002/09/05 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- added predicate, kill mask, pv/ps detection
- swapped PV and PS write gpr phase

... #11 change 48844 edit on 2002/08/29 by dougd@dougd_r400_linux_marlboro (ktext)

added support for gen_index (auto-count), vgt events and fixed some bugs

... #10 change 42107 edit on 2002/07/23 by markf@markf_r400_linux_marlboro (ktext)

Updated SC->SQ interface

... #9 change 41839 edit on 2002/07/22 by vromaker@vromaker_r400_linux_marlboro (ktext)

- new, wider SC interface

... #8 change 41796 edit on 2002/07/22 by vromaker@vromaker_r400_linux_marlboro (ktext)

- make the thread_id width consistent at 6 bits (except at the state mem address port)
- updated the SQ_TP and TP_SQ interface (got rid of SQ_TP_clause_num)

... #7 change 40937 edit on 2002/07/16 by vromaker@vromaker_r400_linux_marlboro (ktext)

- added alu_instr_pending status bit
- added new SQ_SX_exp and SQ_SX_free interfaces (free is not functional)

... #6 change 31361 edit on 2002/06/02 by vromaker@vromaker_r400_linux_marlboro (ktext)

updates

... #5 change 30971 edit on 2002/05/30 by vromaker@vromaker_r400_linux_marlboro (ktext)

updates

... #4 change 29767 edit on 2002/05/23 by vromaker@vromaker_r400_linux_marlboro (ktext)

updates

... #3 change 29311 edit on 2002/05/21 by vromaker@vromaker_r400_linux_marlboro (ktext)

added SQ_CTL_PKT_WIDTH back in

... #2 change 29136 edit on 2002/05/20 by vromaker@vromaker_r400_linux_marlboro (ktext)

updates...
```

... #1 change 26726 add on 2002/05/07 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

submitting all...



//depot/r400/devel/parts\_lib/src/gfx/sq/is/sq\_instruction\_store.v  
... #15 change 51368 edit on 2002/09/13 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
  
added some of the port connections necessary to support RBBM reading of the constant  
store memories  
  
... #14 change 50723 edit on 2002/09/11 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
  
added support for real time mode  
  
... #13 change 48932 edit on 2002/08/29 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
  
replaced address constant with value defined in sq\_reg.v  
  
... #12 change 45291 edit on 2002/08/09 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
  
removed "[0:0]" from "input [0:0] clk;" in sq\_status\_reg.v to prevent synopsys tcl  
script error during synthesis. Removed divide-by-3 code in sq\_instruction\_store.v to  
prevent synthesis error.  
  
... #11 change 41218 edit on 2002/07/18 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
  
more changes to support synthesis  
  
... #10 change 40943 edit on 2002/07/16 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
  
original submission of virage memory \*.ctmc files. The \*.v files were modified to  
support synthesis.  
  
... #9 change 34632 edit on 2002/06/17 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
  
added a full subtract of the instruction store base address from the rbi\_addr before  
doing the divide by 3 to get the memory addr  
  
... #8 change 31880 edit on 2002/06/04 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
  
changed the timing of the CP write to use the same non-registered input address mux as  
the reads  
  
... #7 change 31821 edit on 2002/06/04 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
  
fix bug in previous version  
  
... #6 change 31818 edit on 2002/06/04 by dougd@dougd\_r400\_linux\_marlboro (ktext)  
  
removed register stage for address into RAM  
  
... #5 change 31805 edit on 2002/06/04 by dougd@dougd\_r400\_linux\_marlboro (ktext)

connected o\_is\_data to read\_data

... #4 change 31427 edit on 2002/06/03 by dougd@dougd\_r400\_linux\_marlboro (ktext)

replaced i\_cf\_addr with i\_alu0\_cf\_addr, i\_alu1\_cf\_addr, i\_tex\_cf\_addr and replaced i\_alu\_phase with i\_is\_sub\_phase.

... #3 change 27332 edit on 2002/05/10 by dougd@dougd\_r400\_sun\_marlboro (ktext)

added a divide by 3 to the incoming RBI address to generate the correct instruction memory address

... #2 change 27093 edit on 2002/05/08 by dougd@dougd\_r400\_sun\_marlboro (ktext)

changed the values assigned to i\_is\_phase

... #1 change 26852 add on 2002/05/07 by dougd@dougd\_r400\_sun\_marlboro (ktext)

renamed module from is.v to sq\_instruction\_store.v

//depot/r400/devel/parts\_lib/src/gfx/sp/sp.v  
... #32 change 54226 edit on 2002/09/29 by askende@askende\_r400\_linux\_marlboro (text)

fixing width mismatches warnings out of bcons on some of the top level IOs

... #31 change 52052 edit on 2002/09/17 by askende@askende\_r400\_sun\_marlboro (text)

changes to :

1. interpolators to handle sub-norm ij values.
2. scalar engine result back to GPRs.
3. gc.tree regarding the tp\_sp\_valid signals.

... #30 change 48978 edit on 2002/08/30 by askende@askende\_r400\_sun\_marlboro (text)

checking in changes related to the new instruction interface

... #29 change 47863 edit on 2002/08/23 by askende@askende\_r400\_sun\_marlboro (text)

added sq\_sp\_gpr\_wr\_ena signal for all the phases of a vector unit.

... #28 change 47646 edit on 2002/08/22 by askende@askende\_r400\_sun\_marlboro (text)

final version related to TP-SP interface change as well as going to new SC\_SX rb id modification

... #27 change 46419 edit on 2002/08/15 by askende@askende\_r400\_sun\_marlboro (text)

renaming

... #26 change 46373 edit on 2002/08/15 by askende@askende\_r400\_sun\_marlboro (text)

renamed some of the modules

... #25 change 45473 edit on 2002/08/12 by askende@askende\_r400\_sun\_marlboro (text)

1. top level changes related vsr\_vu\_valid
2. modified some of the shader opcodes (SET, MASK, CND)

... #24 change 43147 edit on 2002/07/30 by askende@askende\_r400\_sun\_marlboro (text)

explicitly declared the instance for q\_cg\_sp\_pm\_ena

... #23 change 42930 edit on 2002/07/29 by askende@askende\_r400\_sun\_marlboro (text)

changed the input sclk signal to sclk\_global to support synthesis...  
still uses "sclk" internally after sclk has been assigned sclk\_global

... #22 change 42729 edit on 2002/07/26 by askende@askende\_r400\_sun\_marlboro (text)  
changed the name from isq\_stall to q\_sq\_stall

... #21 change 41109 edit on 2002/07/17 by askende@askende\_r400\_sun\_marlboro (text)  
top level changes driven by the changes in related to SQ-SX export  
allocation/deallocation interface.

... #20 change 36078 edit on 2002/06/25 by askende@askende\_r400\_sun\_marlboro (text)  
Added power managment controls signals at the top level : CG\_<block>\_pm\_enb.

... #19 change 35940 edit on 2002/06/24 by askende@askende\_r400\_sun\_marlboro (text)  
a few changes related to shader pipe

... #18 change 34344 edit on 2002/06/15 by markf@markf\_r400\_linux\_marlboro (text)  
Added srst to interpolator module

... #17 change 34222 edit on 2002/06/14 by askende@askende\_r400\_sun\_marlboro (text)  
at this point the PA block gets the valid position data

... #16 change 33340 edit on 2002/06/11 by askende@askende\_r400\_sun\_marlboro (text)  
adding the top level signal called TP\_SP\_data\_valid

... #15 change 33157 edit on 2002/06/11 by askende@askende\_r400\_sun\_marlboro (text)  
added the masking logic for the GPR write path

... #14 change 31724 integrate on 2002/06/04 by askende@askende\_r400\_sun\_marlboro  
(text)  
changes at the top level

1. adding sp\_sx\_exp\_dest port to sp.v
2. connecting the sp\_tp\_fetch\_addr ports at the top level
3. changing the sp\_sx\_exp\_dest port from 7 bits to 6 bits in sx.v

... .. copy from  
//depot/r400/branches/devel\_askende\_branch/parts\_lib/src/gfx/sp/sp.v#4

... #13 change 31584 integrate on 2002/06/03 by askende@askende\_r400\_sun\_marlboro  
(text)  
intergrating

... .. copy from  
//depot/r400/branches/devel\_askende\_branch/parts\_lib/src/gfx/sp/sp.v#3  
... #12 change 31296 integrate on 2002/05/31 by askende@askende\_r400\_sun\_marlboro  
(text)

changes to signal naming

... .. copy from  
//depot/r400/branches/devel\_askende\_branch/parts\_lib/src/gfx/sp/sp.v#2  
... #11 change 28947 edit on 2002/05/17 by askende@askende\_r400\_sun\_marlboro (text)

1. modified the top level sp.v file.
2. exposed the texture fetch path all the way from macc\_gpr to sp.v.
3. modified and tested the interp\_ctl.v ...the ij buffer control logic.
4. replaced the dum\_mem\_p2 with virage rtl behavioral model.

... #10 change 28403 edit on 2002/05/16 by askende@askende\_r400\_sun\_marlboro (text)

new top level reflection the changes in SC-SP interpolation interface ...going from one  
high precision + 3 low precision interpolators to 4 high precision ones.

... #9 change 27070 edit on 2002/05/08 by askende@askende\_r400\_sun\_marlboro (text)

Paul checking in as Andi

... #8 change 27028 integrate on 2002/05/08 by sallen@sallen\_r400\_lin\_marlboro (text)

first round of ferret changes for gc.v testbench  
  add parts\_lib/s\*\*/test/gc

... .. ignored //depot/r400/branches/branch\_ferret/parts\_lib/src/gfx/sp/sp.v#5  
... #7 change 26985 edit on 2002/05/08 by askende@askende\_r400\_sun\_marlboro (text)

latest top level as well as some changes regarding clock/reset signal naming

... #6 change 24984 integrate on 2002/04/25 by sallen@sallen\_r400\_lin\_marlboro (text)

ferret updates

- add mem fill/dump
- add rbbm register read/writes
- add ferret\_memload test

... .. copy from //depot/r400/branches/branch\_ferret/parts\_lib/src/gfx/sp/sp.v#4  
... #5 change 21971 edit on 2002/04/04 by askende@askende\_r400\_sun\_marlboro (text)

new top level revision

... #4 change 21447 edit on 2002/04/02 by askende@askende\_r400\_sun\_marlboro (text)  
new top level revision to enable the GC integration.

... #3 change 20621 edit on 2002/03/26 by askende@askende\_r400\_sun\_marlboro (text)  
another naming update

... #2 change 20586 edit on 2002/03/26 by askende@askende\_r400\_sun\_marlboro (text)  
updated the top level interfaces for the GC integration effort.

... #1 change 20547 branch on 2002/03/26 by pmitchel@pmitchel\_entire\_depot\_win (text)  
rename

... .. branch from //depot/r400/devel/parts\_lib/src/gfx/sp/shader.v#1,#8  
//depot/r400/devel/parts\_lib/src/gfx/sp/shader.v  
... #8 change 20544 edit on 2002/03/26 by askende@askende\_r400\_sun\_marlboro (text)  
no changes ...is being checked in so the file can be renamed

... #7 change 20543 edit on 2002/03/26 by askende@askende\_r400\_sun\_marlboro (text)  
new rev ....changed the name of the top level from module "shader" to "sp"

... #6 change 17964 edit on 2002/03/07 by askende@askende\_r400\_sun\_marlboro (text)  
backing up changes

... #5 change 17855 edit on 2002/03/07 by pmitchel@pmitchel\_r400\_sun\_marlboro (ktext)  
changed type

... #4 change 17850 edit on 2002/03/07 by pmitchel@pmitchel\_r400\_sun\_marlboro (text)  
testing \$Id\$

... #3 change 16541 edit on 2002/02/25 by askende@askende\_r400\_sun\_marlboro (text)  
new revision of the shader pipe logic.  
renamed some of the signals throughout the hierarchy.

... #2 change 14831 edit on 2002/02/07 by askende@askende\_r400\_sun\_marlboro (text)  
updated the external interfaces to the latest spec.

... #1 change 11107 branch on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro (text)

mv block dirs to gfx

... .. branch from //depot/r400/devel/parts\_lib/src/sp/shader.v#1,#2  
//depot/r400/devel/parts\_lib/src/sp/shader.v  
... #2 change 10478 edit on 2001/11/21 by askende@andi\_r400 (text)

further update of the I/O definition

... #1 change 9918 add on 2001/11/14 by askende@andi\_r400 (text)

first time check-in

```
//depot/r400/devel/parts_lib/src/gfx/sq/tis/sq_target_instr_fetch.v
... #17 change 53800 edit on 2002/09/26 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- fixes for events flowing thru SQ
- cleared up issues with making individual vtx and pix thread buffers (and shared
thread_buff_cntl)
- fixed PV,PS bugs

... #16 change 49848 edit on 2002/09/05 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- added predicate, kill mask, pv/ps detection
- swapped PV and PS write gpr phase

... #15 change 41796 edit on 2002/07/22 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- make the thread_id width consistent at 6 bits (except at the state mem address port)
- updated the SQ_TP and TP_SQ interface (got rid of SQ_TP_clause_num)

... #14 change 41326 edit on 2002/07/18 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- corrected exp_type for pix w/o z
- fixed cfs_export_id_q to load global_export_id_q only when allocating
- or'd more signals together in TIF to get a solid busy output

... #13 change 41217 edit on 2002/07/18 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- fixes for sq-sx export

... #12 change 34969 edit on 2002/06/19 by vromaker@vromaker_r400_linux_marlboro
(ktext)

fix for CFI fetch (alloc had to update CFI ptr); added a few busy signals

... #11 change 33940 edit on 2002/06/13 by vromaker@vromaker_r400_linux_marlboro
(ktext)

many updates... some v2k removal

... #10 change 33615 edit on 2002/06/12 by vromaker@vromaker_r400_linux_marlboro
(ktext)

misc updates... alu_req logic updated in sq_status_reg
```



... #9 change 31875 edit on 2002/06/04 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
updates  
... #8 change 31361 edit on 2002/06/02 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
updates  
... #7 change 31279 edit on 2002/05/31 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
updates  
... #6 change 30971 edit on 2002/05/30 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
updates  
... #5 change 29767 edit on 2002/05/23 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
updates  
... #4 change 27050 edit on 2002/05/08 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
updates  
... #3 change 26726 edit on 2002/05/07 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)  
submitting all...  
... #2 change 23514 edit on 2002/04/16 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)  
updating with latest versions  
... #1 change 21074 add on 2002/03/29 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)  
update

//depot/r400/devel/parts\_lib/src/gfx/sp/vector/sp\_macc32.mc  
... #9 change 53006 edit on 2002/09/23 by askende@askende\_r400\_sun\_marlboro (text)  
  
new code added to the scalar engine  
  
... #8 change 52906 edit on 2002/09/21 by askende@askende\_r400\_sun\_marlboro (text)  
  
adding clamp to the vector unit alu  
  
... #7 change 52508 edit on 2002/09/19 by askende@askende\_r400\_sun\_marlboro (text)  
  
changes:  
  
1. corrected an overflow condition in the multiply logic of the interpolators  
2. rewrote the gpr write-back path logic for the scalar results  
  
... #6 change 52052 edit on 2002/09/17 by askende@askende\_r400\_sun\_marlboro (text)  
  
changes to :  
  
1. interpolators to handle sub-norm ij values.  
2. scalar engine result back to GPRs.  
3. gc.tree regarding the tp\_sp\_valid signals.  
  
... #5 change 51731 edit on 2002/09/16 by askende@askende\_r400\_sun\_marlboro (text)  
  
backing up changes  
  
... #4 change 51440 edit on 2002/09/13 by askende@askende\_r400\_sun\_marlboro (text)  
  
changes:  
  
1.fixed overflow detection logic in macc32  
2. fixed RECIP and RECIP\_SQRT logic in scalar\_lut  
3. replaced gpr\_cmask = 0xf with the value driven by SQ  
  
... #3 change 50812 edit on 2002/09/11 by askende@askende\_r400\_sun\_marlboro (text)  
  
1.fixed a bug related to sp\_macc32 add logic  
2.renaming the scalar\_lut.mc to sp\_scalar\_lut.mc  
  
... #2 change 49872 edit on 2002/09/05 by askende@askende\_r400\_sun\_marlboro (text)  
  
changes related to syntax and new instruction interface  
  
... #1 change 46348 add on 2002/08/15 by askende@askende\_r400\_sun\_marlboro (text)  
  
this check in is related to renaming some of the files to sp\_\*

//depot/r400/devel/parts\_lib/src/gfx/sp/vector/macc32.mc  
... #7 change 46373 delete on 2002/08/15 by askende@askende\_r400\_sun\_marlboro (text)  
  
renamed some of the modules  
  
... #6 change 46340 edit on 2002/08/15 by askende@askende\_r400\_sun\_marlboro (text)  
  
submitting a bunch of changes related to reducing area for the macc32 unit  
  
... #5 change 45966 edit on 2002/08/14 by askende@askende\_r400\_sun\_marlboro (text)  
  
1. argument selection logic bug fix related to argument modifier "negate"  
2. grouped all the `defines and #defines in sp\_defines.v and sp\_defines\_mc.mc  
  
... #4 change 17964 edit on 2002/03/07 by askende@askende\_r400\_sun\_marlboro (text)  
  
backing up changes  
  
... #3 change 16541 edit on 2002/02/25 by askende@askende\_r400\_sun\_marlboro (text)  
  
new revision of the shader pipe logic.  
renamed some of the signals throughout the hierarchy.  
  
... #2 change 14099 edit on 2002/01/28 by askende@andi\_r400 (text)  
  
new rev  
  
... #1 change 13945 add on 2002/01/25 by askende@andi\_r400 (text)  
  
first time check in

```
//depot/r400/devel/parts_lib/src/gfx/sp/vector/sp_macc_gpr.v
... #6 change 52508 edit on 2002/09/19 by askende@askende_r400_sun_marlboro (ktext)

changes:

1. corrected an overflow condition in the multiply logic of the interpolators
2. rewrote the gpr write-back path logic for the scalar results

... #5 change 51440 edit on 2002/09/13 by askende@askende_r400_sun_marlboro (ktext)

changes:

1.fixed overflow detection logic in macc32
2. fixed RECIP and RECIP_SQRT logic in scalar_lut
3. replaced gpr_cmask = 0xf with the value driven by SQ

... #4 change 49872 edit on 2002/09/05 by askende@askende_r400_sun_marlboro (ktext)

changes related to syntax and new instruction interface

... #3 change 48978 edit on 2002/08/30 by askende@askende_r400_sun_marlboro (ktext)

checking in changes related to the new instruction interface

... #2 change 46373 edit on 2002/08/15 by askende@askende_r400_sun_marlboro (ktext)

renamed some of the modules

... #1 change 46348 add on 2002/08/15 by askende@askende_r400_sun_marlboro (ktext)

this check in is related to renaming some of the files to sp_*

//depot/r400/devel/parts_lib/src/gfx/sp/vector/macc_gpr.v
... #17 change 46373 delete on 2002/08/15 by askende@askende_r400_sun_marlboro (ktext)

renamed some of the modules

... #16 change 41492 edit on 2002/07/19 by askende@askende_r400_sun_marlboro (ktext)

bit-blasted the virage memory instances for synthesis purposes.

... #15 change 35940 edit on 2002/06/24 by askende@askende_r400_sun_marlboro (ktext)

a few changes related to shader pipe

... #14 change 34222 edit on 2002/06/14 by askende@askende_r400_sun_marlboro (ktext)

at this point the PA block gets the valid position data
```

... #13 change 33393 edit on 2002/06/11 by askende@askende\_r400\_sun\_marlboro (ktext)  
fixed a bug related to gpr\_wr\_ena control signal generation.

... #12 change 33222 edit on 2002/06/11 by askende@askende\_r400\_sun\_marlboro (ktext)  
changed the enable for the GPR read cycles to be high all the time. This is a hack for  
the time being

... #11 change 33157 edit on 2002/06/11 by askende@askende\_r400\_sun\_marlboro (ktext)  
added the masking logic for the GPR write path

... #10 change 32079 integrate on 2002/06/05 by askende@askende\_r400\_sun\_marlboro  
(ktext)  
set the correct number of words (parameter) for the macc\_gpr register file

... .. copy from  
//depot/r400/branches/devel\_askende\_branch/parts\_lib/src/gfx/sp/vector/macc\_gpr.v#4  
... #9 change 31995 integrate on 2002/06/05 by askende@askende\_r400\_sun\_marlboro  
(ktext)  
registered the output of the register file (GPRs) to line up with the phase\_mux control  
signal

... .. copy from  
//depot/r400/branches/devel\_askende\_branch/parts\_lib/src/gfx/sp/vector/macc\_gpr.v#3  
... #8 change 31584 integrate on 2002/06/03 by askende@askende\_r400\_sun\_marlboro  
(ktext)  
intergrating

... .. copy from  
//depot/r400/branches/devel\_askende\_branch/parts\_lib/src/gfx/sp/vector/macc\_gpr.v#2  
... #7 change 28947 edit on 2002/05/17 by askende@askende\_r400\_sun\_marlboro (ktext)  
1. modified the top level sp.v file.  
2. exposed the texture fetch path all the way from macc\_gpr to sp.v.  
3. modified and tested the interp\_ctl.v ..the ij buffer control logic.  
4. replaced the dum\_mem\_p2 with virage rtl behavioral model.

... #6 change 26985 edit on 2002/05/08 by askende@askende\_r400\_sun\_marlboro (ktext)  
latest top level as well as some changes regarding clock/reset signal naming

... #5 change 17964 edit on 2002/03/07 by askende@askende\_r400\_sun\_marlboro (ktext)

backing up changes

... #4 change 17602 edit on 2002/03/05 by askende@askende\_r400\_sun\_marlboro (ktext)

intergrated the scalar unit with the vector unit module

... #3 change 16541 edit on 2002/02/25 by askende@askende\_r400\_sun\_marlboro (ktext)

new revision of the shader pipe logic.

renamed some of the signals throughout the hierarchy.

... #2 change 14458 edit on 2002/02/01 by askende@askende\_r400\_sun\_marlboro (ktext)

backing up code changes

... #1 change 14434 add on 2002/02/01 by askende@askende\_r400\_sun\_marlboro (ktext)

first time checked in.

//depot/r400/devel/parts\_lib/src/gfx/sp/vector/macc\_reg.v

... #4 change 14433 delete on 2002/02/01 by askende@askende\_r400\_sun\_marlboro (text)

this file is being deleted. It is no longer needed. It is being replace by a new file named macc\_gpr.v

... #3 change 14432 edit on 2002/02/01 by askende@askende\_r400\_sun\_marlboro (text)

checking it in so it can be removed from Perforce.

This file is no longer needed. A new file macc\_gpr.v has been introduced to replace this one.

... #2 change 14314 edit on 2002/01/31 by askende@andi\_r400 (text)

saving the changes so I can reconfigure my devel\_askende area

... #1 change 11107 branch on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro (text)

mv block dirs to gfx

... .. branch from //depot/r400/devel/parts\_lib/src/sp/vector/macc\_reg.v#1

//depot/r400/devel/parts\_lib/src/sp/vector/macc\_reg.v

... #2 change 11107 delete on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro (text)

mv block dirs to gfx

... #1 change 6810 add on 2001/09/21 by askende@andi\_r400\_devel (text)

newly added files

//depot/r400/devel/parts\_lib/src/gfx/pa/pa\_ccg\_sxifsm.v  
... #13 change 53101 edit on 2002/09/23 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
initialized full and empty signals of sx\_pending\_fifo  
  
... #12 change 50981 edit on 2002/09/12 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
fix sensitivity list  
  
... #11 change 50958 edit on 2002/09/12 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
fix an overzealous fix  
  
... #10 change 50953 edit on 2002/09/12 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
changed erroneous blocking signals to non blocking  
  
... #9 change 49612 edit on 2002/09/05 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
added two more inputs into the generation of the clipper\_busy signal:  
  
current\_state\_empty from the clipper state machine, and  
  
sx\_pending\_fifo\_empty, from the shader export interface module.  
  
... #8 change 44956 edit on 2002/08/08 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
implement latest changes - nan discard, bad pipe support, and state  
  
based point size during ucp clipping.  
  
... #7 change 43324 edit on 2002/07/31 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
sensitivity list fix  
  
... #6 change 42201 edit on 2002/07/24 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
fix synthesis warning  
  
... #5 change 34526 edit on 2002/06/17 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
add 1 to param\_cache\_idx state  
  
... #4 change 33525 edit on 2002/06/12 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
update shader export interface, clip code generator and  
  
clipper to match csim ccgen.cpp and clip.cpp



changelist #33001

... #3 change 29516 edit on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win (ktext)

updates on sxif state

... #2 change 29459 edit on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win (ktext)

updates to fix state i/o and use proper state\_storage modules

... #1 change 29233 add on 2002/05/21 by bhankins@fl\_bhankins\_r400\_win (ktext)

initial checkin (changed names)

```
//depot/r400/devel/parts_lib/src/gfx/sx/sx.v
... #39 change 54226 edit on 2002/09/29 by askende@askende_r400_linux_marlboro (text)

fixing width mismatches warnings out of bcons on some of the top level IOs

... #38 change 53452 edit on 2002/09/24 by askende@askende_r400_linux_marlboro (text)

adding new files after having renamed existing ones
    with sx_*

... #37 change 50534 edit on 2002/09/10 by askende@askende_r400_sun_marlboro (text)

adding new changes related to alloc-dealloc logic

... #36 change 49505 edit on 2002/09/04 by askende@askende_r400_sun_marlboro (text)

changes related to :

1. predicate in SP vector unit
2. export avail space reporting to SQ in SX

... #35 change 48841 edit on 2002/08/29 by sallen@sallen_r400_lin_marlboro (text)

-finish up _pm_enb and _pm_en set to 1, clocks run now
    -also set busy signals low in blocks that don't drive them
    -fix mh DEPS file

... #34 change 48695 edit on 2002/08/28 by askende@askende_r400_sun_marlboro (text)

fixed :

1. sx_sc quad interface bug
2. ij buffer data loading sequence bug
3. mislalignment between PC parameter data and ij data at the input of the
interpolators

... #33 change 47500 edit on 2002/08/22 by askende@askende_r400_sun_marlboro (text)

modified top level sp and sx.

1. Removed sc_sx_tilex, tiley buses from the sx.v
2. Brought sp_tp_formatter logic over to sp.v from tp.v

... #32 change 45473 edit on 2002/08/12 by askende@askende_r400_sun_marlboro (text)

1. top level changes related vsr_vu_valid
2. modified some of the shader opcodes (SET, MASK, CND)
```

... #31 change 43743 edit on 2002/08/01 by askende@askende\_r400\_sun\_marlboro (text)

synthesis related changes

... #30 change 41593 edit on 2002/07/19 by askende@askende\_r400\_sun\_marlboro (text)

fixed the rbbm read back path.

... #29 change 41394 edit on 2002/07/18 by askende@askende\_r400\_sun\_marlboro (text)

tied a few top level signals...first triangle passes..again.

... #28 change 41307 edit on 2002/07/18 by askende@askende\_r400\_sun\_marlboro (text)

backing up changes

... #27 change 41109 edit on 2002/07/17 by askende@askende\_r400\_sun\_marlboro (text)

top level changes driven by the changes in related to SQ-SX export allocation/deallocation interface.

... #26 change 40969 edit on 2002/07/17 by askende@askende\_r400\_sun\_marlboro (text)

1. New SQ\_SX export interface
2. Added the top level registers for the (i/o registers) using ati\_dff\_in and ati\_dff\_out

... #25 change 40688 edit on 2002/07/15 by askende@askende\_r400\_sun\_marlboro (text)

backing up changes. Changed a few signal names

... #24 change 36078 edit on 2002/06/25 by askende@askende\_r400\_sun\_marlboro (text)

Added power management controls signals at the top level : CG\_<block>\_pm\_enb.

... #23 change 35059 edit on 2002/06/19 by askende@askende\_r400\_sun\_marlboro (text)

SX to RB interface working at this point

... #22 change 34667 edit on 2002/06/18 by askende@askende\_r400\_sun\_marlboro (text)

a few fixes related to the first triangle

... #21 change 34222 edit on 2002/06/14 by askende@askende\_r400\_sun\_marlboro (text)

at this point the PA block gets the valid position data

... #20 change 33361 edit on 2002/06/11 by askende@askende\_r400\_sun\_marlboro (text)

tied SX\_SQ\_pos\_avail to 1'b1

... #19 change 31724 integrate on 2002/06/04 by askende@askende\_r400\_sun\_marlboro (text)

changes at the top level

1. adding sp\_sx\_exp\_dest port to sp.v
2. connecting the sp\_tp\_fetch\_addr ports at the top level
3. changing the sp\_sx\_exp\_dest port from 7 bits to 6 bits in sx.v

... .. copy from

//depot/r400/branches/devel\_askende\_branch/parts\_lib/src/gfx/sx/sx.v#2

... #18 change 30064 edit on 2002/05/24 by askende@askende\_r400\_sun\_marlboro (text)

submitting the latest changes regarding :

1. export write interface,
2. position data interface..now supporting both buffers (position and auxiliary).

... #17 change 26643 edit on 2002/05/06 by askende@askende\_r400\_sun\_marlboro (text)

1.tied the top level sx.v to export\_control.v

2.added partial logic on the position inteface in export\_control.v

... #16 change 26241 edit on 2002/05/03 by askende@askende\_r400\_sun\_marlboro (text)

more updates to the top level.

- 1.added RB#\_SX\_index\_op
- 3.added SX\_RBBM\_busy

... #15 change 25664 edit on 2002/04/30 by askende@askende\_r400\_sun\_marlboro (text)

new top level ..

Includes the new RB to SX interface definition where color interface has been separated from index request interface.

... #14 change 25347 edit on 2002/04/29 by askende@askende\_r400\_sun\_marlboro (text)

backing up new code

... #13 change 22104 edit on 2002/04/05 by askende@askende\_r400\_sun\_marlboro (text)

new rev of the top level. corrected the width of some of the RBBM interface signals/buses

... #12 change 22100 edit on 2002/04/05 by askende@askende\_r400\_sun\_marlboro (text)  
new top level file revision.  
added the RBEM interface definition.

... #11 change 21971 edit on 2002/04/04 by askende@askende\_r400\_sun\_marlboro (text)  
new top level revision

... #10 change 21443 edit on 2002/04/02 by askende@askende\_r400\_sun\_marlboro (text)  
renamed some of the IO names to enable the GC integration.

... #9 change 21310 edit on 2002/04/01 by askende@askende\_r400\_sun\_marlboro (text)  
completed the parameter cache read/write logic including the parameter selection (flat vs. gouraud) as well as the parameter difference engine logic for the interpolators.

... #8 change 21078 edit on 2002/03/29 by askende@askende\_r400\_sun\_marlboro (text)  
completed the vertex parameter read/write in/out of parameter cache logic.  
completed the vertex parameter routing and selection.  
a working version of the above.  
a working version of the testbench.

... #7 change 20984 edit on 2002/03/28 by askende@askende\_r400\_sun\_marlboro (text)  
work in progress ..more additions

... #6 change 20704 edit on 2002/03/27 by askende@askende\_r400\_sun\_marlboro (text)  
new top level rev. of the sx.v

... #5 change 20677 edit on 2002/03/27 by askende@askende\_r400\_sun\_marlboro (text)  
new rev.

... #4 change 20665 edit on 2002/03/27 by askende@askende\_r400\_sun\_marlboro (text)  
a new rev of the top level sx interface definition

... #3 change 20624 edit on 2002/03/26 by askende@askende\_r400\_sun\_marlboro (text)  
another rev of the sx.v interface definitions

... #2 change 20010 edit on 2002/03/21 by askende@askende\_r400\_sun\_marlboro (text)

first revision of the top level for the Shader Export.

... #1 change 11107 branch on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro (text)

mv block dirs to gfx

... ... branch from //depot/r400/devel/parts\_lib/src/sx/sx.v#1

//depot/r400/devel/parts\_lib/src/sx/sx.v

... #1 change 11069 add on 2001/12/03 by wlawless@wlawless (text)

Initial port list for sx.v

//depot/r400/devel/parts\_lib/src/gfx/sp/vector/sp\_macc.v  
... #14 change 53874 edit on 2002/09/26 by askende@askende\_r400\_linux\_marlboro (ktext)  
  
fixed a "logic timing" problem related to Scalar Result write-back path into GPRs  
  
... #13 change 52906 edit on 2002/09/21 by askende@askende\_r400\_sun\_marlboro (ktext)  
  
adding clamp to the vector unit alu  
  
... #12 change 52508 edit on 2002/09/19 by askende@askende\_r400\_sun\_marlboro (ktext)  
  
changes:  
  
1. corrected an overflow condition in the multiply logic of the interpolators  
2. rewrote the gpr write-back path logic for the scalar results  
  
... #11 change 52052 edit on 2002/09/17 by askende@askende\_r400\_sun\_marlboro (ktext)  
  
changes to :  
  
1. interpolators to handle sub-norm ij values.  
2. scalar engine result back to GPRs.  
3. gc.tree regarding the tp\_sp\_valid signals.  
  
... #10 change 51592 edit on 2002/09/13 by askende@askende\_r400\_sun\_marlboro (ktext)  
  
modified the swizzle select logic  
  
... #9 change 51440 edit on 2002/09/13 by askende@askende\_r400\_sun\_marlboro (ktext)  
  
changes:  
  
1.fixed overflow detection logic in macc32  
2. fixed RECIP and RECIP\_SQRT logic in scalar\_lut  
3. replaced gpr\_cmask = 0xf with the value driven by SQ  
  
... #8 change 50534 edit on 2002/09/10 by askende@askende\_r400\_sun\_marlboro (ktext)  
  
adding new changes related to alloc-dealloc logic  
  
... #7 change 50404 edit on 2002/09/10 by askende@askende\_r400\_sun\_marlboro (ktext)  
  
more changes related to area savings and logic optimizations.  
  
... #6 change 49872 edit on 2002/09/05 by askende@askende\_r400\_sun\_marlboro (ktext)  
  
changes related to syntax and new instruction interface

... #5 change 48978 edit on 2002/08/30 by askende@askende\_r400\_sun\_marlboro (ktext)  
checking in changes related to the new instruction interface

... #4 change 47441 edit on 2002/08/21 by askende@askende\_r400\_sun\_marlboro (ktext)  
reworked the staging registers

... #3 change 47181 edit on 2002/08/20 by askende@askende\_r400\_sun\_marlboro (ktext)  
changed the staging registers to be vertical feeding into macc

... #2 change 46373 edit on 2002/08/15 by askende@askende\_r400\_sun\_marlboro (ktext)  
renamed some of the modules

... #1 change 46348 add on 2002/08/15 by askende@askende\_r400\_sun\_marlboro (ktext)  
this check in is related to renaming some of the files to sp\_\*

//depot/r400/devel/parts\_lib/src/gfx/sp/vector/macc.v

... #15 change 46373 delete on 2002/08/15 by askende@askende\_r400\_sun\_marlboro (text)  
renamed some of the modules

... #14 change 46340 edit on 2002/08/15 by askende@askende\_r400\_sun\_marlboro (text)  
submitting a bunch of changes related to reducing area for the macc32 unit

... #13 change 45966 edit on 2002/08/14 by askende@askende\_r400\_sun\_marlboro (text)  
1. argument selection logic bug fix related to argument modifier "negate"  
2. grouped all the `defines and #defines in sp\_defines.v and sp\_defines\_mc.mc

... #12 change 45473 edit on 2002/08/12 by askende@askende\_r400\_sun\_marlboro (text)  
1. top level changes related vsr\_vu\_valid  
2. modified some of the shader opcodes (SET, MASK, CND)

... #11 change 43690 edit on 2002/08/01 by askende@askende\_r400\_sun\_marlboro (text)  
modifications related to synthesis

... #10 change 42463 edit on 2002/07/25 by askende@askende\_r400\_sun\_marlboro (text)  
maybe a syntax problem with [0:0] input declaration

... #9 change 34222 edit on 2002/06/14 by askende@askende\_r400\_sun\_marlboro (text)



at this point the PA block gets the valid position data

... #8 change 31584 integrate on 2002/06/03 by askende@askende\_r400\_sun\_marlboro (text)

intergrating

... .. copy from  
//depot/r400/branches/devel\_askende\_branch/parts\_lib/src/gfx/sp/vector/macc.v#2

... #7 change 26985 edit on 2002/05/08 by askende@askende\_r400\_sun\_marlboro (text)

latest top level as well as some changes regarding clock/reset signal naming

... #6 change 17964 edit on 2002/03/07 by askende@askende\_r400\_sun\_marlboro (text)

backing up changes

... #5 change 17602 edit on 2002/03/05 by askende@askende\_r400\_sun\_marlboro (text)

intergrated the scalar unit with the vector unit module

... #4 change 16541 edit on 2002/02/25 by askende@askende\_r400\_sun\_marlboro (text)

new revision of the shader pipe logic.  
renamed some of the signals throughout the hierarchy.

... #3 change 14458 edit on 2002/02/01 by askende@askende\_r400\_sun\_marlboro (text)

backing up code changes

... #2 change 14314 edit on 2002/01/31 by askende@andi\_r400 (text)

saving the changes so I can reconfigure my devel\_askende area

... #1 change 11107 branch on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro (text)

mv block dirs to gfx

... .. branch from //depot/r400/devel/parts\_lib/src/sp/vector/macc.v#1,#2  
//depot/r400/devel/parts\_lib/src/sp/vector/macc.v

... #3 change 11107 delete on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro (text)

mv block dirs to gfx

... #2 change 6887 edit on 2001/09/25 by askende@andi\_r400\_devel (text)

more changes

... #1 change 5440 add on 2001/08/16 by askende@andi\_r400\_devel (text)

adding source code into source control

//depot/r400/devel/parts\_lib/src/gfx/sc/sc.v  
... #79 change 54251 edit on 2002/09/29 by mmantor@mmantor\_r400\_win (ktext)  
  
added sc\_rbiu read back bus hook up with it forced to zero at reset  
  
... #78 change 53774 edit on 2002/09/26 by donaldl@fl\_donaldl\_p4 (ktext)  
  
Update with latest changes to real-time stream registers: separated z\_min & z\_max,  
expanded prim\_type to 3 bits, and added zy\_max.  
  
... #77 change 53580 edit on 2002/09/25 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)  
  
Add SuperTile state to sc\_rbiu, sc\_state, and top level  
Add SuperTileDiscardPrim logic to sc\_pipe  
Add SuperTileDiscardTile logic to sc\_quadmask  
Increase event\_id to 5 bits through quadmask  
Increase event\_id to 5 bits for all top level signals  
  
... #76 change 53506 edit on 2002/09/25 by mmantor@mmantor\_r400\_win (ktext)  
  
made event id 5 bits from qpp\_proc to the back of SC and changed csim dumps for the  
whole sc  
  
... #75 change 53400 edit on 2002/09/24 by mmantor@mmantor\_r400\_win (ktext)  
  
restructured the sc\_iter.v to skew outputs of sp and sq/sx and put fifo in for sq/sx  
delay, updated the busy logic along with the delay for sp buffer decrement and new sp  
buffer management currently limited to two buffer usage and new signal to the sq for  
vism arbiter to wait until sp ij buffers have data.  
  
... #74 change 53121 edit on 2002/09/23 by donaldl@fl\_donaldl\_p4 (ktext)  
  
Removed top level muxing of real-time stream data.  
  
... #73 change 53080 edit on 2002/09/23 by donaldl@fl\_donaldl\_p4 (ktext)  
  
Added support for real-time streams.  
  
... #72 change 52127 edit on 2002/09/17 by ctaylor@fl\_ctaylor\_r400\_dtwinn\_marlboro  
(ktext)  
  
Fix Viz Query State to be hooked up to qdpr\_proc  
  
... #71 change 51961 edit on 2002/09/17 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)  
  
Hook up detail mask context\_id input to qpp output (instead of qpp state lookup signal)  
Add some signal declarations to clean up compiler warnings

... #70 change 51712 edit on 2002/09/16 by donaldl@fl\_donaldl\_p4 (ktext)

Added write\_confirm logic.

... #69 change 51360 edit on 2002/09/13 by kmeekins@kmeekins\_r400\_win (ktext)

sc\_detail\_mask\_accum:

- added logic for determining context 0 and context 1 to 7 busy
- added three new I/O signals for teh busy logic

sc:

- connected new sc\_detail\_mask\_accum I/O to sc\_iter and sc\_qdpr\_proc

sc\_iter:

- or'ed in the sc\_detail\_mask\_accum busy signals to the pkr\_iter\_cntx0\_busy and the pkr\_iter\_cntx1to7\_busy signals
- added the sc\_detail\_mask\_accum busy signals to the I/O

... #68 change 51175 edit on 2002/09/12 by mmantor@mmantor\_r400\_win (ktext)

added state data for the implementation of xyface, centers, multipass pixel shaders.  
added delay for free buff signal and early sp\_pv\_cnt for sc to sq interface timing changes.

... #67 change 50797 edit on 2002/09/11 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)

Add viz\_query stuff to sc rtl

vq state data is driven with temps for now (regs don't seem to get loaded)

... #66 change 50714 edit on 2002/09/11 by mmantor@mmantor\_r400\_win (ktext)

added sc\_sample\_cntl from state block to iter and fixed a sensitivity list problem

... #65 change 50450 edit on 2002/09/10 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)

Fix signed/unsigned compare problem in coarse\_walker by making x/y\_curr values signed

Clean up stipple state

Fix stipple\_cnt and stipple\_ptr logic in coarse\_walker

Add second BB input to quadmask

... #64 change 50205 edit on 2002/09/09 by donaldl@fl\_donaldl\_p4 (ktext)

Added new scissor bounding box (ie. 2nd scissor x/y min/max values) and expanded bit widths for them and x/y current signals.

... #63 change 49023 edit on 2002/08/30 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)

Changes to sc RTL to get line stipple working

Should pass stipple tests as long as the line is not scissored

This coarse\_walker mc code uses the collapsible pipeline which fixes a bug,  
but probably does not meet timing

... #62 change 48736 edit on 2002/08/29 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)

Turn rcc trackers back on so we can debug z problems  
Connect z state select to cw\_state\_id  
Connect tilex/tiley inputs to z block to coarsewalker outputs  
Fix latency for tilex/tiley outputs  
Make quadmask mc match bvrl (latency = 3)

... #61 change 48708 edit on 2002/08/29 by kmeekins@kmeekins\_r400\_win (ktext)

Changed the state id for the z\_interp states to use the id from the quadmask and not  
the Z FIFO.

... #60 change 48608 edit on 2002/08/28 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)

Updates to sc RTL to get state/event/event\_id routed through qpp/pkr/iterator  
Adding line stipple to coarse\_walker.mc and quadmask.mc  
Change sc\_quadmask latency to 3

Z is still mismatching  
cliprect tests are broken again

... #59 change 48528 edit on 2002/08/28 by kmeekins@kmeekins\_r400\_win (ktext)

Removed max\_sample\_dist from getting passed into the tile fifo.

... #58 change 48524 edit on 2002/08/28 by kmeekins@kmeekins\_r400\_win (ktext)

Expanded dz/dx and dz/dy into the z\_interp.  
Added the quadcovered mask.

... #57 change 48502 edit on 2002/08/28 by donaldl@fl\_donaldl\_p4 (ktext)

1. Remove state\_id[2:0] and event\_id[3:0] from prim fifo.
2. Remove state\_id[2:0] from z fifo.
3. Pipe down state\_id[2:0], event, st\_max\_sample\_dist[3:0], x\_major from sc\_pipe to  
tile fifo.
4. Increase bit widths (ie. lsbs) of edge distances going from sc\_pipe to  
sc\_coarse\_walker to tile fifo.

... #56 change 47599 edit on 2002/08/22 by viviana@viviana\_crayola\_linux\_orl (ktext)

The ISV\_JSS\_SAMPLE\_SEL bus in sc.v was getting the st\_jss\_sample15 through st\_jss\_sample0  
3-bit busses from sample0 to sample 15. They were switched so that the 48 bit bus got  
the individual 3 bit busses from 15 down to 0. This was done to match the compare values  
from the C sim.

... #55 change 47126 edit on 2002/08/20 by kmeekins@kmeekins\_r400\_win (ktext)

Increased z\_min and z\_max bit widths from 14 to 18 bits each. The new format leading into the sc\_z\_interp is now s3.14 2's comp.

Added macros to define the bit positions of the PA to SC interface.

Connected z\_min, z\_max, and clipped\_prim in the test bench.

... #54 change 46867 edit on 2002/08/19 by donaldl@fl\_donaldl\_p4 (ktext)

Updated sc\_pipe (to match csim) --

1. derived x\_min, x\_max, y\_min, y\_max
2. Removed st\_max\_minus\_1. Not needed anymore.

... #53 change 46591 edit on 2002/08/16 by kmeekins@kmeekins\_r400\_win (ktext)

Added the changes to zmin and zmax for polyoffset.  
Decoding the state variable MSAA\_ENABLE and piping it to the RC.  
Adjusted the compare points on the z data bus.  
Expanded the covered signal to a 16 bit bus to handle the quad covered mask.

... #52 change 45387 edit on 2002/08/12 by rramsey@FL\_RAMSEY\_r400\_win (ktext)

1. Change sc\_sp dump to leave out lclk transfers to the sq
2. Remove temp drivers for cliprects in sc.v
3. Temp fix to coarse\_walker to only pop zfifo when a valid end\_of\_prim is leaving

... #51 change 45264 edit on 2002/08/09 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)

Clean up some code for multi-state tests

... #50 change 43702 edit on 2002/08/01 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)

Remove unused inputs from sc\_pipe instance

... #49 change 42515 edit on 2002/07/25 by mmantor@mmantor\_r400\_win (ktext)  
finished sample mask change for aa and 1 clk increase latency

... #48 change 42506 edit on 2002/07/25 by mmantor@mmantor\_r400\_win (ktext)  
added the latest baryc code and routed new state data

... #47 change 42469 edit on 2002/07/25 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)  
Hook up tilex/y mod3 signals to quadmask outputs

... #46 change 42142 edit on 2002/07/24 by donaldl@fl\_donaldl\_p4 (ktext)  
Created mem\_stub for Z fifo.

... #45 change 41950 edit on 2002/07/23 by rramsey@rramsey\_crayola\_unix\_orl (ktext)  
Add xmajor to sc\_quadmask and connect it to qpp inputs

... #44 change 41821 edit on 2002/07/22 by mmantor@mmantor\_r400\_win (ktext)  
\* added pipe stages in sc\_qdpr\_proc and sc\_iter for increased latency of module compiler code.  
\* switch interconnect between samplemask and barc logic to be sample\_id's instead of offsets  
\* connected lod\_correct values completely  
\* connected new state data  
\* rewired sc\_sq interface and widened to handle larger lod\_correct terms  
\*misc test bench and signal connections through the sc

... #43 change 41610 edit on 2002/07/19 by donaldl@fl\_donaldl\_p4 (ktext)  
Added fanned out pipe\_freeze\_b\_dly to go directly to prim fifo write enable.

... #42 change 40920 edit on 2002/07/16 by donaldl@fl\_donaldl\_p4 (ktext)  
Added support for Z functions.

... #41 change 40548 edit on 2002/07/15 by mmantor@mmantor\_r400\_win (ktext)  
added rb\_id and split though the sc and fixed some bugs associated with it. Renamed all RC\_SC\_heir\_xx signals to RC\_SC\_hier\_xxx

... #40 change 39965 edit on 2002/07/12 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)  
Update sc rtl to work with new block file defs  
Clean up sc Makefile

... #39 change 39493 edit on 2002/07/10 by grayc@grayc\_r400\_win (ktext)  
missed one signal in interface\_regs block :-(  
... #38 change 38969 edit on 2002/07/09 by grayc@grayc\_r400\_win (ktext)  
fixed port connections  
... #37 change 38922 edit on 2002/07/08 by grayc@grayc\_r400\_win (ktext)  
moved most top level registers into a block sc\_interface\_regs  
... #36 change 36233 edit on 2002/06/25 by mmantor@mmantor\_r400\_win (ktext)  
first full pass at the sc\_busy is done.  
... #35 change 36227 edit on 2002/06/25 by donaldl@fl\_donaldl\_p4 (ktext)  
Cleaned up anti-alias state variable names.  
... #34 change 36193 edit on 2002/06/25 by donaldl@fl\_donaldl\_p4 (ktext)  
Changed signal names on input busy signals from pkr\_iter to sc\_stage\_reg.  
... #33 change 36148 edit on 2002/06/25 by mmantor@mmantor\_r400\_win (ktext)  
adding the sc busy determination logic, there will be an update  
... #32 change 35920 edit on 2002/06/24 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)  
  
Reformat sc\_sx dump for rb\_id/split/tilex/tiley change  
Change sc\_primfifo to use memory based fifo and modify qpp to  
remove a reg stage and pop the fifo one clk later  
Add cntx0\_dec and cntx17\_dec signals to qpp for front-pipe  
busy count decrementing  
Add RC\_SC\_rb\_id and RC\_SC\_split signals to sc top and pipe  
those sigs all the way to the qpp outputs  
Update sc\_sx tracker to handle new emu dump file format  
rb\_id and split are not being compared yet since RC drivers  
are not in RTL yet  
  
... #31 change 35836 edit on 2002/06/24 by mmantor@mmantor\_r400\_win (ktext)  
  
added pkr busy signals  
  
... #30 change 35649 edit on 2002/06/21 by donaldl@fl\_donaldl\_p4 (ktext)



Added initial logic support for context0 and context1to7 busy signals.

... #29 change 34331 edit on 2002/06/15 by donaldl@fl\_donaldl\_p4 (ktext)

Clear the valid signal from sc\_coarse\_dly during SRST.

... #28 change 33628 edit on 2002/06/12 by mmantor@mmantor\_r400\_win (ktext)

got sc to sp interface working in the sc

... #27 change 33369 edit on 2002/06/11 by donaldl@fl\_donaldl\_p4 (ktext)

Added iterator block (ie. sc\_iter).

... #26 change 33104 edit on 2002/06/10 by donaldl@fl\_donaldl\_p4 (ktext)

Registered RC\_SC\_HEIR\_MASK, RC\_SC\_HEIR\_SEND, and SC\_RC\_HEIR\_RTR using ati\_dff flops.

... #25 change 32993 edit on 2002/06/10 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)

This time really remove unused state inputs

... #24 change 32985 edit on 2002/06/10 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)

Add aa\_mask to sc\_rbiu decode and sc\_state block  
Add state index selects for qdpr\_proc and iterator blocks  
Fix problem with testbench rc\_sc driver  
Remove temp state inputs from sc.v

... #23 change 32891 edit on 2002/06/10 by donaldl@fl\_donaldl\_p4 (ktext)

Changed for state variables .o work with rbiu

... #22 change 32699 edit on 2002/06/07 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)

Add rc\_sc inputs and sc\_rc trackers to tb\_sc  
Add out\_compare.v and ../tb\_sc\_qdpr\_proc/out\_compare.v to tb\_sc and sc Makefile  
Correct clk and rst inputs to usc\_qdpr\_proc in sc.v

... #21 change 32511 edit on 2002/06/06 by donaldl@fl\_donaldl\_p4 (ktext)

Merge with latest version

... #20 change 32497 edit on 2002/06/06 by mmantor@mmantor\_r400\_win (ktext)

updated for packer changes and gc level compile

... #19 change 32460 edit on 2002/06/06 by mmantor@mmantor\_r400\_win (ktext)

updated top level for gc integration issues and to work with latest packer

... #18 change 32082 edit on 2002/06/05 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)

Updates to sc rtl  
Remove oQPP\_Q0\_VALID and oQPP\_Q1\_VALID from sc\_qdpr\_proc.v  
Add event flag to primitive fifo  
Update sc\_qdpr\_proc testbench

... #17 change 31964 edit on 2002/06/05 by mmantor@mmantor\_r400\_win (ktext)

added initial sc\_packer code to the sc.v and a test bench for it

... #16 change 31924 edit on 2002/06/05 by donaldl@fl\_donaldl\_p4 (ktext)

Corrected some bit width signals while instantiating.

... #15 change 31807 edit on 2002/06/04 by donaldl@fl\_donaldl\_p4 (ktext)

Added sc\_coarse\_dly

... #14 change 31702 edit on 2002/06/04 by rramsey@rrhome\_r400\_win (ktext)

Change sc\_quad\_select instance to sc\_qdpr\_proc and add associated signals  
Add sc\_qdpr\_proc to Makefile

... #13 change 31317 edit on 2002/06/01 by donaldl@fl\_donaldl\_p4 (ktext)

Removed sc\_busy

... #12 change 30808 edit on 2002/05/30 by rramsey@RRAMSEY\_P4\_r400\_win (ktext)

adding sc\_quad\_select rtl, and updating sc.v to include it

... #11 change 28521 edit on 2002/05/16 by donaldl@fl\_donaldl\_p4 (ktext)

Fixed errors when loading in vsim

... #10 change 28391 edit on 2002/05/16 by donaldl@fl\_donaldl\_p4 (ktext)

Added first cut of rbbm interface and state variables.

... #9 change 27740 edit on 2002/05/13 by donaldl@fl\_donaldl\_p4 (ktext)

Instantiated sc\_stage\_reg unit, primitive fifo, Z fifo, and tile fifo.

... #8 change 27075 edit on 2002/05/08 by donaldl@fl\_donaldl\_p4 (ktext)

Added changes to clk gating logic. Added null prim input to sc\_pipe.

... #7 change 25866 edit on 2002/05/01 by donald1@fl\_donald1\_p4 (ktext)

Instantiated sc\_pipe, sc\_coarse\_walker, & sc\_quadmask blocks.

... #6 change 25324 edit on 2002/04/29 by mmantor@mmantor\_r400\_win (ktext)

updated spec for PA\_SC\_su interface changes  
updated sc.v and created tb directories

... #5 change 23321 edit on 2002/04/15 by mmantor@mmantor\_r400\_win (ktext)

seperated some sc\_interp stuff for hardware modeling of output controllers

... #4 change 21452 edit on 2002/04/02 by mmantor@mmantor\_r400\_win (ktext)

removed sc\_rbbm\_nrtrtr

... #3 change 20769 edit on 2002/03/27 by mmantor@mmantor\_r400\_win (ktext)

updated for interface integration changes

... #2 change 20474 edit on 2002/03/26 by mmantor@mmantor\_r400\_win (ktext)

updated for spec changes

... #1 change 19542 add on 2002/03/18 by mmantor@mmantor\_r400\_win (ktext)

initial top level for the pa and sc verilog files

```
//depot/r400/devel/parts_lib/src/gfx/sq/ais/sq_ais_output.v
... #26 change 53800 edit on 2002/09/26 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- fixes for events flowing thru SQ
- cleared up issues with making individual vtx and pix thread buffers (and shared
thread_buff_cntl)
- fixed PV,PS bugs

... #25 change 50294 edit on 2002/09/09 by vromaker@vromaker_r400_linux_marlboro
(ktext)

update to write enables due to PV, PS cycle swap

... #24 change 50193 edit on 2002/09/09 by vromaker@vromaker_r400_linux_marlboro
(ktext)

updated kill_mask out to SX

... #23 change 50165 edit on 2002/09/09 by vromaker@vromaker_r400_linux_marlboro
(ktext)

fix for pc write one cycle early

... #22 change 49848 edit on 2002/09/05 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- added predicate, kill mask, pv/ps detection
- swapped PV and PS write gpr phase

... #21 change 48974 edit on 2002/08/30 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- needed to drive acfs_reading one cycle earlier for ACFS IS read
- updated/added new SQ_SP instruction interface

... #20 change 48558 edit on 2002/08/28 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- fix for out-of-order thread processing: the 2 alu ctl flow sequencers
now share one instr store read slot instead of alternating between two
different slots (which allowed one to get ahead of the other)
- thread counts from VISM and PISM to ais_output added at SQ level

... #19 change 48384 edit on 2002/08/27 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- updates for ptr_buff/pism to align quad mask correctly
```

- additions for thread\_count

... #18 change 48164 edit on 2002/08/26 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- fixes for individual macc write enables

- added the prev\_pos\_alloc inputs to the status regs (and logic to generate them in the tread buffer)

... #17 change 46251 edit on 2002/08/15 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates for pop/winner\_ack status reg conflict

... #16 change 41217 edit on 2002/07/18 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- fixes for sq-sx export

... #15 change 40937 edit on 2002/07/16 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- added alu\_instr\_pending status bit

- added new SQ\_SX\_exp and SQ\_SX\_free interfaces (free is not functional)

... #14 change 40686 edit on 2002/07/15 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

- updated decode for exports to be the same as in the AIQ: this fixes extraneous GPR writes

... #13 change 34539 edit on 2002/06/17 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

temp hack to param cache write addr and enable to move them out 1 cycle

... #12 change 34083 edit on 2002/06/14 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

sending correct export address in SP instruction

... #11 change 33940 edit on 2002/06/13 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

many updates... some v2k removal

... #10 change 33554 edit on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

moved gpr\_rd\_en one cycle earlier for srcA

... #9 change 33536 edit on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

sending srcA gpr read addr one cycle earlier

... #8 change 32898 edit on 2002/06/10 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

fixed sq-sp gpr\_rd\_en; changed "state" to "context\_id" in instr pipes

... #7 change 32275 edit on 2002/06/06 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updated tex instr const\_index field to the new format

... #6 change 30816 edit on 2002/05/30 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

fixed blocking assignment on SQ\_SP\_gpr\_wr\_en

... #5 change 30562 edit on 2002/05/29 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

fixed input\_sel output

... #4 change 30559 edit on 2002/05/29 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

connected the gpr input mux sel

... #3 change 27050 edit on 2002/05/08 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #2 change 26726 edit on 2002/05/07 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

submitting all...

... #1 change 23514 add on 2002/04/16 by vromaker@vromaker\_r400\_sun\_marlboro (ktext)

updating with latest versions

```
//depot/r400/devel/parts_lib/src/gfx/sq/ca/sq_thread_arb.v
... #24 change 53375 edit on 2002/09/24 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- fixes for moving event thru the SQ
- fixes for dealloc, and state_diff in thread buffers

... #23 change 48558 edit on 2002/08/28 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- fix for out-of-order thread processing: the 2 alu ctl flow sequencers
  now share one instr store read slot instead of alternating between two
  different slots (which allowed one to get ahead of the other)
- thread counts from VISM and PISM to ais_output added at SQ level

... #22 change 46517 edit on 2002/08/16 by vromaker@vromaker_r400_linux_marlboro
(ktext)

fixed thread read state machine typo

... #21 change 46251 edit on 2002/08/15 by vromaker@vromaker_r400_linux_marlboro
(ktext)

updates for pop/winner_ack status reg conflict

... #20 change 44548 edit on 2002/08/06 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- status register shift connection bug fixed

... #19 change 43237 edit on 2002/07/30 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- temp fix to ptr buff to delay free_buff to SC
- comments in thread arb
- re-enabled alu interleaving

... #18 change 42996 edit on 2002/07/29 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- fixed priority encoders (was reversed)

... #17 change 41831 edit on 2002/07/22 by dougd@dougd_r400_linux_marlboro (ktext)

added `include "../misc/sq_defs.v"

... #16 change 40937 edit on 2002/07/16 by vromaker@vromaker_r400_linux_marlboro
(ktext)
```

- added alu\_instr\_pending status bit  
- added new SQ\_SX\_exp and SQ\_SX\_free interfaces (free is not functional)

... #15 change 39972 edit on 2002/07/12 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

fixes for 2 pixel vectors

... #14 change 39731 edit on 2002/07/11 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

fixes for 2 pix vectors

... #13 change 34969 edit on 2002/06/19 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

fix for CFI fetch (alloc had to update CFI ptr); added a few busy signals

... #12 change 33615 edit on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

misc updates... alu\_req logic updated in sq\_status\_reg

... #11 change 33492 edit on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

various updates - instr start asserted to SP

... #10 change 32898 edit on 2002/06/10 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

fixed sq-sp gpr\_rd\_en; changed "state" to "context\_id" in instr pipes

... #9 change 32472 edit on 2002/06/06 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

thread buff - arb interface updates

... #8 change 31693 edit on 2002/06/04 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #7 change 31621 edit on 2002/06/03 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #6 change 31586 edit on 2002/06/03 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)



updates

... #5 change 31361 edit on 2002/06/02 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #4 change 31279 edit on 2002/05/31 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #3 change 30971 edit on 2002/05/30 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #2 change 29767 edit on 2002/05/23 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

updates

... #1 change 28916 add on 2002/05/17 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)

new sq files for clause-less state management : initial, not complete, versions

//depot/r400/devel/parts\_lib/src/gfx/sp/vector/sp\_vector.v  
... #11 change 54226 edit on 2002/09/29 by askende@askende\_r400\_linux\_marlboro (ktext)  
  
fixing width mismatches warnings out of bcons on some of the top level IOs  
  
... #10 change 53986 edit on 2002/09/26 by askende@askende\_r400\_linux\_marlboro (ktext)  
  
1.add the scalar SUB opcode  
    2. replaced one of the skid\_buff\_top fifos with an ati\_fifo\_top instance  
  
... #9 change 53874 edit on 2002/09/26 by askende@askende\_r400\_linux\_marlboro (ktext)  
  
fixed a "logic timing" problem related to Scalar Result write-back path into GPRs  
  
... #8 change 52508 edit on 2002/09/19 by askende@askende\_r400\_sun\_marlboro (ktext)  
  
changes:  
  
1. corrected an overflow condition in the multiply logic of the interpolators  
2. rewrote the gpr write-back path logic for the scalar results  
  
... #7 change 52052 edit on 2002/09/17 by askende@askende\_r400\_sun\_marlboro (ktext)  
  
changes to :  
  
1. interpolators to handle sub-norm ij values.  
2. scalar engine result back to GPRs.  
3. gc.tree regarding the tp\_sp\_valid signals.  
  
... #6 change 51440 edit on 2002/09/13 by askende@askende\_r400\_sun\_marlboro (ktext)  
  
changes:  
  
1.fixed overflow detection logic in macc32  
2. fixed RECIP and RECIP\_SQRT logic in scalar\_lut  
3. replaced gpr\_cmask = 0xf with the value driven by SQ  
  
... #5 change 49872 edit on 2002/09/05 by askende@askende\_r400\_sun\_marlboro (ktext)  
  
changes related to syntax and new instruction interface  
  
... #4 change 48978 edit on 2002/08/30 by askende@askende\_r400\_sun\_marlboro (ktext)  
  
checking in changes related to the new instruction interface  
  
... #3 change 47863 edit on 2002/08/23 by askende@askende\_r400\_sun\_marlboro (ktext)  
  
added sq\_sp\_gpr\_wr\_ena signal for all the phases of a vector unit.

... #2 change 46373 edit on 2002/08/15 by askende@askende\_r400\_sun\_marlboro (ktext)  
renamed some of the modules

... #1 change 46348 add on 2002/08/15 by askende@askende\_r400\_sun\_marlboro (ktext)  
this check in is related to renaming some of the files to sp\_\*  
  
//depot/r400/devel/parts\_lib/src/gfx/sp/vector/vector.v  
... #19 change 46373 delete on 2002/08/15 by askende@askende\_r400\_sun\_marlboro (ktext)  
renamed some of the modules

... #18 change 42463 edit on 2002/07/25 by askende@askende\_r400\_sun\_marlboro (ktext)  
maybe a syntax problem with [0:0] input declaration

... #17 change 41109 edit on 2002/07/17 by askende@askende\_r400\_sun\_marlboro (ktext)  
top level changes driven by the changes in related to SQ-SX export  
allocation/deallocation interface.

... #16 change 36075 edit on 2002/06/25 by askende@askende\_r400\_sun\_marlboro (ktext)  
three bug fixes:

1. vector.v  
gpr\_cmask is daizy\_chained from one macc\_gpr to the other
2. export\_buffers.v  
mem\_we is used instead of the registered version of it.

... #15 change 34222 edit on 2002/06/14 by askende@askende\_r400\_sun\_marlboro (ktext)  
at this point the PA block gets the valid position data

... #14 change 33393 edit on 2002/06/11 by askende@askende\_r400\_sun\_marlboro (ktext)  
fixed a bug related to gpr\_wr\_ena control signal generation.

... #13 change 33346 edit on 2002/06/11 by askende@askende\_r400\_sun\_marlboro (ktext)  
added a top level signal called TP\_SP\_data\_valid which propagate all the way down to  
vector.v

... #12 change 33157 edit on 2002/06/11 by askende@askende\_r400\_sun\_marlboro (ktext)  
added the masking logic for the GPR write path

... #11 change 31724 integrate on 2002/06/04 by askende@askende\_r400\_sun\_marlboro (ktext)

changes at the top level

1. adding sp\_sx\_exp\_dest port to sp.v
2. connecting the sp\_tp\_fetch\_addr ports at the top level
3. changing the sp\_sx\_exp\_dest port from 7 bits to 6 bits in sx.v

... .. copy from  
//depot/r400/branches/devel\_askende\_branch/parts\_lib/src/gfx/sp/vector/vector.v#4  
... #10 change 31584 integrate on 2002/06/03 by askende@askende\_r400\_sun\_marlboro (ktext)

intergrating

... .. copy from  
//depot/r400/branches/devel\_askende\_branch/parts\_lib/src/gfx/sp/vector/vector.v#3  
... #9 change 31296 integrate on 2002/05/31 by askende@askende\_r400\_sun\_marlboro (ktext)

changes to signal naming

... .. copy from  
//depot/r400/branches/devel\_askende\_branch/parts\_lib/src/gfx/sp/vector/vector.v#2  
... #8 change 28947 edit on 2002/05/17 by askende@askende\_r400\_sun\_marlboro (ktext)

1. modified the top level sp.v file.
2. exposed the texture fetch path all the way from macc\_gpr to sp.v.
3. modified and tested the interp\_ctl.v ...the ij buffer control logic.
4. replaced the dum\_mem\_p2 with virage rtl behavioral model.

... #7 change 26985 edit on 2002/05/08 by askende@askende\_r400\_sun\_marlboro (ktext)

latest top level as well as some changes regarding clock/reset signal naming

... #6 change 17964 edit on 2002/03/07 by askende@askende\_r400\_sun\_marlboro (ktext)

backing up changes

... #5 change 17602 edit on 2002/03/05 by askende@askende\_r400\_sun\_marlboro (ktext)

intergrated the scalar unit with the vector unit module

... #4 change 16541 edit on 2002/02/25 by askende@askende\_r400\_sun\_marlboro (ktext)

new revision of the shader pipe logic.

renamed some of the signals throughout the hierarchy.

... #3 change 14458 edit on 2002/02/01 by askende@askende\_r400\_sun\_marlboro (ktext)

backing up code changes

... #2 change 14314 edit on 2002/01/31 by askende@andi\_r400 (ktext)

saving the changes so I can reconfigure my devel\_askende area

... #1 change 14288 add on 2002/01/30 by askende@andi\_r400 (ktext)

first time checked in

//depot/r400/devel/parts\_lib/src/gfx/sp/vector/vector.v

... #19 change 46373 delete on 2002/08/15 by askende@askende\_r400\_sun\_marlboro (ktext)

renamed some of the modules

... #18 change 42463 edit on 2002/07/25 by askende@askende\_r400\_sun\_marlboro (ktext)

maybe a syntax problem with [0:0] input declaration

... #17 change 41109 edit on 2002/07/17 by askende@askende\_r400\_sun\_marlboro (ktext)

top level changes driven by the changes in related to SQ-SX export allocation/deallocation interface.

... #16 change 36075 edit on 2002/06/25 by askende@askende\_r400\_sun\_marlboro (ktext)

three bug fixes:

1. vector.v  
gpr\_cmask is daizy\_chained from one macc\_gpr to the other
- 2.export\_buffers.v  
mem\_we is used instead of the registered version of it.

... #15 change 34222 edit on 2002/06/14 by askende@askende\_r400\_sun\_marlboro (ktext)

at this point the PA block gets the valid position data

... #14 change 33393 edit on 2002/06/11 by askende@askende\_r400\_sun\_marlboro (ktext)

fixed a bug related to gpr\_wr\_ena control signal generation.

... #13 change 33346 edit on 2002/06/11 by askende@askende\_r400\_sun\_marlboro (ktext)

added a top level signal called TP\_SP\_data\_valid which propagate all the way down to

vector.v

... #12 change 33157 edit on 2002/06/11 by askende@askende\_r400\_sun\_marlboro (ktext)

added the masking logic for the GPR write path

... #11 change 31724 integrate on 2002/06/04 by askende@askende\_r400\_sun\_marlboro (ktext)

changes at the top level

1. adding sp\_sx\_exp\_dest port to sp.v
2. connecting the sp\_tp\_fetch\_addr ports at the top level
3. changing the sp\_sx\_exp\_dest port from 7 bits to 6 bits in sx.v

... .. copy from  
//depot/r400/branches/devel\_askende\_branch/parts\_lib/src/gfx/sp/vector/vector.v#4

... #10 change 31584 integrate on 2002/06/03 by askende@askende\_r400\_sun\_marlboro (ktext)

intergrating

... .. copy from  
//depot/r400/branches/devel\_askende\_branch/parts\_lib/src/gfx/sp/vector/vector.v#3

... #9 change 31296 integrate on 2002/05/31 by askende@askende\_r400\_sun\_marlboro (ktext)

changes to signal naming

... .. copy from  
//depot/r400/branches/devel\_askende\_branch/parts\_lib/src/gfx/sp/vector/vector.v#2

... #8 change 28947 edit on 2002/05/17 by askende@askende\_r400\_sun\_marlboro (ktext)

1. modified the top level sp.v file.
2. exposed the texture fetch path all the way from macc\_gpr to sp.v.
3. modified and tested the interp\_ctl.v ...the ij buffer control logic.
4. replaced the dum\_mem\_p2 with virage rtl behavioral model.

... #7 change 26985 edit on 2002/05/08 by askende@askende\_r400\_sun\_marlboro (ktext)

latest top level as well as some changes regarding clock/reset signal naming

... #6 change 17964 edit on 2002/03/07 by askende@askende\_r400\_sun\_marlboro (ktext)

backing up changes

... #5 change 17602 edit on 2002/03/05 by askende@askende\_r400\_sun\_marlboro (ktext)

intergrated the scalar unit with the vector unit module

... #4 change 16541 edit on 2002/02/25 by askende@askende\_r400\_sun\_marlboro (ktext)

new revision of the shader pipe logic.

renamed some of the signals throughout the hierarchy.

... #3 change 14458 edit on 2002/02/01 by askende@askende\_r400\_sun\_marlboro (ktext)

backing up code changes

... #2 change 14314 edit on 2002/01/31 by askende@andi\_r400 (ktext)

saving the changes so I can reconfigure my devel\_askende area

... #1 change 14288 add on 2002/01/30 by askende@andi\_r400 (ktext)

first time checked in

```
//depot/r400/devel/parts_lib/src/gfx/sq/ss/sq_pix_thread_buff.v
... #4 change 54201 edit on 2002/09/28 by dougd@dougd_r400_linux_marlboro (ktext)

corrected the `defines in the parameter list of the instantiation of
sq_thread_buff_cntl from those for "vtx" to those for "pix"

... #3 change 53800 edit on 2002/09/26 by vromaker@vromaker_r400_linux_marlboro (ktext)

- fixes for events flowing thru SQ
- cleared up issues with making individual vtx and pix thread buffers (and shared
thread_buff_cntl)
- fixed FV,PS bugs

... #2 change 53376 edit on 2002/09/24 by dougd@dougd_r400_linux_marlboro (ktext)

removed redundant declaration that caused synopsys compile error

... #1 change 53039 add on 2002/09/23 by dougd@dougd_r400_linux_marlboro (ktext)

new modules to increase size of pixel thread buffer
```



```
//depot/r400/devel/parts_lib/src/gfx/sx/sx_parameter_caches.v
... #1 change 53452 add on 2002/09/24 by askende@askende_r400_linux_marlboro (ktext)

adding new files after having renamed existing ones
    with sx_*
```

```
//depot/r400/devel/parts_lib/src/gfx/sx/sx_export_control.v
... #4 change 54226 edit on 2002/09/29 by askende@askende_r400_linux_marlboro (ktext)

fixing width mismatches warnings out of bcons on some of the top level IOs

... #3 change 53986 edit on 2002/09/26 by askende@askende_r400_linux_marlboro (ktext)

1.add the scalar SUB opcode
    2. replaced one of the skid_buff_top fifos with an ati_fifo_top instance

... #2 change 53486 edit on 2002/09/24 by askende@askende_r400_linux_marlboro (ktext)

    renaming files to sx_<file_name>

... #1 change 53452 add on 2002/09/24 by askende@askende_r400_linux_marlboro (ktext)

adding new files after having renamed existing ones
    with sx_*
```

```
//depot/r400/devel/parts_lib/src/gfx/sq/misc/sq_export_alloc.v
... #16 change 50806 edit on 2002/09/11 by vromaker@vromaker_r400_linux_marlboro
(ktext)

fixes for bug326 and 329 - tests still fail, but for different reasons

... #15 change 46629 edit on 2002/08/16 by vromaker@vromaker_r400_linux_marlboro
(ktext)

more fixes for alloc size

... #14 change 46574 edit on 2002/08/16 by vromaker@vromaker_r400_linux_marlboro
(ktext)

fix for SQ_SX_export_id (was connected to wrong signal)

... #13 change 44314 edit on 2002/08/05 by vromaker@vromaker_r400_linux_marlboro
(ktext)

more delay for free_done

... #12 change 44294 edit on 2002/08/05 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- 3 cycle delay added for free_done
- port width fixes

... #11 change 44010 edit on 2002/08/02 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- multi pixel vector fixes
- VISM fixed for 32 vertex test

... #10 change 41326 edit on 2002/07/18 by vromaker@vromaker_r400_linux_marlboro
(ktext)

- corrected exp_type for pix w/o z
- fixed cfs_export_id_q to load global_export_id_q only when allocating
- or'd more signals together in TIF to get a solid busy output

... #9 change 41217 edit on 2002/07/18 by vromaker@vromaker_r400_linux_marlboro (ktext)

- fixes for sq-sx export

... #8 change 40937 edit on 2002/07/16 by vromaker@vromaker_r400_linux_marlboro (ktext)

- added alu_instr_pending status bit
- added new SQ_SX_exp and SQ_SX_free interfaces (free is not functional)
```

... #7 change 34969 edit on 2002/06/19 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
fix for CFI fetch (alloc had to update CFI ptr); added a few busy signals

... #6 change 34083 edit on 2002/06/14 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
sending correct export address in SP instruction

... #5 change 33977 edit on 2002/06/13 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
changed polarity of exp\_pix

... #4 change 33940 edit on 2002/06/13 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
many updates... some v2k removal

... #3 change 33615 edit on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
misc updates... alu\_req logic updated in sq\_status\_reg

... #2 change 33492 edit on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
various updates - instr start asserted to SP

... #1 change 33233 add on 2002/06/11 by vromaker@vromaker\_r400\_linux\_marlboro (ktext)  
SX exp added; tgt instr cnt from CFS to TIF fixed; alloc stuff added

```
//depot/r400/devel/parts_lib/src/gfx/sx/sx_param_cache_ctl.v
... #2 change 53483 edit on 2002/09/24 by askende@askende_r400_linux_marlboro (ktext)

renamed the .ctmc files by adding the sx prefix

... #1 change 53452 add on 2002/09/24 by askende@askende_r400_linux_marlboro (ktext)

adding new files after having renamed existing ones
    with sx_*
```

//depot/r400/devel/parts\_lib/src/gfx/pa/pa.v  
... #77 change 54077 edit on 2002/09/27 by dclifton@dclifton\_r400 (ktext)  
  
Added read-back capability to pa\_ag and updated tbmod\_rbbm\_pa to check any reads.  
  
... #76 change 54008 edit on 2002/09/27 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
Eliminate separate primic\_event fifo.  
  
Rename primic\_state fifo to vgt\_to\_clips.  
  
Add null\_prim to vgt p bus.  
  
Fix state select bug in pa\_cl\_vert\_store\_nopos.  
  
Fix fifo depths to match csim.  
  
Remade tbmod\_vgttclip from scratch.  
  
... #75 change 51484 edit on 2002/09/13 by dclifton@dclifton\_r400 (ktext)  
  
Increased width of event\_id to 5 bits  
  
... #74 change 51432 edit on 2002/09/13 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
increased event id through clipper from 4 to 5 bits  
  
... #73 change 51103 edit on 2002/09/12 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
fixed two drivers on one signal  
  
... #72 change 51089 edit on 2002/09/12 by dclifton@dclifton\_r400 (ktext)  
  
Fixed a bunch of leda errors  
  
... #71 change 50770 edit on 2002/09/11 by dclifton@dclifton\_r400 (ktext)  
  
Fixed lint warnings, added vte\_busy to pa\_rbbm\_busy output  
  
... #70 change 49945 edit on 2002/09/06 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
removed unused bit from clip\_to\_arb bus  
  
... #69 change 49612 edit on 2002/09/05 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
added two more inputs into the generation of the clipper\_busy signal:  
  
current\_state\_empty from the clipper state machine, and

sx\_pending\_fifo\_empty, from the shader export interface module.

... #68 change 49269 edit on 2002/09/03 by bhankins@fl\_bhankins\_r400\_win (ktext)

replace vgt\_to\_clips fifo with primic\_element\_fifo and primic\_state\_fifo.

... #67 change 48492 edit on 2002/08/28 by bhankins@fl\_bhankins\_r400\_win (ktext)

changed state variable index used by vert\_store from that coming from ccg to that coming from primic interface, and removed state\_var\_indx from ccg to clip interface.

... #66 change 48390 edit on 2002/08/27 by dclifton@dclifton\_r400 (ktext)

Fixed test bench and I/O for active high CG\_PA\_pm\_en

... #65 change 48356 edit on 2002/08/27 by bhankins@fl\_bhankins\_r400\_win (ktext)

rename vgt p bus null\_prim signal to event\_flag

... #64 change 48348 edit on 2002/08/27 by sallen@sallen\_r400\_lin\_marlboro (ktext)

update \_pm\_enb to use positive sense of clock

... #63 change 48209 edit on 2002/08/27 by bhankins@fl\_bhankins\_r400\_win (ktext)

removed commented line.

... #62 change 44956 edit on 2002/08/08 by bhankins@fl\_bhankins\_r400\_win (ktext)

implement latest changes - nan discard, bad pipe support, and state

based point size during ucp clipping.

... #61 change 44885 edit on 2002/08/08 by dclifton@dclifton\_r400 (ktext)

Widened zmin/zmax to allow clamp -8 to +8, forced backfacing to zero for normal lines and points.

... #60 change 44078 edit on 2002/08/02 by dclifton@dclifton\_r400 (ktext)

Deleting unused i/o between blocks.

... #59 change 43725 edit on 2002/08/01 by bhankins@fl\_bhankins\_r400\_win (ktext)

fixed some synopsys warnings

... #58 change 43657 edit on 2002/08/01 by bhankins@fl\_bhankins\_r400\_win (ktext)

separate position and point size write addresses

... #57 change 43338 edit on 2002/07/31 by bhankins@fl\_bhankins\_r400\_win (ktext)

removed provoking\_vertex output from pa\_clipper.v

... #56 change 43304 edit on 2002/07/31 by bhankins@fl\_bhankins\_r400\_win (ktext)

increased pa s-bus input prim\_type from 3 to 4 bits

... #55 change 42412 edit on 2002/07/25 by dclifton@dclifton\_r400 (ktext)

Removed reset from pa\_rbiu

... #54 change 42317 edit on 2002/07/25 by bhankins@fl\_bhankins\_r400\_win (ktext)

use point (not position) address, for writing to point and position memories, since it is updated last.

... #53 change 42205 edit on 2002/07/24 by bhankins@fl\_bhankins\_r400\_win (ktext)

1. move event input from p to s bus
2. add in event and event\_id
3. start to add in point size logic. still has bugs.

... #52 change 42161 edit on 2002/07/24 by bhankins@fl\_bhankins\_r400\_win (ktext)

added logic for clipper read access to point size memory

... #51 change 40996 edit on 2002/07/17 by dclifton@dclifton\_r400 (ktext)

Replace updated version of pa\_cl\_ve.bvrl, reverted pa to use lower case I/O names in pa\_cl\_ve

... #50 change 40974 edit on 2002/07/17 by bhankins@fl\_bhankins\_r400\_win (ktext)

change to match pa\_cl\_ve i/o signal names

... #49 change 40037 edit on 2002/07/12 by dclifton@dclifton\_r400 (ktext)

Delete several unused signals

... #48 change 39973 edit on 2002/07/12 by dclifton@dclifton\_r400 (ktext)

First check-in of new state variable design.



... #47 change 39499 edit on 2002/07/10 by dclifton@dclifton\_r400 (ktext)

Updates for Z precision and provoking vtx changes

... #46 change 39026 edit on 2002/07/09 by bhankins@fl\_bhankins\_r400\_win (ktext)

cleanup baryc-su i/f, and add ability to get point size from ag.

... #45 change 38665 edit on 2002/07/08 by bhankins@fl\_bhankins\_r400\_win (ktext)

add separate cl/su baryc i/f

... #44 change 38651 edit on 2002/07/08 by bhankins@fl\_bhankins\_r400\_win (ktext)

add separate baryc i/f to su

... #43 change 36790 edit on 2002/06/27 by bhankins@fl\_bhankins\_r400\_win (ktext)

fix rtrs to vgt

... #42 change 36710 edit on 2002/06/27 by bhankins@fl\_bhankins\_r400\_win (ktext)

wire in pa\_cl\_rei

... #41 change 35740 edit on 2002/06/24 by bhankins@fl\_bhankins\_r400\_win (ktext)

used the right flop for busy signal

... #40 change 35556 edit on 2002/06/21 by bhankins@fl\_bhankins\_r400\_win (ktext)

put some more logic behind PA\_RBBM\_busy to include clipper and

input and output dff's.

... #39 change 35095 edit on 2002/06/20 by bhankins@fl\_bhankins\_r400\_win (ktext)

started to add event signal into pa. for now it pretty much passes through from vgt through l-clk clipper to su.

... #38 change 33578 edit on 2002/06/12 by dclifton@dclifton\_r400 (ktext)

Added new clipper/su baryc interface to SU, added VGT draw initiator state variable for SU

... #37 change 33525 edit on 2002/06/12 by bhankins@fl\_bhankins\_r400\_win (ktext)

update shader export interface, clip code generator and

clipper to match csim ccgen.cpp and clip.cpp

changelist #33001

... #36 change 32552 edit on 2002/06/07 by bhankins@fl\_bhankins\_r400\_win (ktext)

changed prim\_type to 3 bits

... #35 change 32397 edit on 2002/06/06 by dclifton@dclifton\_r400 (ktext)

Changed all internal signals in pa.v to lower case, carried change down into SU, VTE, and VE

... #34 change 32279 edit on 2002/06/06 by dclifton@dclifton\_r400 (ktext)

Connected up some rcpeng signals

... #33 change 32148 edit on 2002/06/05 by dclifton@dclifton\_r400 (ktext)

Connecting outputs of PA\_SX

... #32 change 32129 edit on 2002/06/05 by dclifton@dclifton\_r400 (ktext)

Fixed pa\_sx output register connections

... #31 change 31962 edit on 2002/06/05 by dclifton@dclifton\_r400 (ktext)

Connected up su\_busy to PA\_RBBM\_busy and deleted PA\_RBBM\_ntrrtr from pa (tie hi at rbbm)

... #30 change 31922 edit on 2002/06/05 by bhankins@fl\_bhankins\_r400\_win (ktext)

increased deallocate\_slot to three bits

... #29 change 31871 edit on 2002/06/04 by dclifton@dclifton\_r400 (ktext)

connected up pa\_rbbm\_busy with su\_busy

... #28 change 31744 edit on 2002/06/04 by dclifton@dclifton\_r400 (ktext)

Updates to get rid of unknowns

... #27 change 31615 edit on 2002/06/03 by dclifton@dclifton\_r400 (ktext)

Debugging--intermediate check in

... #26 change 31578 edit on 2002/06/03 by dclifton@dclifton\_r400 (ktext)

Widened pa\_su\_cntl bus, temp fixed clip\_su\_dealloc\_slot and ove\_waddr mismatch.

... #25 change 31459 edit on 2002/06/03 by grayc@grayc\_r400\_win (ktext)

updates for integration

... #24 change 29913 edit on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win (ktext)

updates

... #23 change 29831 edit on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win (ktext)

misc wiring fixes

... #22 change 29705 edit on 2002/05/23 by fhsien@fhsien\_r400\_unix\_marlboro (ktext)

Update pa.v for GC core

... #21 change 29699 edit on 2002/05/23 by dclifton@dclifton\_r400 (ktext)

Updated vte interface with lowercase names

... #20 change 29652 edit on 2002/05/23 by bhankins@fl\_bhankins\_r400\_win (ktext)

minor mod to state interfaces of pa\_clipper and pa\_sxifccg

... #19 change 29521 edit on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win (ktext)

updates

... #18 change 29486 edit on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win (ktext)

minor fixes

... #17 change 29469 edit on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win (ktext)

make fixes to pa\_clipper/rbiu state interface.

added pa\_cl\_rei

... #16 change 29468 edit on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win (ktext)

removed debug-only signals from i/o

... #15 change 29319 edit on 2002/05/21 by dclifton@dclifton\_r400 (ktext)

A few updates

... #14 change 29261 edit on 2002/05/21 by bhankins@fl\_bhankins\_r400\_win (ktext)  
started to add pa\_clipper, pa\_sxifccg

... #13 change 29064 edit on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win (ktext)  
comment out references to pa\_clip\_pkg.v

... #12 change 29051 edit on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win (ktext)  
added pa\_sxifccg.v and pa\_clipper.v

... #11 change 28343 edit on 2002/05/16 by grayc@grayc\_r400\_win (ktext)  
another wiring error

... #10 change 28339 edit on 2002/05/16 by grayc@grayc\_r400\_win (ktext)  
fix wiring errors

... #9 change 28328 edit on 2002/05/16 by grayc@grayc\_crayola\_unix\_orl (ktext)  
added `include "header.v" on files

... #8 change 27954 edit on 2002/05/14 by grayc@grayc\_r400\_win (ktext)  
additional mods for interfacing registers, adding common blocks, etc

... #7 change 27800 edit on 2002/05/14 by grayc@grayc\_r400\_win (ktext)  
updates for clocks and reset ...

... #6 change 27390 edit on 2002/05/10 by dclifton@dclifton\_r400 (ktext)  
  
Update for SU I/O changes (event, provokingvtx)  
A few changes to state register implementation  
Added rbiu and su to pa top block

... #5 change 27227 edit on 2002/05/09 by grayc@grayc\_r400\_win (ktext)  
  
mods for integration

... #4 change 21044 edit on 2002/03/29 by mmantor@mmantor\_r400\_win (ktext)  
  
added new signals from vgt and renamed two in the pa-> sx interface as a result of  
reviews

... #3 change 20769 edit on 2002/03/27 by mmantor@mmantor\_r400\_win (ktext)

updated for interface integration changes

... #2 change 20474 edit on 2002/03/26 by mmantor@mmantor\_r400\_win (ktext)

updated for spec changes

... #1 change 19542 add on 2002/03/18 by mmantor@mmantor\_r400\_win (ktext)

initial top level for the pa and sc verilog files

//depot/r400/devel/parts\_lib/src/gfx/pa/pa\_ag.v  
... #27 change 54130 edit on 2002/09/27 by dclifton@dclifton\_r400 (ktext)  
  
Instantiated the real rams into the fifos.  
  
... #26 change 54077 edit on 2002/09/27 by dclifton@dclifton\_r400 (ktext)  
  
Added read-back capability to pa\_ag and updated tbmod\_rbbm\_pa to check any reads.  
  
... #25 change 51338 edit on 2002/09/13 by dclifton@dclifton\_r400 (ktext)  
  
Fixed LEDA errors  
  
... #24 change 49945 edit on 2002/09/06 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
removed unused bit from clip\_to\_arb bus  
  
... #23 change 47996 edit on 2002/08/26 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
connect clip\_state\_var\_indx\_r0  
  
... #22 change 47808 edit on 2002/08/23 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
enable clipper vert\_store to access point size memory when the ccg isn't.  
  
... #21 change 45373 edit on 2002/08/12 by grayc@grayc\_r400\_win (ktext)  
  
temp fix for read data bus  
  
... #20 change 45185 edit on 2002/08/09 by mmang@fl\_mmang\_r400\_win (ktext)  
  
Added logic to support state based point size ucp clipping in clipper.  
  
... #19 change 43657 edit on 2002/08/01 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
separate position and point size write addresses  
  
... #18 change 43319 edit on 2002/07/31 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
bug fix in selection of point size memory read address  
  
... #17 change 42406 edit on 2002/07/25 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
undo previous change. hangs some tests. will investigate.  
  
... #16 change 42339 edit on 2002/07/25 by bhankins@fl\_bhankins\_r400\_win (ktext)  
  
altered the priority of read access to pointsize memory

... #15 change 42161 edit on 2002/07/24 by bhankins@fl\_bhankins\_r400\_win (ktext)  
added logic for clipper read access to point size memory

... #14 change 41199 edit on 2002/07/18 by grayc@grayc\_crayola\_unix\_orl (ktext)  
changed component name for Stub'd memory

... #13 change 40982 edit on 2002/07/17 by grayc@grayc\_crayola\_unix\_orl (ktext)  
removed defparam (not supported by synthesis)

... #12 change 40652 edit on 2002/07/15 by mmang@fl\_mmang\_r400\_win (ktext)  
Added AG logic for point sprite clipping states.

... #11 change 36737 edit on 2002/06/27 by bhankins@fl\_bhankins\_r400\_win (ktext)  
fix sensitivity lists

... #10 change 34697 edit on 2002/06/18 by dclifton@dclifton\_r400 (ktext)  
Align latency with vector engine

... #9 change 33524 edit on 2002/06/12 by mmang@fl\_mmang\_r400\_win (ktext)  
Added clipper decode support for SMC\_T\_BLEND\_(PREV/CURR)\_(0/1), SMC\_CLIP\_DIST\_(VV/UCP),  
SMC\_EDGE\_DISTANCE\_(0/1), and SMC\_T\_FACTOR\_(PREV/CURR)\_(0/1).

... #8 change 32321 edit on 2002/06/06 by mmang@fl\_mmang\_r400\_win (ktext)  
1. Fix things lost in merge.  
2. Added register to be compatible with ati\_lrp\_state\_storage.

... #7 change 32308 edit on 2002/06/06 by mmang@fl\_mmang\_r400\_win (ktext)  
1. Increased src\_vertex\_indx from clip sm to 7 bits.  
2. Decreased ve\_out\_addr to 6 bits.  
3. Added decode for clip states SMC\_OUTPUT\_FIRST\_BARYC\_?,  
SMC\_OUTPUT\_FIRST\_CLIP\_POS\_?, SMC\_T\_BLEND\_PREV\_ABC\_?, and  
SMC\_T\_BLEND\_CURR\_ABC\_?.

... #6 change 32245 edit on 2002/06/06 by bhankins@fl\_bhankins\_r400\_win (ktext)  
qualified decode on xfc

... #5 change 31557 edit on 2002/06/03 by dclifton@dclifton\_r400 (ktext)

Changed commas in sensitivity lists to "or"

... #4 change 31459 edit on 2002/06/03 by grayc@grayc\_r400\_win (ktext)

updates for integration

... #3 change 30066 edit on 2002/05/24 by mmang@fl\_mmang\_r400\_win (ktext)

1. Added VteIn.dmp and AgVeOut.dmp compares.
2. Added #0.5 delay to input drives and output compares.
3. Added agve\_dly\_valid to help sync AgVeOut compare.
4. Increased clip to AG state\_var\_indx to 3 bits.
5. Increased Ag to Vte opcode to 3 bits.
6. Fixed y swizzle select bug.
7. Renamed AgState.dmp to RbiuAg.dmp.

... #2 change 28328 edit on 2002/05/16 by grayc@grayc\_crayola\_unix\_orl (ktext)

added `include "header.v" on files

... #1 change 24394 add on 2002/04/22 by mmantor@mmantor\_r400\_win (ktext)

added initial pa\_ag code and testbench



```
//depot/r400/devel/parts_lib/src/gfx/pa/pa_sxifccg.v
... #14 change 54107 edit on 2002/09/27 by dcliffton@dcliffton_r400 (ktext)

Swapped out pa_ccg_vgt_to_ccgen_fifo, pa_cl_ccgen_to_clipcc_fifo, and
pa_cl_primic_to_clprim_fifo with ati_fifo.

... #13 change 50424 edit on 2002/09/10 by bhankins@fl_bhankins_r400_win (ktext)

change fifo instance names to align with convention

... #12 change 49612 edit on 2002/09/05 by bhankins@fl_bhankins_r400_win (ktext)

added two more inputs into the generation of the clipper_busy signal:

current_state_empty from the clipper state machine, and

sx_pending_fifo_empty, from the shader export interface module.

... #11 change 49504 edit on 2002/09/04 by bhankins@fl_bhankins_r400_win (ktext)

replace instances of ati_fifo_top with unique modules.

modified Makefile to reflect changes.

... #10 change 44956 edit on 2002/08/08 by bhankins@fl_bhankins_r400_win (ktext)

implement latest changes - nan discard, bad pipe support, and state

based point size during ucp clipping.

... #9 change 42317 edit on 2002/07/25 by bhankins@fl_bhankins_r400_win (ktext)

use point (not position) address, for writing to point and position memories, since it
is updated last.

... #8 change 33525 edit on 2002/06/12 by bhankins@fl_bhankins_r400_win (ktext)

update shader export interface, clip code generator and

clipper to match csim ccgen.cpp and clip.cpp

changelist #33001

... #7 change 29839 edit on 2002/05/24 by bhankins@fl_bhankins_r400_win (ktext)

backed state io down to just the bits for pa_sxifccg.v

... #6 change 29825 edit on 2002/05/24 by bhankins@fl_bhankins_r400_win (ktext)
```

mod to state i/o

... #5 change 29516 edit on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win (ktext)

updates on sxif state

... #4 change 29459 edit on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win (ktext)

updates to fix state i/o and use proper state\_storage modules

... #3 change 29235 edit on 2002/05/21 by bhankins@fl\_bhankins\_r400\_win (ktext)

update (changed names of instantiated modules)

... #2 change 29032 edit on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win (ktext)

updates to support integration into pa.v

... #1 change 29029 add on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win (ktext)

Initial checkin

Change 54194 on 2002/09/28 by johnchen@johnchen\_r400\_linux\_marlboro  
reserve three cachelines for all memory formats, even 16bits expanded

Change 54131 on 2002/09/27 by jayw@jayw\_r400\_linux\_marlboro  
fixed back tile\_done for zero mask tiles.  
expand\_fifo fix to kill when doing flushes.

Change 54112 on 2002/09/27 by paulv@paulv\_r400\_linux\_marlboro\_rbrc  
Fixed color\_expand logic to include cmask\_enable (from color0\_info register).

Change 54075 on 2002/09/27 by paulv@paulv\_r400\_linux\_marlboro\_rbrc  
Use d\_state\_index instead of state\_index for getting signals (cmask\_enable,  
zmask\_enable, etc.) to determine surface\_enabled.

Change 53904 on 2002/09/26 by johnchen@johnchen\_r400\_linux\_marlboro  
updating quaddata path to include surface\_enable

Change 53882 on 2002/09/26 by paulv@paulv\_r400\_linux\_marlboro\_rbrc  
Made a few optimizations and a bug fix or two.

Change 53881 on 2002/09/26 by paulv@paulv\_r400\_linux\_marlboro\_rbrc  
Connected the RBM\_RBT\_rtr\_r and RBM\_RBT\_rtr\_w signals throughout the code where needed.

Change 53837 on 2002/09/26 by wlawless@wlawless\_r400\_linux\_marlboro  
all kind of stuff,

Change 53715 on 2002/09/25 by johnchen@johnchen\_r400\_linux\_marlboro  
timing fixes

Change 53711 on 2002/09/25 by johnchen@johnchen\_r400\_linux\_marlboro  
timing fixes

Change 53703 on 2002/09/25 by paulv@paulv\_r400\_linux\_marlboro\_rbrc  
Fixed surface\_enabled bit and some logic using the signal.

Change 53649 on 2002/09/25 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed some code discrepancies between the write fifo sizes and logic that depends on the sizes (counters, full bits, etc.).

Change 53633 on 2002/09/25 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed tile cache to a). only flush when the RBC tells to (through RBC\_RBT\_flush) and b). to only flush if not having a probe miss (which needs to do a mc read).

Change 53604 on 2002/09/25 by wlawless@wlawless\_r400\_linux\_marlboro

added a pipe delay to blend enable for timing

Change 53576 on 2002/09/25 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed all logic with writing to quad cache with rbd data, modifying inflight counts, writing out a tile from the quad cache to the tile cache and writing that tile to the correct location in the tile cache.

Change 53465 on 2002/09/24 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed addendl of the mac2D equation (was taking the wrong bits from the surface\_pitch).

Change 53455 on 2002/09/24 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed all pertinent leda errors/warnings.

Change 53323 on 2002/09/24 by wlawless@wlawless\_r400\_linux\_marlboro

redid color\_event\_flush.... added back in the some\_free which is now call reload\_pipe2....

Change 53180 on 2002/09/23 by johnchen@johnchen\_r400\_linux\_marlboro

quaddata\_update fix

Change 53112 on 2002/09/23 by johnchen@johnchen\_r400\_linux\_marlboro

more quaddata fixes

Change 53105 on 2002/09/23 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Now send probes to RBD even if z and stencil are disabled.

Change 53098 on 2002/09/23 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed a typo.

Change 53090 on 2002/09/23 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Added z\_enable bit between depth and tile (so the quad cache knows when to update the zrange and smask, and not just the inflight counts).

Change 53075 on 2002/09/23 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed address size of the write fifos (now use defines).

Change 52971 on 2002/09/22 by johnchen@johnchen\_r400\_linux\_marlboro

search timing fixes

Change 52931 on 2002/09/21 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Made fix for reading of uninitialized quad cache data.

Change 52930 on 2002/09/21 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed bug with uninitialized bit generation.

Change 52925 on 2002/09/21 by johnchen@johnchen\_r400\_linux\_marlboro

quaddata update checkin

Change 52888 on 2002/09/20 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixes and some minor code-rewriting to correctly implement reading and writing to/from the quad cache for ALL tiles, with the exception of ones where the surface\_enabled (disabled??) bit is inactive (active). This bit has not been added to the rb registers, so its hardcoded for now.

Change 52737 on 2002/09/20 by wlawless@wlawless\_r400\_linux\_marlboro

fixed latches

Change 52595 on 2002/09/19 by johnchen@johnchen\_r400\_linux\_marlboro

checkin quaddata IOs

Change 52578 on 2002/09/19 by jayw@jayw\_r400\_linux\_marlboro

fix for flush tile section not written to.

Change 52471 on 2002/09/19 by jayw@jayw\_r400\_linux\_marlboro

extra depth to fifos for performance.

Change 52470 on 2002/09/19 by jayw@jayw\_r400\_linux\_marlboro

color\_flush\_event stays till nothing to flush

Change 52414 on 2002/09/18 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed typo and a timing issue with the new rbd\_probe fifo.

Change 52404 on 2002/09/18 by johnchen@johnchen\_r400\_linux\_marlboro

add frag address to RBD\_RBC

Change 52376 on 2002/09/18 by wlawless@wlawless\_r400\_linux\_marlboro

added to extra fragment probe logic

changed bus name to probe\_rts\_cam for rts\_cam.... etc.

Change 52368 on 2002/09/18 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed all register decode logic to use defines (as found in rb\_reg.v).

Change 52316 on 2002/09/18 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Added fifo (with skid) for output data to RBD probe. Also made interface a true rts-rtr interface.

Change 52247 on 2002/09/18 by wlawless@wlawless\_r400\_linux\_marlboro

added a do\_multi\_sample for flush event

Change 52218 on 2002/09/18 by jayw@jayw\_r400\_linux\_marlboro

Some defaults for the ram by request of Rob. -- jayw

Change 52191 on 2002/09/17 by johnchen@johnchen\_r400\_linux\_marlboro

fix the condition when MC return data is out of order because of multiple queues

Change 52173 on 2002/09/17 by jayw@jayw\_r400\_linux\_marlboro

3 fixes.

- a. color\_flush\_event did not set set\_auto\_flush due to timing.
- b. popping off blend fifo for event even when empty.
- c. cam\_page\_hit\_00 (et. al.) were 26 bits not one bit.

Change 52144 on 2002/09/17 by jayw@jayw\_r400\_linux\_marlboro

a fix try3

Change 52128 on 2002/09/17 by jayw@jayw\_r400\_linux\_marlboro

missing required pa\_reg.v include

Change 52064 on 2002/09/17 by jayw@jayw\_r400\_linux\_marlboro

potential fix for basic dither test.

checked in early for Frank Hsien.

Change 51988 on 2002/09/17 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed ROP3 pixelsize logic and moved it after the actual pixel\_format instantiations since it was kind of confusing putting it before them.

Change 51892 on 2002/09/16 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Some lines went way beyond the max column width spec'd out in the verilog coding guidelines. Brought these lines back down to earth.

Change 51880 on 2002/09/16 by johnchen@johnchen\_r400\_linux\_marlboro

fix some resolve problem

Change 51875 on 2002/09/16 by johnchen@johnchen\_r400\_linux\_marlboro

RBT\_RBD\_probe

Change 51848 on 2002/09/16 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed some typos/incomplete logic.

Change 51847 on 2002/09/16 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Added color swap prior to alpha blender.

Change 51811 on 2002/09/16 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed rbd\_rbt probe signals (some were out of sync/a cycle off and the valid needed to depend on event).

Change 51804 on 2002/09/16 by jayw@jayw\_r400\_linux\_marlboro

Fixed bruntest -s -t gl\_src\_alpha rbrc r400rb\_alpha\_source  
OR bruntest -s -t comb\_dst\_plus\_src r400rb\_basic\_color\_combination

Change 51798 on 2002/09/16 by jayw@jayw\_r400\_linux\_marlboro

ROP3 for pixel 1 was getting wrong SRC pixel information for SEL.

Change 51796 on 2002/09/16 by jayw@jayw\_r400\_linux\_marlboro

added the ability to handle unknowns where it needs to.

Change 51794 on 2002/09/16 by jayw@jayw\_r400\_linux\_marlboro

Fixed some but not all of the back pressure typos.

Fixed skid of fifos to correct size, i.e. 3.

Change 51793 on 2002/09/16 by jayw@jayw\_r400\_linux\_marlboro

read strobe disconnected until RB and prove reg reads work

Change 51724 on 2002/09/16 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Introduced a bug where d\_head\_tag\_valid was not getting active (because the signal was based on whether the cmask\_fifo\_empty bit was 0 and not 1 like it should have been).

Change 51718 on 2002/09/16 by wlawless@wlawless\_r400\_linux\_marlboro

fixed leda stuff

Change 51693 on 2002/09/16 by jayw@jayw\_r400\_linux\_marlboro

Official rb leda file.

Change 51685 on 2002/09/16 by wlawless@wlawless\_r400\_linux\_marlboro

fixed latches

Change 51500 on 2002/09/13 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Made RBT\_RBD\_probe\_snd dependent on z\_enable and stencil\_enable.

Change 51477 on 2002/09/13 by jayw@jayw\_r400\_linux\_marlboro

more changes to fix ram port and naming problems.

Change 51476 on 2002/09/13 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Added flush and invalidate logic for tile cache (signal from RBC). NOTE: since the flush and invalidate define has yet to be defined in vgt\_reg.v, this is temporarily replaced with 16'hffff.

Change 51470 on 2002/09/13 by jayw@jayw\_r400\_linux\_marlboro

renamed from 128x32 to 32x128 (32 high, 128 wide)



Change 51212 on 2002/09/12 by jayw@jayw\_r400\_linux\_marlboro

fragment cache rams

Change 51184 on 2002/09/12 by jayw@jayw\_r400\_linux\_marlboro

Leda fixes and attempted bug fixes.

Change 51163 on 2002/09/12 by wlawless@wlawless\_r400\_linux\_marlboro

added the fragment stuff

Change 51161 on 2002/09/12 by wlawless@wlawless\_r400\_linux\_marlboro

added fragment stuff

Change 51160 on 2002/09/12 by wlawless@wlawless\_r400\_linux\_marlboro

adding all the multi-sample stuff

Change 50988 on 2002/09/12 by jayw@jayw\_r400\_linux\_marlboro

fixed pin typo

Change 50980 on 2002/09/12 by jayw@jayw\_r400\_linux\_marlboro

run\_leda -f rb\_leda.f

Change 50975 on 2002/09/12 by jayw@jayw\_r400\_linux\_marlboro

event flush is now supported.

several leda netlist connection fixes.

an attempt to fix a bug found by Vic.

Change 50824 on 2002/09/11 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Added rtr from RBD probe interface for hiz probe. Changed almost all the rts signals to snd signals (since most don't really correspond to the ready to receive signal functionality--they are more like valids). Added surface synchronization signals for tile cache (don't do anything right now).

Change 50822 on 2002/09/11 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed a race condition with the generation of the queue\_full bits and add the surface synchronization logic for tile. Also renamed rts signals to snd signals (since they really don't represent the meaning of ready to send).

Change 50769 on 2002/09/11 by johnchen@johnchen\_r400\_linux\_marlboro

add includes to rb\_rbd\_cache\_write and add IOs for RBT\_RBD\_probe and RBD\_RBT\_quaddata

Change 50606 on 2002/09/10 by johnchen@johnchen\_r400\_linux\_marlboro

added three bits for valid and two bits for dirty to the depth cache

Change 50571 on 2002/09/10 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Last update introduced a bug/typo (rb\_rc\_hier\_mask and rb\_rc\_hier\_split weren't being output correctly). Fixed.

Change 50535 on 2002/09/10 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Removed ati input flop for RC\_RB\_hier\_rtr (done in rb\_rbt\_hiz.v) and removed the ati output flops for RB\_RC\_hier\* signals (also done in rb\_rbt\_hiz.v).

Change 50510 on 2002/09/10 by jayw@jayw\_r400\_linux\_marlboro

Runs basic dither test, many fixes for color\_combination too.

Change 50496 on 2002/09/10 by paulv@paulv\_r400\_linux\_marlboro

Testbenches and vector files that are no longer needed.

Change 50460 on 2002/09/10 by paulv@paulv\_r400\_linux\_marlboro

Test bench no longer needed.

Change 50305 on 2002/09/09 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Removed fmask\_base register (gone) and corrected fragment local address calculation.

Change 50116 on 2002/09/09 by johnchen@johnchen\_r400\_linux\_marlboro

fix some tag problems for 16bits depth

Change 50062 on 2002/09/06 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Added support for infinities and NaNs.

Change 50061 on 2002/09/06 by jayw@jayw\_r400\_linux\_marlboro

Events flow down pipe. All milestone\_event tests should run.

Change 50060 on 2002/09/06 by jayw@jayw\_r400\_linux\_marlboro

Changes for event handling.

Change 50044 on 2002/09/06 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Removed sync signal to RBM and added RBT\_RBD\_probe\_tile\_<x,y> signals out of tile.

Change 50043 on 2002/09/06 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Removed sync input signal.

Change 50042 on 2002/09/06 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixes for address calculation logic.

Change 50023 on 2002/09/06 by johnchen@johnchen\_r400\_linux\_marlboro

fix a small stencil hang

Change 50008 on 2002/09/06 by jayw@jayw\_r400\_linux\_marlboro

Changes for event processing.

Change 49924 on 2002/09/06 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed address calculation for 2d surfaces (3d slice surface address calculation still broken).

Change 49904 on 2002/09/06 by johnchen@johnchen\_r400\_linux\_marlboro

initial stencil hookup

Change 49815 on 2002/09/05 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed bug with color probe fifo being written when event occurs (should not have happened).

Change 49742 on 2002/09/05 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Removed event from color probe interface and made a fix for the event logic.

Change 49741 on 2002/09/05 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Removed sync\_done bit from rbm.

Change 49740 on 2002/09/05 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Minor interface changes between tile, color, depth and the rbm.

Change 49738 on 2002/09/05 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Added surface synchronization logic.

Change 49720 on 2002/09/05 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed rts when event was high (at output).

Change 49611 on 2002/09/05 by jayw@jayw\_r400\_linux\_marlboro

added ALL inflight wires for debug ONLY.

Change 49603 on 2002/09/04 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed event logic (the mask identifier in the tile cache, a misalignment of the event and mask out of rb\_rbt\_hiz\_quad\_checker and an incorrect mask out of rb\_tile\_fifo.v).

Change 49602 on 2002/09/04 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

John found a bug with the intermingling of read and write requests. Sometimes a write request would be incorrectly made to the MC even though the RBM would not count it.

Change 49560 on 2002/09/04 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Added rb\_reg.v to list of included files at top of code.

Change 49557 on 2002/09/04 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Added macro instantiation.

Change 49535 on 2002/09/04 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 49534 on 2002/09/04 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 49513 on 2002/09/04 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed size of ram data (from 219 bits to 223 bits).

Change 49512 on 2002/09/04 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed typo with generation of fragment address type (2d or 3d slice) flag.

Change 49443 on 2002/09/04 by jayw@jayw\_r400\_linux\_marlboro

Fixed register copy.

All milestone\_tri tests pass.

Change 49420 on 2002/09/03 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Initial version.

Change 49419 on 2002/09/03 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Updates to get fragment interface implemented. Also includes state read address fix for state decode and the fixing of all important leda warnings and errors.

Change 49413 on 2002/09/03 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed read address for state decode.

Change 49411 on 2002/09/03 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed fog counter to max out at 5 instead of 6 (the number of cycles to get through the alpha blender).

Change 49410 on 2002/09/03 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed module name to match file name.

Change 49246 on 2002/09/03 by jayw@jayw\_r400\_linux\_marlboro

All milestone\_tri tests pass with this fix.

Counter must be 5 bits not 4 bits.

Simulation time must be high than default for tri60x60, tri64x64.

Change 49134 on 2002/08/30 by jayw@jayw\_r400\_linux\_marlboro

removed clock gater because of skew

fixed state copy in RC for

comb\_src\_minus\_dst of r400rb\_color\_combination

Change 49058 on 2002/08/30 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

More fixes to get more tests passing, including reworking the tile cache to NOT use the next data in the fifo (next\_head\_fifo\_data) and instead use the current head of the fifo (with the addition of a necessary state machine).

Change 48904 on 2002/08/29 by johnchen@johnchen\_r400\_linux\_marlboro

addressing fix

Change 48841 on 2002/08/29 by sallen@sallen\_r400\_lin\_marlboro

-finish up `_pm_enb` and `_pm_en` set to 1, clocks run now  
-also set busy signals low in blocks that don't drive them  
-fix mh DEPS file

Change 48829 on 2002/08/29 by wlawless@wlawless\_r400\_linux\_marlboro

ran some debug on fragment probe stuff and made some fixes

Change 48751 on 2002/08/29 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed a stupid bug I implemented yesterday (used `quad_cache_valids` in cacheline allocation logic).

Change 48728 on 2002/08/29 by jayw@jayw\_r400\_linux\_marlboro

This is `rb_clock.v#5` before the change to `cg_rb_pm_enable`  
as this has not yet been released.

Change 48701 on 2002/08/29 by johnchen@johnchen\_r400\_linux\_marlboro\_rbrc

24 bit fixed point depth

Change 48648 on 2002/08/28 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Real fix this time for reading quad cache uninitialized tiledata (previous attempt was found to break certain test cases).

Change 48542 on 2002/08/28 by paulv@paulv\_r400\_linux\_marlboro\_rbrc

Fixed problem with uninitialized quad cache cachelines in the `quad_checker` of the HiZ block.

Change 48447 on 2002/08/27 by paulv@paulv\_r400\_linux\_marlboro

More fixes to get the entire `milestone_tri` test suite working. Also reworked the quad cache allocation scheme to be more robust (now takes in info from `HiZ--tile_failed` and `done_w_tile`, if HiZ isn't enabled).

Change 48348 on 2002/08/27 by sallen@sallen\_r400\_lin\_marlboro

update `_pm_enb` to use positive sense of clock

Change 48298 on 2002/08/27 by wlawless@wlawless\_r400\_linux\_marlboro

fragment probe mask

Change 48296 on 2002/08/27 by wlawless@wlawless\_r400\_linux\_marlboro

Initial add of the fragment probe stuff

Change 48222 on 2002/08/27 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 48193 on 2002/08/26 by paulv@paulv\_r400\_linux\_marlboro

Fixed all bugs found with small suite of tests (milestone\_tri), using the rbrc testbench.

Change 48192 on 2002/08/26 by paulv@paulv\_r400\_linux\_marlboro

Updated tile subblock interface (and did some signal renaming to match the coding guidelines).

Change 48191 on 2002/08/26 by paulv@paulv\_r400\_linux\_marlboro

More fixes, this time to the logic that determines if a read or write (or both) can be made. Added to the logic the signals denoting when a MC queue (for each client) is full.

Change 48121 on 2002/08/26 by jayw@jayw\_r400\_linux\_marlboro\_rbrc

Duh! bug fix, my own fault. -- jay  
Address of fifo one bit too small!

Change 48004 on 2002/08/26 by paulv@paulv\_r400\_linux\_marlboro

Got word that the agp queue was only 2-deep. Made necessary fixes.

Change 48000 on 2002/08/26 by paulv@paulv\_r400\_linux\_marlboro

Write queues were supposed to be 16 (I changed them to 8 like the read versions). Fixed.

Change 47991 on 2002/08/26 by paulv@paulv\_r400\_linux\_marlboro

Forgot to fix the adjustment of the tile and agp queue counters. Fixed.

Change 47987 on 2002/08/26 by paulv@paulv\_r400\_linux\_marlboro

Changed tile and agp queue counters to 8 deep also.

Change 47922 on 2002/08/23 by paulv@paulv\_r400\_linux\_marlboro

Fixed queue sizes for ab/cd queues (from 16 to 8).

Change 47747 on 2002/08/23 by jayw@jayw\_r400\_linux\_marlboro

A fix for tri32\_pix4 of milestone\_tri that appears to have been missed.

Change 47682 on 2002/08/22 by jayw@jayw\_r400\_linux\_marlboro\_rbrc

fix for overfilling fifo (try 2)

Change 47670 on 2002/08/22 by jayw@jayw\_r400\_linux\_marlboro\_rbrc

PaulV fixed the next fifo head pointer. For milestone\_tri.

Change 47669 on 2002/08/22 by jayw@jayw\_r400\_linux\_marlboro\_rbrc

all quads of a tile are removed by detailed walk fix.

Change 47667 on 2002/08/22 by jayw@jayw\_r400\_linux\_marlboro\_rbrc

fixes many milestone\_tri bugs

Change 47555 on 2002/08/22 by paulv@paulv\_r400\_linux\_marlboro

Fixed all leda warnings and errors.

Change 47554 on 2002/08/22 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 47527 on 2002/08/22 by paulv@paulv\_r400\_linux\_marlboro

Fixed errors and warnings found with leda and fixed the tile cache fifo counter to correctly take into account the delay from the RB to RC.

Change 47439 on 2002/08/21 by johnchen@johnchen\_r400\_linux\_marlboro\_rbrc

fix timing path for the decrement part of the inflight\_count

Change 47357 on 2002/08/21 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 47260 on 2002/08/21 by johnchen@johnchen\_r400\_linux\_marlboro

fix for handling flush stall

Change 47256 on 2002/08/21 by paulv@paulv\_r400\_linux\_marlboro



Fixed the read enable strobe to be based on state like the write enable is.

Change 47255 on 2002/08/21 by paulv@paulv\_r400\_linux\_marlboro

Renamed a signal to match the signal name in the qc.

Change 47253 on 2002/08/21 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 47250 on 2002/08/21 by wlawless@wlawless\_r400\_linux\_marlboro

fixed state\_gfx\_re

Change 47194 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Latest compile, with some fixes and modifications.

Change 47188 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Forgot to add in the round in factor with the max term.

Change 47186 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 47182 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Fixed a typo with the generation of the new center, slope\_x and slope\_y values.

Change 47180 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Replaced with verilog.

Change 47153 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Fixed a few minor bugs.

Change 47079 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Added another pipeline stage since z check takes an extra cycle (from 2 to 3), added tile\_failed flag, and corrected some misconceptions I had of the logic.

Change 47077 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 47076 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Replaced by verilog.

Change 47057 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Fixed coarse\_fifo size mismatch (should have been 190, but was 180).

Change 47043 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Multiple fixes, all or most related to hiz.

Change 47042 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Renamed c\_probe\_cmask signal to color block to c\_probe\_coarse\_mask.

Change 47030 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Fixed depthrange decompression and compression.

Change 47028 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Initial version (replaced module compiler versions).

Change 47018 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Some additional inputs, signal size corrections (covered now 16 bits), quad cache connected, and some signal renaming.

Change 46984 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Fixed module name to match file name.

Change 46977 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Overwriting Jay's temporary fix. The real fix belongs in rb\_rbt\_tc\_fifo, which wasn't repositioning the next\_head pointer properly upon fifo empty. Also some other fixes/changes (quad cache I/O, hiz I/O, etc.).

Change 46975 on 2002/08/20 by paulv@paulv\_r400\_linux\_marlboro

Fixed next\_head pointer when fifo gets empty.

Change 46952 on 2002/08/20 by wlawless@wlawless\_r400\_linux\_marlboro

renamed this with rb\_

Change 46951 on 2002/08/20 by wlawless@wlawless\_r400\_linux\_marlboro

renames ati\_fifo\_cam with rb in front

Change 46896 on 2002/08/19 by paulv@paulv\_r400\_linux\_marlboro

These files have been converted into verilog (due to the increased amount of muxing needed).

Change 46773 on 2002/08/19 by johnchen@johnchen\_r400\_linux\_marlboro

fix latch

Change 46752 on 2002/08/19 by jayw@jayw\_r400\_linux\_marlboro\_rbrc

fixed several bugs for the milestone\_tri tests under the rbrc testbench

Change 46738 on 2002/08/19 by paulv@paulv\_r400\_linux\_marlboro

Fixed testbench to match newest hw code.

Change 46699 on 2002/08/19 by johnchen@johnchen\_r400\_linux\_marlboro

gate off some cache signals to get better timing

Change 46679 on 2002/08/17 by jayw@jayw\_r400\_linux\_marlboro\_rbrc

Fixed a bug for milestone tests under rbrc test bench.

This bug can cause RB hangs. and whole missing tiles.

Change 46292 on 2002/08/15 by paulv@paulv\_r400\_linux\_marlboro

Due to timing problems in the format block of the alpha blender, needed to add another pipe stage.

Change 46291 on 2002/08/15 by wlawless@wlawless\_r400\_linux\_marlboro

changed toggle for c\_blend for paul's timing fix

Change 46080 on 2002/08/14 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 46079 on 2002/08/14 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 45871 on 2002/08/13 by johnchen@johnchen\_r400\_linux\_marlboro

fix 16bit depth memory loading issue

Change 45598 on 2002/08/13 by johnchen@johnchen\_r400\_linux\_marlboro

fixed some addressing problems for 16 bits depth

Change 45502 on 2002/08/12 by paulv@paulv\_r400\_linux\_marlboro

Reverted subset bit selection back to what it was (which was correct).

Change 45385 on 2002/08/12 by paulv@paulv\_r400\_linux\_marlboro

Fixed queue subset bit determination from the address (was bit 6, now bit 1, which is bit 6 of a 32-bit address).

Change 45221 on 2002/08/09 by wlawless@wlawless\_r400\_linux\_marlboro

tied off depth

Change 45154 on 2002/08/09 by paulv@paulv\_r400\_linux\_marlboro

Some name changing, signal adding, and leda warning/error removing.

Change 45069 on 2002/08/08 by paulv@paulv\_r400\_linux\_marlboro

Added delay directive.

Change 44686 on 2002/08/07 by paulv@paulv\_r400\_linux\_marlboro

Added reset flip flops for pixel valid signal.

Change 44683 on 2002/08/07 by wlawless@wlawless\_r400\_linux\_marlboro

reset the tile done sig

Change 44625 on 2002/08/07 by wlawless@wlawless\_r400\_linux\_marlboro

flopped the tile done

Change 44599 on 2002/08/07 by johnchen@johnchen\_r400\_linux\_marlboro

fix some depth hangs

Change 44231 on 2002/08/05 by wlawless@wlawless\_r400\_linux\_marlboro

added a default for synthesis

Change 44227 on 2002/08/05 by johnchen@johnchen\_r400\_linux\_marlboro

fix some latch issues and correct the RBM\_RBD\_tag decode

Change 43787 on 2002/08/01 by johnchen@johnchen\_r400\_linux\_marlboro

remove inferred latches

Change 43740 on 2002/08/01 by wlawless@wlawless\_r400\_linux\_marlboro

added defaults to case statement to cover no latches....

Change 43671 on 2002/08/01 by paulv@paulv\_r400\_linux\_marlboro

Fixed event and color\_expand signal path to RBC.

Change 43670 on 2002/08/01 by paulv@paulv\_r400\_linux\_marlboro

Fixed address generation (to MC) for both reads and writes.

Change 43441 on 2002/07/31 by paulv@paulv\_r400\_linux\_marlboro

Connected the color\_expand and flush\_event signal from rbt to rbc.

Change 43437 on 2002/07/31 by johnchen@johnchen\_r400\_linux\_marlboro

correct cache controller for last\_quad and tile\_id

Change 43305 on 2002/07/31 by jayw@jayw\_r400\_linux\_marlboro

implied latch fix for vic's 5 vector triangle.

Change 43256 on 2002/07/30 by johnchen@johnchen\_r400\_linux\_marlboro

add last\_quad and tile\_id signals to depth

Change 43196 on 2002/07/30 by wlawless@wlawless\_r400\_linux\_marlboro

Added flush event

Change 43193 on 2002/07/30 by wlawless@wlawless\_r400\_linux\_marlboro

color flush event

Change 43180 on 2002/07/30 by paulv@paulv\_r400\_linux\_marlboro

Connected tile\_cache\_cline (tile\_id) to depth block.

Change 42975 on 2002/07/29 by jayw@jayw\_r400\_linux\_marlboro

fixed the byte enables

Change 42944 on 2002/07/29 by jayw@jayw\_r400\_linux\_marlboro

fixed virage rams with correct pin order and added soft reset

Change 42935 on 2002/07/29 by jayw@jayw\_r400\_linux\_marlboro

fixed undriven soft reset and hier split

Change 42932 on 2002/07/29 by johnchen@johnchen\_r400\_linux\_marlboro

fix the connections to the rams

Change 42927 on 2002/07/29 by jayw@jayw\_r400\_linux\_marlboro

removed extra definition of rbc\_rbt\_tile\_id

Change 42922 on 2002/07/29 by johnchen@johnchen\_r400\_linux\_marlboro

fixes for bus width mismatches

Change 42920 on 2002/07/29 by jayw@jayw\_r400\_linux\_marlboro

Fixed bad virage invokation.

Change 42815 on 2002/07/27 by paulv@paulv\_r400\_linux\_marlboro

Fixed the tag size going from the RBD to the RBM (was 7, but only needed 6 bits).

Change 42814 on 2002/07/27 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 42813 on 2002/07/27 by paulv@paulv\_r400\_linux\_marlboro

Added 2 more tile module compiler files.

Change 42812 on 2002/07/27 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 42811 on 2002/07/27 by paulv@paulv\_r400\_linux\_marlboro

Fixed a few errors/warnings found by leda.

Change 42756 on 2002/07/26 by paulv@paulv\_r400\_linux\_marlboro

Fixed a few signals/signal sizes.

Change 42700 on 2002/07/26 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 42699 on 2002/07/26 by paulv@paulv\_r400\_linux\_marlboro

Added memory macro for cache.

Change 42698 on 2002/07/26 by jayw@jayw\_r400\_linux\_marlboro

moved to subdirectory virage

Change 42696 on 2002/07/26 by jayw@jayw\_r400\_linux\_marlboro

insert 'rb standard' 96x96 ram for branching to virage...

Change 42685 on 2002/07/26 by jayw@jayw\_r400\_linux\_marlboro

move them all to subdir virage

Change 42682 on 2002/07/26 by jayw@jayw\_r400\_linux\_marlboro

depth cache ram

Change 42673 on 2002/07/26 by jayw@jayw\_r400\_linux\_marlboro

depth cache rams

Change 42671 on 2002/07/26 by jayw@jayw\_r400\_linux\_marlboro

byte enable rams for color cache

Change 42670 on 2002/07/26 by jayw@jayw\_r400\_linux\_marlboro

attempting to put real virage rams as sub-sub module.

Change 42669 on 2002/07/26 by jayw@jayw\_r400\_linux\_marlboro

adding 'real' rams as sub-sub-module

Change 42622 on 2002/07/26 by paulv@paulv\_r400\_linux\_marlboro

Fixed unattached signal (tile\_cache\_state) and renamed all rb\_tile\_fifo input signals to tile\_cache\_\* (from RC\_RB\_\*).

Change 42606 on 2002/07/26 by paulv@paulv\_r400\_linux\_marlboro

Fixed a bug when generating the invalid\_fifo\_data signal (used to denote when an invalid event (non-flush) comes into the tile cache from the RC).

Change 42587 on 2002/07/26 by wlawless@wlawless\_r400\_linux\_marlboro

bus width miss match

Change 42560 on 2002/07/25 by paulv@paulv\_r400\_linux\_marlboro

Intial version.

Change 42559 on 2002/07/25 by paulv@paulv\_r400\_linux\_marlboro

Changed heir to hier (the proper spelling).

Change 42558 on 2002/07/25 by paulv@paulv\_r400\_linux\_marlboro

Added event and state to output of tile cache. Made tile cache RAM 65x128 since virage will not produce a 64x128 RAM with subwords and fixed the tile\_cache\_cline output signal to be 8 bits instead of 4. Memory macro not instantiated yet (code commented out).

Change 42557 on 2002/07/25 by paulv@paulv\_r400\_linux\_marlboro

Added tile cache to tile logic.

Change 42548 on 2002/07/25 by jayw@jayw\_r400\_linux\_marlboro

replace with sw=1

Change 42544 on 2002/07/25 by jayw@jayw\_r400\_linux\_marlboro

with Andi's help

Change 42543 on 2002/07/25 by jayw@jayw\_r400\_linux\_marlboro

added busy and clean

Change 42542 on 2002/07/25 by jayw@jayw\_r400\_linux\_marlboro

hier rename and busy

Change 42541 on 2002/07/25 by jayw@jayw\_r400\_linux\_marlboro

heir rename and busy



Change 42475 on 2002/07/25 by wlawless@wlawless\_r400\_linux\_marlboro  
added the tile done through everything

Change 42466 on 2002/07/25 by paulv@paulv\_r400\_linux\_marlboro  
Added tile\_id\_<i,o> pass-through signal.

Change 42427 on 2002/07/25 by paulv@paulv\_r400\_linux\_marlboro  
Added last\_quad\_<i,o> pass-through signal. Fixed cam lookup logic for when  
color\_expand is on (renamed fast\_clear to color\_expand, its proper name).

Change 42378 on 2002/07/25 by wlawless@wlawless\_r400\_linux\_marlboro  
another change for synthesis

Change 42358 on 2002/07/25 by wlawless@wlawless\_r400\_linux\_marlboro  
just broke up some code for synthesis

Change 42325 on 2002/07/25 by paulv@paulv\_r400\_linux\_marlboro  
Fixed state\_gfx\_we/state\_we signals.

Change 42319 on 2002/07/25 by wlawless@wlawless\_r400\_linux\_marlboro  
bus width typo

Change 42284 on 2002/07/24 by paulv@paulv\_r400\_linux\_marlboro  
Updated state\_decode logic for register reads.

Change 42282 on 2002/07/24 by jayw@jayw\_r400\_linux\_marlboro  
missing file stolen from wlawless's directory.  
for rbbm reg reads.

Change 42218 on 2002/07/24 by wlawless@wlawless\_r400\_linux\_marlboro  
All rbbm read stuff,

Change 42199 on 2002/07/24 by paulv@paulv\_r400\_linux\_marlboro  
Optimized clrcmp\_control register decode and added strobe bits to all state\_storage  
instantiations.

Change 42175 on 2002/07/24 by wlawless@wlawless\_r400\_linux\_marlboro

added the read path

Change 42157 on 2002/07/24 by jayw@jayw\_r400\_linux\_marlboro

Typo on reset initialization for Rob

Change 42151 on 2002/07/24 by wlawless@wlawless\_r400\_linux\_marlboro

fixed the blend cam outputs, there were not connected

Change 42148 on 2002/07/24 by wlawless@wlawless\_r400\_linux\_marlboro

fixed typo for non-blocking

Change 42126 on 2002/07/24 by jayw@jayw\_r400\_linux\_marlboro

for real register files.

Change 42020 on 2002/07/23 by paulv@paulv\_r400\_linux\_marlboro

Added register read logic.

Change 42008 on 2002/07/23 by wlawless@wlawless\_r400\_linux\_marlboro

put in the rbbm\_int... tied off for now

Change 41996 on 2002/07/23 by wlawless@wlawless\_r400\_linux\_marlboro

a bunch of fixes got lost..... don't know

Change 41916 on 2002/07/23 by wlawless@wlawless\_r400\_linux\_marlboro

added 'include 's

Change 41904 on 2002/07/23 by wlawless@wlawless\_r400\_linux\_marlboro

remove tire sm\_zero

Change 41878 on 2002/07/22 by paulv@paulv\_r400\_linux\_marlboro

Added quad\_cache\_stall signal, removed rtr to quad\_cache (for tiledata) and now if other\_tiledata\_fifo (depthrange, smask and zmask) fills up, stall tile cache (don't read tile cache for data from tc fifo).

Change 41855 on 2002/07/22 by paulv@paulv\_r400\_linux\_marlboro

Added cacheline (with offset) and valid signal (for quad cache).

Change 41834 on 2002/07/22 by paulv@paulv\_r400\_linux\_marlboro

Fixed some signals and corresponding logic. Mostly, signals labeled with "RBD\_RBT" and vice versa were changed to quad\_cache.

Change 41806 on 2002/07/22 by jayw@jayw\_r400\_linux\_marlboro

reset q\_rbt\_rbd\_dec\_mask

Change 41768 on 2002/07/22 by wlawless@wlawless\_r400\_linux\_marlboro

set to no background

Change 41746 on 2002/07/22 by wlawless@wlawless\_r400\_linux\_marlboro

jayw releasing attempted fix for 2nd triangle  
appears to run 1st okay, not tested yet on 2nd.

Change 41645 on 2002/07/19 by paulv@paulv\_r400\_linux\_marlboro

Fixed bugs found with \*simple\* test bench, added rbc cmask reads to tile cache and added some fast\_color\_clear functionality.

Change 41644 on 2002/07/19 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 41513 on 2002/07/19 by wlawless@wlawless\_r400\_linux\_marlboro

more color expand fix,

Change 41454 on 2002/07/19 by paulv@paulv\_r400\_linux\_marlboro

Pre-fast\_color\_clear functionality checkin. All bugs found with \*simple\* testbench fixed.

Change 41421 on 2002/07/18 by johnchen@johnchen\_r400\_linux\_marlboro

code for 16 bits expended depth

Change 41334 on 2002/07/18 by wlawless@wlawless\_r400\_linux\_marlboro

adding files.f for leda

Change 41271 on 2002/07/18 by paulv@paulv\_r400\_linux\_marlboro

Updated code to reflect the RBT spec written by Jay. NOTE: the bvrl file has the

delay removed from the flop (for easier debugging).

Change 41211 on 2002/07/18 by wlawless@wlawless\_r400\_linux\_marlboro

Connected the rb\_color busy to the output busy0,  
unconnected the color expand bit

Change 41204 on 2002/07/18 by wlawless@wlawless\_r400\_linux\_marlboro

got the color expand working, the background reg need to be written

Change 40831 on 2002/07/16 by wlawless@wlawless\_r400\_linux\_marlboro

Yet another state block, custom for the sx block

Change 40830 on 2002/07/16 by wlawless@wlawless\_r400\_linux\_marlboro

Added the logic to hold the pipe if the same quad is in the  
blend pipe or the fifo to the blend pipe.... CAM lookup..

Change 40664 on 2002/07/15 by paulv@paulv\_r400\_linux\_marlboro

Connected word signal (denotes upper or lower 128 bits of 256-bit data transfer) from  
MC->RBM->RBT.

Change 40645 on 2002/07/15 by paulv@paulv\_r400\_linux\_marlboro

Added rb\_rbt\_tc\_addr\_calc.mc and .bvrl link.

Change 40642 on 2002/07/15 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 40627 on 2002/07/15 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 40626 on 2002/07/15 by paulv@paulv\_r400\_linux\_marlboro

Added blend cam lookup logic and fast\_color\_clear pass-thru signal.

Change 40170 on 2002/07/12 by paulv@paulv\_r400\_linux\_marlboro

Fixed some bugs found with early test bench and leda.

Change 40167 on 2002/07/12 by paulv@paulv\_r400\_linux\_marlboro

Added cacheline valid bit to determine a cacheline hit.

Change 39920 on 2002/07/12 by johnchen@johnchen\_r400\_sun\_marlboro

initial submit for rb depth logic

Change 39744 on 2002/07/11 by wlawless@wlawless\_r400\_linux\_marlboro

added the state for Blend Enable into the rb\_probe block....!!!

Change 39465 on 2002/07/10 by paulv@paulv\_r400\_linux\_marlboro

Fixed subnorm calculation.

Change 39455 on 2002/07/10 by paulv@paulv\_r400\_linux\_marlboro

Fixed clamping of negative unsigned number formats (e.g., -300 for a urf number is illegal). All negative numbers representing unsigned number formats are clamped to 0.

Change 39445 on 2002/07/10 by wlawless@wlawless\_r400\_linux\_marlboro

fixed the byte enables to work with/out doing a memory read

Change 39384 on 2002/07/10 by paulv@paulv\_r400\_linux\_marlboro

Added pixel\_valid bit (pipelined through blender).

Change 39161 on 2002/07/09 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 38343 on 2002/07/05 by subad@subad\_r400\_linux\_marlboro

added //make\_syn comments to use deps.pl script to generate tcd.syn file.

Changed some instance names to match standards.

Regenerated tcd.syn using deps.pl script

Change 37884 on 2002/07/03 by paulv@paulv\_r400\_linux\_marlboro

Removed RBT\_RBM\_bytevalid signal. Also shrunk RBT\_RBM\_tag to 5 bits (from 7 bits).

Change 37876 on 2002/07/03 by wlawless@wlawless\_r400\_linux\_marlboro

in RC fixed a warning, wire declaired twice

moved the RBBM out of probe and put it into color.v

in probe instanciated the state module, no logical changes

Change 37817 on 2002/07/03 by wlawless@wlawless\_r400\_linux\_marlboro

fixed the toggle for blend read  
also added a gate of 0's if blend is off, blender needs 0's

Change 37626 on 2002/07/02 by wlawless@wlawless\_r400\_linux\_marlboro

better fix for previous bug, read and write be in back-to-back cycles  
changed the early\_cache\_line back to 12 from 11...

Change 37579 on 2002/07/02 by jayw@jayw\_r400\_linux\_marlboro

1st triangle

Change 37578 on 2002/07/02 by jayw@jayw\_r400\_linux\_marlboro

1st triangle.

Change 37492 on 2002/07/01 by wlawless@wlawless\_r400\_linux\_marlboro

fixed toggle for writing BE's, also fixed SX typo..., Runs 1st triangle

Change 37404 on 2002/07/01 by paulv@paulv\_r400\_linux\_marlboro

Added testing for samples 2,3 and 4 (6 and 8 should behave like 3 and 4, respectively).

Change 37402 on 2002/07/01 by paulv@paulv\_r400\_linux\_marlboro

Fixed problem with  $\geq 2$  samples.

Change 37208 on 2002/06/28 by paulv@paulv\_r400\_linux\_marlboro

Added Jay's fixes to the 2d byte address.

Change 37192 on 2002/06/28 by paulv@paulv\_r400\_linux\_marlboro

Initial version. Just for 1 sample/pixel.

Change 37190 on 2002/06/28 by paulv@paulv\_r400\_linux\_marlboro

Fixed some bugs found with test bench.

Change 37052 on 2002/06/28 by wlawless@wlawless\_r400\_linux\_marlboro

fixed typo in previous fix

Change 37034 on 2002/06/28 by wlawless@wlawless\_r400\_linux\_marlboro

Changed the probe increment to match each rb ID..

Change 36869 on 2002/06/27 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 36848 on 2002/06/27 by paulv@paulv\_r400\_linux\_marlboro

Mistake in spec. rb\_mc\_access\_requestqueue needs to be specified for both reads AND writes.

Change 36813 on 2002/06/27 by paulv@paulv\_r400\_linux\_marlboro

Fixed validrequest to mc for a write request.

Change 36775 on 2002/06/27 by wlawless@wlawless\_r400\_linux\_marlboro

toggle alignment

Change 36470 on 2002/06/26 by wlawless@wlawless\_r400\_linux\_marlboro

added pixel y0

Change 36456 on 2002/06/26 by paulv@paulv\_r400\_linux\_marlboro

Added output valid bit (pixel\_y0) for color cache.

Change 36405 on 2002/06/26 by paulv@paulv\_r400\_linux\_marlboro

Fixed subnorm logic.

Change 36363 on 2002/06/26 by wlawless@wlawless\_r400\_linux\_marlboro

fixed typo

Change 36361 on 2002/06/26 by wlawless@wlawless\_r400\_linux\_marlboro

ram data backwards, pixel mask bits needed a side register

Change 36279 on 2002/06/25 by paulv@paulv\_r400\_linux\_marlboro

Fixed a bug where the mantissa's binary point of the src & dst channels did not line up with the mantissa's binary point of the multiplication results.

Change 36146 on 2002/06/25 by paulv@paulv\_r400\_linux\_marlboro

Added detail mask logic, cleaned up state decode module instantiations and fixed some leda warnings/errors.

Change 36136 on 2002/06/25 by paulv@paulv\_r400\_linux\_marlboro

Added color\_sel\_o, renamed all state info (e.g., we, addr, etc) signals to be similar to other blocks (for instance, state\_we was rbbm\_rb\_we in my blender code) and fixed decoding of rop3 registers (correct register was colorcontrol, not 2d\_format\_rop3, which is a shadow register--but need to also handle writing to it).

Change 36105 on 2002/06/25 by wlawless@wlawless\_r400\_linux\_marlboro

some timing alignment between state and reading the cache data

Change 35840 on 2002/06/24 by wlawless@wlawless\_r400\_linux\_marlboro

fixed address coversion to 31:5

Change 35748 on 2002/06/24 by paulv@paulv\_r400\_linux\_marlboro

Fixed rts to quad\_ram interface when sx fifo pointer was wrong (e.g., ptr points to sx1 fifo, but data in sx0 fifo). Also fixed state decode index signals (was using input from RBT; should have been flopped version).

Change 35666 on 2002/06/21 by paulv@paulv\_r400\_linux\_marlboro

Fixed all bugs found with personal test bench and june 15th 1st triangle test bench.

Change 35538 on 2002/06/21 by wlawless@wlawless\_r400\_linux\_marlboro

fixed xoe in the rc

Change 35531 on 2002/06/21 by paulv@paulv\_r400\_linux\_marlboro

Last fix was bogus. This is the real fixed version.

Change 35530 on 2002/06/21 by paulv@paulv\_r400\_linux\_marlboro

no longer needed

Change 35519 on 2002/06/21 by paulv@paulv\_r400\_linux\_marlboro

Fixed 3d macro offset calculation and 2d subset offset calculation.

Change 35481 on 2002/06/21 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 35479 on 2002/06/21 by wlawless@wlawless\_r400\_linux\_marlboro

autoflush delay write



Change 35468 on 2002/06/21 by wlawless@wlawless\_r400\_linux\_marlboro  
rbm decode had a bug

Change 35373 on 2002/06/20 by paulv@paulv\_r400\_linux\_marlboro  
Alpha blender submodule is now only 4 cycles long.

Change 35309 on 2002/06/20 by paulv@paulv\_r400\_linux\_marlboro  
Added rop3 logic. Also shrunk pipeline to 14 cycles (was 15).

Change 35307 on 2002/06/20 by fhsien@fhsien\_r400\_linux\_marlboro  
Updating names

Change 35298 on 2002/06/20 by paulv@paulv\_r400\_linux\_marlboro  
Was 5 cycles long. Now is 4.

Change 35210 on 2002/06/20 by jayw@MA\_JAYW  
fixed misspelled context done busy to RC

Change 35138 on 2002/06/20 by wlawless@wlawless\_r400\_linux\_marlboro  
don't remember

Change 35024 on 2002/06/19 by wlawless@wlawless\_r400\_linux\_marlboro  
state decode for GFX state 0 was wrong,

Change 34919 on 2002/06/19 by paulv@paulv\_r400\_linux\_marlboro  
Removed RB\_MC\_access\_subset signal (for rbm).

Change 34916 on 2002/06/19 by jayw@MA\_JAYW  
really removed subset to MC

Change 34762 on 2002/06/18 by wlawless@wlawless\_r400\_linux\_marlboro  
fixed rb\_color states\_bits to state\_index  
some clock name problems

Change 34755 on 2002/06/18 by wlawless@wlawless\_r400\_linux\_marlboro  
fixed clock

Change 34744 on 2002/06/18 by paulv@paulv\_r400\_linux\_marlboro

Changed state decode logic to use many less registers (but some additional muxing).

Change 34649 on 2002/06/18 by paulv@paulv\_r400\_linux\_marlboro

Fixed the output of a few color formats (color\_8\_8, color\_16\_16, etc.).

Change 34538 on 2002/06/17 by paulv@paulv\_r400\_linux\_marlboro

Fixed all plausible errors and warnings produced by leda.

Change 34525 on 2002/06/17 by paulv@paulv\_r400\_linux\_marlboro

Fixed pixels used for chromakeying (was using incorrect bits in the AND phase).

Change 34507 on 2002/06/17 by paulv@paulv\_r400\_linux\_marlboro

Added chroma keying logic.

Change 34187 on 2002/06/14 by wlawless@wlawless\_r400\_linux\_marlboro

added a separate state block, looks much nicer...  
also, a steve allen edit of the tree file

Change 33891 on 2002/06/13 by paulv@paulv\_r400\_linux\_marlboro

Test bench files for rb\_rbd\_quad\_address\_calc.v.

Change 33890 on 2002/06/13 by paulv@paulv\_r400\_linux\_marlboro

Fixed all bugs related to June 15th operationality, including any x's, z's and some control signals/logic.

Change 33887 on 2002/06/13 by paulv@paulv\_r400\_linux\_marlboro

For some reason, the source code still had 3 registers instead of the promised 2.

Change 33874 on 2002/06/13 by wlawless@wlawless\_r400\_linux\_marlboro

clk stuff

Change 33801 on 2002/06/13 by rbell@rbell\_crayola\_sun\_cvd

Fixes/hacks to get the first chip integration compile to work.

Change 33731 on 2002/06/13 by wlawless@wlawless\_r400\_linux\_marlboro

fixed up state stuff

Change 33728 on 2002/06/13 by paulv@paulv\_r400\_linux\_marlboro

Fixed graphics copy macro (from GFX\_COPY\_STATE to GFX\_GFX\_COPY\_STATE).

Change 33656 on 2002/06/12 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 33655 on 2002/06/12 by paulv@paulv\_r400\_linux\_marlboro

June 15th functionality (color cache only) working. Some other minor issues resolved (page changing, for one).

Change 33573 on 2002/06/12 by paulv@paulv\_r400\_linux\_marlboro

Fixed all valid errors/warnings found with leda.

Change 33500 on 2002/06/12 by wlawless@wlawless\_r400\_linux\_marlboro

added fifo busy to rb\_color\_busy

Change 33499 on 2002/06/12 by wlawless@wlawless\_r400\_linux\_marlboro

Added rb\_color\_busy

Change 33444 on 2002/06/12 by wlawless@wlawless\_r400\_linux\_marlboro

added to disable autofluch when delay = 0

Change 33432 on 2002/06/12 by wlawless@wlawless\_r400\_linux\_marlboro

changed addr to 27 bit

Change 33426 on 2002/06/12 by paulv@paulv\_r400\_linux\_marlboro

Made RBC\_RBM\_color\_address two separate (read and write) addresses.

Change 33412 on 2002/06/12 by wlawless@wlawless\_r400\_linux\_marlboro

added color cache write request bus

Change 33308 on 2002/06/11 by wlawless@wlawless\_r400\_sun\_marlboro

rb update prior to simulation

Change 33249 on 2002/06/11 by paulv@paulv\_r400\_linux\_marlboro

Fixed some bugs found with test bench.

Change 33247 on 2002/06/11 by wlawless@wlawless\_r400\_linux\_marlboro

clean up from leda

Change 33149 on 2002/06/11 by wlawless@wlawless\_r400\_linux\_marlboro

cleaned up signal names for compile

Change 33141 on 2002/06/11 by wlawless@wlawless\_r400\_linux\_marlboro

added clk gating stuff

Change 33038 on 2002/06/10 by wlawless@wlawless\_r400\_linux\_marlboro

new rb\_clock file

Change 33020 on 2002/06/10 by paulv@paulv\_r400\_linux\_marlboro

Fixed all errors, signal mismatches, etc. and added RBBM state decode logic.

Change 33014 on 2002/06/10 by paulv@paulv\_r400\_linux\_marlboro

Added header.

Change 33013 on 2002/06/10 by johnchen@johnchen\_r400\_sun\_marlboro

initial rb\_depth for compiling

Change 32919 on 2002/06/10 by wlawless@wlawless\_r400\_linux\_marlboro

added wire statement for signals

Change 32893 on 2002/06/10 by wlawless@wlawless\_r400\_linux\_marlboro

renamed

Change 32892 on 2002/06/10 by wlawless@wlawless

made rb\_

Change 32888 on 2002/06/10 by wlawless@wlawless\_r400\_linux\_marlboro

don't know

Change 32828 on 2002/06/07 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 32720 on 2002/06/07 by paulv@paulv\_r400\_linux\_marlboro

Removed valid signals from fifos (not needed--empty and full bits generated by fifo will denote if there are any valid requests) and fixed some bit selections.

Change 32694 on 2002/06/07 by paulv@paulv\_r400\_linux\_marlboro

Added rbm interface.

Change 32664 on 2002/06/07 by wlawless@wlawless\_r400\_linux\_marlboro

don't remember

Change 32645 on 2002/06/07 by wlawless@wlawless\_r400\_linux\_marlboro

fixed signal name typo

Change 32634 on 2002/06/07 by wlawless@wlawless\_r400\_linux\_marlboro

renamed depth

Change 32632 on 2002/06/07 by wlawless@wlawless\_r400\_linux\_marlboro

removed toggle from blend

Change 32631 on 2002/06/07 by paulv@paulv\_r400\_linux\_marlboro

Fixed pixel bits needed for dither (x bits come in as 3-bit vector and a 0 or 1 is concatenated at the end depending on the pixel). Y pixel bits ok.

Change 32624 on 2002/06/07 by wlawless@wlawless\_r400\_linux\_marlboro

fixed up signal to get rid of all warning, fixed quad XY size for dither

Change 32549 on 2002/06/07 by paulv@paulv\_r400\_linux\_marlboro

Fixed color\_array and color\_slice definitions for color1-3.

Change 32544 on 2002/06/07 by wlawless@wlawless\_r400\_linux\_marlboro

initial add

Change 32516 on 2002/06/06 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 32508 on 2002/06/06 by paulv@paulv\_r400\_linux\_marlboro

Forgot to declare the rtr (stall) signal.

Change 32506 on 2002/06/06 by paulv@paulv\_r400\_linux\_marlboro

Previous checkin went bust somehow. This is the proper version of the code.

Change 32502 on 2002/06/06 by paulv@paulv\_r400\_linux\_marlboro

Optimized the code to complete in 2 cycles (and shrink the area by 1/4 or so), added a delay signal and fixed a few bugs.

Change 32323 on 2002/06/06 by wlawless@wlawless\_r400\_linux\_marlboro

added 4 bits of x & y for dither

Change 32291 on 2002/06/06 by paulv@paulv\_r400\_linux\_marlboro

Fixed some of the vector sizes.

Change 32182 on 2002/06/05 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 32181 on 2002/06/05 by paulv@paulv\_r400\_linux\_marlboro

Fixed rb\_mc\_address\_calc instantiation.

Change 32178 on 2002/06/05 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 32043 on 2002/06/05 by wlawless@wlawless\_r400\_linux\_marlboro

changed name to rb\_tile.v

Change 32042 on 2002/06/05 by wlawless@wlawless

changed name to rb\_tile.v

Change 31851 on 2002/06/04 by paulv@paulv\_r400\_linux\_marlboro

Fixed a few things, including removing subset signals from clients, added MC\_RB\_addrmapcols (for page size determination) and a few other minor problems.

Change 31800 on 2002/06/04 by wlawless@wlawless\_r400\_linux\_marlboro

Cleaned up some stuff for simulation

Change 31749 on 2002/06/04 by paulv@paulv\_r400\_linux\_marlboro

All code necessary for June 15th is in but needs to be tested.

Change 31571 on 2002/06/03 by paulv@paulv\_r400\_linux\_marlboro

Fixed swap. It has been moved before the pixels are formatted and allowed bypassed pixels (the 32-bits/component variety) to be swappable.

Change 31498 on 2002/06/03 by paulv@paulv\_r400\_linux\_marlboro

Defined copy signal for state decoders.

Change 31497 on 2002/06/03 by paulv@paulv\_r400\_linux\_marlboro

Removed component\_mask signal.

Change 31496 on 2002/06/03 by paulv@paulv\_r400\_linux\_marlboro

Changed FMT defines to COLOR and am now using NUMBER defines.

Change 31171 on 2002/05/31 by wlawless@wlawless\_r400\_linux\_marlboro

Change a lot of state storage stuff

Change 31149 on 2002/05/31 by wlawless@wlawless

moved to common

Change 31147 on 2002/05/31 by wlawless@wlawless

moved to common

Change 31145 on 2002/05/31 by wlawless@wlawless

nothing

Change 31102 on 2002/05/31 by wlawless@wlawless\_r400\_linux\_marlboro

commented out the RBM for now

Change 31101 on 2002/05/31 by wlawless@wlawless

get rid of this

Change 31036 on 2002/05/31 by wlawless@wlawless\_r400\_linux\_marlboro

add a mux and nomux version

Change 31009 on 2002/05/31 by wlawless@wlawless\_r400\_linux\_marlboro

put copy back in

Change 30913 on 2002/05/30 by wlawless@wlawless\_r400\_linux\_marlboro

fixed the rnm name

Change 30911 on 2002/05/30 by paulv@paulv\_r400\_linux\_marlboro

The file has been moved to its correct folder (mc\_interface). It can now be safely deleted (unlike before).

Change 30910 on 2002/05/30 by paulv@paulv\_r400\_linux\_marlboro

Initial version (not complete).

Change 30902 on 2002/05/30 by pmitchel@pmitchel\_entire\_depot\_win

recovering deleted file

Change 30900 on 2002/05/30 by paulv@paulv\_r400\_linux\_marlboro

This file does not belong here.

Change 30899 on 2002/05/30 by fhsien@fhsien\_r400\_unix\_marlboro

Tkp4 - RENAME

Change 30897 on 2002/05/30 by wlawless@wlawless\_r400\_linux\_marlboro

new, much simpler state storage.....

also made with flops not latches

Change 30896 on 2002/05/30 by paulv@paulv\_r400\_linux\_marlboro

Initial version.

Change 30594 on 2002/05/29 by paulv@paulv\_r400\_linux\_marlboro

Removed data valid signals and added cacheline\_early\_o (the second to last pipeline stage of the cacheline signal).



Change 30582 on 2002/05/29 by wlawless@wlawless\_r400\_linux\_marlboro

added the write to the cache path

Change 30528 on 2002/05/29 by paulv@paulv\_r400\_linux\_marlboro

Added stall signal (only used for TC--set high for RB).

Change 30267 on 2002/05/28 by paulv@paulv\_r400\_linux\_marlboro

Fixed color<x>\_info state decode and used defines for register bit selections.

Change 29664 on 2002/05/23 by wlawless@wlawless\_r400\_linux\_marlboro

Added the quad offset into everything

Change 29601 on 2002/05/22 by paulv@paulv\_r400\_sun\_marlboro

Updated test bench to match latest changes to alpha blender.

Change 29528 on 2002/05/22 by wlawless@wlawless\_r400\_linux\_marlboro

finished connecting up blend

Change 29327 on 2002/05/21 by paulv@paulv\_r400\_sun\_marlboro

Fixed data bypass path for 128-bit pixels.

Change 29175 on 2002/05/20 by paulv@paulv\_r400\_sun\_marlboro

Changed the ati\_state\_storage instantiations to state\_storage\_reg instantiations.

Change 29174 on 2002/05/20 by paulv@paulv\_r400\_sun\_marlboro

Fixed a few color formatting bugs (e.g., blue in red channel, red in blue channel, exponents incorrect).

Change 29173 on 2002/05/20 by paulv@paulv\_r400\_sun\_marlboro

Some signals were not connected correctly. This has been resolved.

Change 29169 on 2002/05/20 by paulv@paulv\_r400\_sun\_marlboro

Fixed negate logic (was incomplete, thus creating latches).

Change 29129 on 2002/05/20 by paulv@paulv\_r400\_sun\_marlboro

Fixed pixel bits used for dithering. The second pixel in the 1/2 quad needed to have

'1' added to the x bits.

Change 29098 on 2002/05/20 by paulv@paulv\_r400\_sun\_marlboro

Fixed a few things (src\_color is a 256-bit vector, there are 4 bits of pixel coordinate to do dithering, etc.) and added a valid signal.

Change 29097 on 2002/05/20 by paulv@paulv\_r400\_sun\_marlboro

Updated dither code and round in factor (now 8 bits).

Change 29096 on 2002/05/20 by paulv@paulv\_r400\_sun\_marlboro

Updated dither code and made round factor 8 bits.

Change 29080 on 2002/05/20 by wlawless@wlawless\_r400\_linux\_marlboro

fixed name

Change 28783 on 2002/05/17 by paulv@paulv\_r400\_sun\_marlboro

Fixed some formatting bugs found with testbench.

Change 28781 on 2002/05/17 by paulv@paulv\_r400\_sun\_marlboro

Updated test bench to mimic latest changes in source code.

Change 28658 on 2002/05/17 by paulv@paulv\_r400\_sun\_marlboro

Renamed byte\_offset to quad\_offset and changed cacheline signal from 6 to 7 bits.

Change 28657 on 2002/05/17 by paulv@paulv\_r400\_sun\_marlboro

Added blender shell.

Change 28653 on 2002/05/17 by paulv@paulv\_r400\_sun\_marlboro

Initial version.

Change 28504 on 2002/05/16 by paulv@paulv\_r400\_sun\_marlboro

Updated with latest register values, corrected some signals and added some other features.

Change 28420 on 2002/05/16 by wlawless@wlawless\_r400\_linux\_marlboro

Checked in for Paul to edit rb\_color.v

Change 28353 on 2002/05/16 by wlawless@wlawless\_r400\_linux\_marlboro

Added a state machine for cache blend read...

Change 28285 on 2002/05/15 by paulv@paulv\_r400\_sun\_marlboro

Updated with latest (correct) color formats and numbers. Also implemented dithering (truncate, round or dither).

Change 28105 on 2002/05/15 by jayw@MA\_JAYW

Remove RB\_MC\_access\_subset.

RB\_MC\_access\_address is[31:5], a device address.

Change 28099 on 2002/05/15 by paulv@paulv\_r400\_sun\_marlboro

Updated degamma table (now with more x's!!).

Change 27960 on 2002/05/14 by wlawless@wlawless\_r400\_linux\_marlboro

cleaned up signal names... WFL

Change 27852 on 2002/05/14 by wlawless@wlawless\_r400\_linux\_marlboro

Added the blend cache read signals

Change 27735 on 2002/05/13 by jayw@MA\_JAYW

added cp\_rb\_pm\_enb and fixed new rb->sx interface syntax.

Change 27705 on 2002/05/13 by jayw@MA\_JAYW

updated color and index interface to SX

Change 27615 on 2002/05/13 by wlawless@wlawless\_r400\_linux\_marlboro

fixed name

Change 27614 on 2002/05/13 by wlawless@wlawless\_r400\_sun\_marlboro

Fixed naming to rb\_ for everything

Change 27346 on 2002/05/10 by wlawless@wlawless\_r400\_sun\_marlboro

renamed rb\_

Change 27344 on 2002/05/10 by wlawless@wlawless\_r400\_sun\_marlboro

rename rb\_

Change 27340 on 2002/05/10 by wlawless@wlawless\_r400\_sun\_marlboro

renamed rb\_

Change 27338 on 2002/05/10 by wlawless@wlawless\_r400\_sun\_marlboro

changed names to rb\_

Change 27337 on 2002/05/10 by wlawless@wlawless\_r400\_sun\_marlboro

changed name to rb\_

Change 27225 on 2002/05/09 by paulv@paulv\_r400\_sun\_marlboro

Mantissa table now 1 bit bigger (slope now 7 bits). Other changes necessary to get degamma accurate for 32-bit pixels (e.g., slightly bigger final mult, etc.).

Change 27212 on 2002/05/09 by wlawless@wlawless\_r400\_sun\_marlboro

modified Increment in\_flight count... fun fun  
new block to make it compile correctly rb\_c\_cache.v

Change 27191 on 2002/05/09 by paulv@paulv\_r400\_sun\_marlboro

Code no longer needed.

Change 27190 on 2002/05/09 by paulv@paulv\_r400\_sun\_marlboro

Test bench files now go into src folder.

Change 27102 on 2002/05/08 by paulv@paulv\_r400\_sun\_marlboro

All necessary logic (deformat, degamma, etc.) fixed.

Change 26929 on 2002/05/08 by wlawless@wlawless\_r400\_sun\_marlboro

added all io ports and ram read cam lookup

Change 26407 on 2002/05/03 by paulv@paulv\_r400\_sun\_marlboro

Updated code to reflect architectural changes and new tables.

Change 26324 on 2002/05/03 by paulv@paulv\_r400\_sun\_marlboro

Some minor fixes and area/timing optimizations.

Change 25993 on 2002/05/02 by wlawless@wlawless\_r400\_sun\_marlboro

On going work, added rb\_sx\_int.v through the level of heir  
and ran a sim on sx requests :)

Change 25938 on 2002/05/01 by paulv@paulv\_r400\_sun\_marlboro

Initial version.

Change 25831 on 2002/05/01 by paulv@paulv\_r400\_sun\_marlboro

Added capability to handle subnorms.

Change 25796 on 2002/05/01 by paulv@paulv\_r400\_sun\_marlboro

Changed the constant exponent (from 8 to 7) and the 13-bit final multiplicand.

Change 25572 on 2002/04/30 by paulv@paulv\_r400\_sun\_marlboro

Fixed fog factor.

Change 25414 on 2002/04/29 by paulv@paulv\_r400\_sun\_marlboro

Fixed an exponent.

Change 25343 on 2002/04/29 by wlawless@wlawless

re named this to rb\_sx\_int.v

Change 25341 on 2002/04/29 by wlawless@wlawless\_r400\_sun\_marlboro

rb color to SX Block interface

Change 25338 on 2002/04/29 by paulv@paulv\_r400\_sun\_marlboro

Constant was wrong. Corrected.

Change 25315 on 2002/04/29 by paulv@paulv\_r400\_sun\_marlboro

One of the constants was incorrect. Fixed now.

Change 25182 on 2002/04/26 by paulv@paulv\_r400\_sun\_marlboro

Degamma now fully operational (Microsoft equation fully implemented and working).

Change 24691 on 2002/04/24 by paulv@paulv\_r400\_sun\_marlboro

These files have been moved into the color subfolder.

Change 24690 on 2002/04/24 by paulv@paulv\_r400\_sun\_marlboro

Moved from top level rb directory to here.

Change 24689 on 2002/04/24 by paulv@paulv\_r400\_sun\_marlboro

Don't need anymore.

Change 24688 on 2002/04/24 by paulv@paulv\_r400\_sun\_marlboro

Need to check in because all alpha blender files are going into the color folder.

Change 24687 on 2002/04/24 by paulv@paulv\_r400\_sun\_marlboro

A few modifications to improve area (slightly) and timing (somewhat).

Change 24678 on 2002/04/24 by wlawless@wlawless\_r400\_sun\_marlboro

This is a list of some RB color verification ideas....

Change 24655 on 2002/04/23 by paulv@paulv\_r400\_sun\_marlboro

Replaced x's with 0's (as was done by Synopsys in obtaining the gates).

Change 24582 on 2002/04/23 by wlawless@wlawless\_r400\_sun\_marlboro

Initial add

Change 24580 on 2002/04/23 by wlawless@wlawless\_r400\_sun\_marlboro

initial place holder

Change 24578 on 2002/04/23 by wlawless@wlawless\_r400\_sun\_marlboro

initial place holder

Change 24573 on 2002/04/23 by wlawless@wlawless\_r400\_sun\_marlboro

This is the initial add of the RenderBackend Color .v files

Change 24571 on 2002/04/23 by paulv@paulv\_r400\_sun\_marlboro

New degamma files (original rb\_rbc\_degamma.mc split into 4 separate modules, not including wrapper rb\_rbc\_degamma.v).

Change 24519 on 2002/04/23 by jayw@MA\_JAYW

changed tag between MC and RB to 9 bits.

Change 24404 on 2002/04/22 by paulv@paulv\_r400\_sun\_marlboro

Degamma logic is now 3 clock cycles wide. Instead of using one file for alpha bypass for gamma and degamma, now need 2.

Change 24403 on 2002/04/22 by paulv@paulv\_r400\_sun\_marlboro

Fixed normalize logic.

Change 24256 on 2002/04/22 by paulv@paulv\_r400\_sun\_marlboro

Removed normalize logic at beginning of gamma code--it is done by the alpha blender on output.

Change 23592 on 2002/04/17 by paulv@paulv\_r400\_sun\_marlboro

This is the synthesized version of rb\_rbc\_degammamc. Since the mc file contains don't cares that can not be simulated properly, this version will be used throughout test/synthesis.

Change 23454 on 2002/04/16 by paulv@paulv\_r400\_sun\_marlboro

Initial version.

Change 23347 on 2002/04/15 by paulv@paulv\_r400\_sun\_marlboro

Forgot to remove autopipelining and put registers at bottom.

Change 23308 on 2002/04/15 by paulv@paulv\_r400\_sun\_marlboro

Initial version.

Change 23303 on 2002/04/15 by paulv@paulv\_r400\_sun\_marlboro

Split mantissa LUT into 3 tables. Some of the mantissa's LUT values have don't cares ('x') (before they were hard-coded), so the logic had to change slightly (1->3 tables and a final concatenate). Because of this, Synopsys optimizes the code and produces few gates (timing seemed to improve also).

Change 22999 on 2002/04/12 by paulv@paulv\_r400\_sun\_marlboro

Initial version.

Change 22464 on 2002/04/09 by paulv@paulv\_r400\_sun\_marlboro

Minor update.

Change 22415 on 2002/04/08 by paulv@paulv\_r400\_sun\_marlboro

Initial versions.

Change 21622 on 2002/04/03 by jayw@MA\_JAYW

RBBM\_a is 15 bits

Change 21429 on 2002/04/02 by paulv@paulv\_r400\_sun\_marlboro

Minor fix (removed a mux that wasn't necessary).

Change 21377 on 2002/04/02 by jayw@MA\_JAYW

added RB\_MH\_queuecount  
and removed tile\_done from RBs.

Change 21365 on 2002/04/02 by jayw@MA\_JAYW

MH\_RB\_queuecount\_external is now MH\_RB\_queuecount

Change 21286 on 2002/04/01 by jayw@MA\_JAYW

fixed to output RB\_MC\_access and  
the rtr and send from RB to RC for coarse,  
this is not 4 pins not one.

Change 21072 on 2002/03/29 by paulv@paulv\_r400\_sun\_marlboro

Fixed dst from 32-bit IEEE fp to 22-bit internal fp.

Change 20993 on 2002/03/28 by paulv@paulv\_r400\_sun\_marlboro

Updated code with recent additions/fixes.

Change 20767 on 2002/03/27 by jayw@MA\_JAYW

changed RC\_RB0\_names to u0\_RC\_RB, strange but true.

Change 20766 on 2002/03/27 by jayw@MA\_JAYW

changed RB0\_RC to u0\_RB\_RC naming convention! duh!

Change 20748 on 2002/03/27 by jayw@MA\_JAYW

removed SX0\_RB\_color\_valid and SX1\_RB\_color\_valid.  
unnecessary as \_send works for this.



Change 20721 on 2002/03/27 by jayw@MA\_JAYW

removed bogus offset x and offset y from detail bus.  
added event bit to coarse bus.

Change 20691 on 2002/03/27 by jayw@MA\_JAYW

Added missing individual send/rtr between  
RC and RB for the detail bus.

Change 20684 on 2002/03/27 by jayw@MA\_JAYW

fixed name of switched RB\_SX0\_quad\_rtr  
fixed input of soft reset.

Change 20573 on 2002/03/26 by jayw@MA\_JAYW

Several bus name changes.  
Added RB->RC system context bus.

Change 20533 on 2002/03/26 by jayw@MA\_JAYW

several changes.  
Added RBBM interface.  
Redid MC interface.  
Should match latest SX interfaces.

Change 19793 on 2002/03/20 by paulv@paulv\_r400\_sun\_marlboro

Initial version.

Change 19396 on 2002/03/18 by paulv@paulv\_r400\_sun\_marlboro

Bugs found with test bench have been fixed.

Change 18728 on 2002/03/13 by paulv@paulv\_r400\_sun\_marlboro

Added timescale directive.

Change 18713 on 2002/03/13 by paulv@paulv\_r400\_sun\_marlboro

Added timescale directive.

Change 18603 on 2002/03/12 by paulv@paulv\_r400\_sun\_marlboro

Rewrote most of pixel format to work correctly and include number clamping and  
rounding.

Change 18432 on 2002/03/11 by paulv@paulv\_r400\_sun\_marlboro

Fixed two's complement bug in SRF format.

Change 17856 on 2002/03/07 by paulv@paulv\_r400\_sun\_marlboro

Moved flops into subblock (rb\_rbc\_pixel\_deformat).

Change 17724 on 2002/03/06 by paulv@paulv\_r400\_sun\_marlboro

More optimizations.

Change 17572 on 2002/03/05 by paulv@paulv\_r400\_sun\_marlboro

Optimized code.

Change 17189 on 2002/03/01 by paulv@paulv\_r400\_sun\_marlboro

Initial version.

Change 11361 on 2001/12/07 by wlawless@wlawless

fixed comment

Change 11330 on 2001/12/06 by wlawless@wlawless

Initial port list only check in

Change 11107 on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro

mv block dirs to gfx

Change 11107 on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro

mv block dirs to gfx

Change 54226 on 2002/09/29 by askende@askende\_r400\_linux\_marlboro

fixing width mismatches warnings out of bcons on some of the top level IOs

Change 53986 on 2002/09/26 by askende@askende\_r400\_linux\_marlboro

1.add the scalar SUB opcode

2. replaced one of the skid\_buff\_top fifos with an ati\_fifo\_top instance

Change 53487 on 2002/09/24 by askende@askende\_r400\_linux\_marlboro

renaming files to sx\_<file\_name>

Change 53486 on 2002/09/24 by askende@askende\_r400\_linux\_marlboro

renaming files to sx\_<file\_name>

Change 53483 on 2002/09/24 by askende@askende\_r400\_linux\_marlboro

renamed the .ctmc files by adding the sx prefix

Change 53453 on 2002/09/24 by askende@askende\_r400\_linux\_marlboro

renaming the files to sx\_<file\_name>

Change 53452 on 2002/09/24 by askende@askende\_r400\_linux\_marlboro

adding new files after having renamed existing ones

with sx\_\*

Change 53413 on 2002/09/24 by askende@askende\_r400\_linux\_marlboro

1. removed quads with mask = 0 from the stream.

2. reworked the position export control logic.

Change 52170 on 2002/09/17 by askende@askende\_r400\_sun\_marlboro

fix a export buffer write pointer problem and added more comments

Change 50534 on 2002/09/10 by askende@askende\_r400\_sun\_marlboro

adding new changes related to alloc-dealloc logic

Change 49872 on 2002/09/05 by askende@askende\_r400\_sun\_marlboro

changes related to syntax and new instruction interface

Change 49505 on 2002/09/04 by askende@askende\_r400\_sun\_marlboro

changes related to :

1. predicate in SP vector unit
2. export avail space reporting to SQ in SX

Change 48841 on 2002/08/29 by sallen@sallen\_r400\_lin\_marlboro

-finish up `_pm_enb` and `_pm_en` set to 1, clocks run now  
-also set busy signals low in blocks that don't drive them  
-fix mh DEPS file

Change 48695 on 2002/08/28 by askende@askende\_r400\_sun\_marlboro

fixed :

1. `sx_sc` quad interface bug
2. `ij` buffer data loading sequence bug
3. mislalignment between PC parameter data and `ij` data at the input of the interpolators

Change 48340 on 2002/08/27 by askende@askende\_r400\_sun\_marlboro

reworked part of the export space allocation/deallocation logic.

Change 48205 on 2002/08/27 by askende@askende\_r400\_sun\_marlboro

added for the first time

Change 48197 on 2002/08/27 by askende@askende\_r400\_sun\_marlboro

no longer needed...the `rb` id gets sent down from SC to SX ...

Change 48196 on 2002/08/27 by askende@askende\_r400\_sun\_marlboro

added a separate file for all ``defines` in SX...primarily in `sx_export_control.v`

Change 48195 on 2002/08/27 by askende@askende\_r400\_sun\_marlboro

changes in allocatio/deallocation logic. The first 4 pixel vector tests out of `milestone_tri` work as of this point.

Change 48094 on 2002/08/26 by askende@askende\_r400\_sun\_marlboro

backing up changes

Change 47646 on 2002/08/22 by askende@askende\_r400\_sun\_marlboro

final version related to TP-SP interface change as well as going to new SC\_SX rb id modification

Change 47500 on 2002/08/22 by askende@askende\_r400\_sun\_marlboro

modified top level sp and sx.

1. Removed sc\_sx\_tilex, tiley buses from the sx.v
2. Brought sp\_tp\_formatter logic over to sp.v from tp.v

Change 46934 on 2002/08/19 by askende@askende\_r400\_sun\_marlboro

submitting a change related in generating an rb0\_read\_valid signal going into export buffer module eventually used to generate a sx\_rb#\_color\_send signal.

Change 46673 on 2002/08/17 by askende@askende\_r400\_sun\_marlboro

time out on RB3 index color request wasn't respected. SX can service the same RB only once every four cycles.

Change 45473 on 2002/08/12 by askende@askende\_r400\_sun\_marlboro

1. top level changes related vsr\_vu\_valid
2. modified some of the shader opcodes (SET, MASK, CND)

Change 43744 on 2002/08/01 by askende@askende\_r400\_sun\_marlboro

more synthesis mods

Change 43743 on 2002/08/01 by askende@askende\_r400\_sun\_marlboro

synthesis related changes

Change 43513 on 2002/07/31 by askende@askende\_r400\_sun\_marlboro

syntax correction related to bit-blasted memories

Change 43190 on 2002/07/30 by askende@askende\_r400\_sun\_marlboro

synthesis mod

Change 42974 on 2002/07/29 by askende@askende\_r400\_sun\_marlboro

synthesis related mod...

Change 42779 on 2002/07/26 by askende@askende\_r400\_sun\_marlboro

rearranged the PC read pointers to account for the SC change

Change 42095 on 2002/07/23 by askende@askende\_r400\_sun\_marlboro

swapped around the parameter cache read pointers to compensate for the scan converter's vertex indexing change.

Change 41593 on 2002/07/19 by askende@askende\_r400\_sun\_marlboro

fixed the rbbm read back path.

Change 41541 on 2002/07/19 by askende@askende\_r400\_sun\_marlboro

a working first and seconde polygon test rev of this file.

Change 41492 on 2002/07/19 by askende@askende\_r400\_sun\_marlboro

bit-blasted the virage memory instances for synthesis purposes.

Change 41394 on 2002/07/18 by askende@askende\_r400\_sun\_marlboro

tied a few top level signals...first triangle passes..again.

Change 41310 on 2002/07/18 by askende@askende\_r400\_sun\_marlboro

adding the ctmc configuration files into source control for synthesis support

Change 41307 on 2002/07/18 by askende@askende\_r400\_sun\_marlboro

backing up changes

Change 41109 on 2002/07/17 by askende@askende\_r400\_sun\_marlboro

top level changes driven by the changes in related to SQ-SX export allocation/deallocation interface.

Change 40969 on 2002/07/17 by askende@askende\_r400\_sun\_marlboro

1. New SQ\_SX export interface
2. Added the top level registers for the (i/o registers) using ati\_dff\_in and ati\_dff\_out

Change 40688 on 2002/07/15 by askende@askende\_r400\_sun\_marlboro

backing up changes. Changed a few signal names

Change 40604 on 2002/07/15 by askende@askende\_r400\_sun\_marlboro

added support for two pixel vectors when both vectors coming on the same alu\_id thread.

Change 37492 on 2002/07/01 by wlawless@wlawless\_r400\_linux\_marlboro

fixed toggle for writing BE's, also fixed SX typo..., Runs 1st triangle

Change 36832 on 2002/06/27 by jayw@jayw\_r400\_linux\_marlboro

I now register each rb's bank at the start of each's multi-cycle  
read out of the four buffers.

Change 36078 on 2002/06/25 by askende@askende\_r400\_sun\_marlboro

Added power managment controls signals at the top level : CG\_<block>\_pm\_enb.

Change 36076 on 2002/06/25 by askende@askende\_r400\_sun\_marlboro

rb3\_read\_index is used into assignment of export\_read\_index, instead of registered  
version of it (q\_rb3\_read\_index).

Change 36075 on 2002/06/25 by askende@askende\_r400\_sun\_marlboro

three bug fixes:

1. vector.v

gpr\_cmask is daizy\_chained from one macc\_gpr to the other

2.export\_buffers.v

mem\_we is used instead of the registered version of it.

Change 35940 on 2002/06/24 by askende@askende\_r400\_sun\_marlboro

a few changes related to shader pipe

Change 35583 on 2002/06/21 by askende@askende\_r400\_sun\_marlboro

fixed bugs related to SX\_RB\_color interface...valid signals were not driven correctly

Change 35367 on 2002/06/20 by askende@askende\_r400\_sun\_marlboro

fixed a bug related to generating the right quad index for the second SP pipe data.

Change 35255 on 2002/06/20 by askende@askende\_r400\_sun\_marlboro

fixed a bug related to quad\_send SX\_RB interface

Change 35059 on 2002/06/19 by askende@askende\_r400\_sun\_marlboro

SX to RB interface working at this point

Change 34667 on 2002/06/18 by askende@askende\_r400\_sun\_marlboro

a few fixes related to the first triangle

Change 34592 on 2002/06/17 by askende@askende\_r400\_sun\_marlboro

removed from sx...they are now under sx/param\_sub/

Change 34587 on 2002/06/17 by askende@askende\_r400\_sun\_marlboro

reorganized the perforce tree structure by creating a param\_sub directory under sx branch

Change 34325 on 2002/06/14 by askende@askende\_r400\_sun\_marlboro

fixed a timing issue related to pa\_pos\_skid\_buff...

Change 34222 on 2002/06/14 by askende@askende\_r400\_sun\_marlboro

at this point the PA block gets the valid position data

Change 33361 on 2002/06/11 by askende@askende\_r400\_sun\_marlboro

tied SX\_SQ\_pos\_avail to 1'b1

Change 32457 on 2002/06/06 by askende@askende\_r400\_sun\_marlboro

a working version of the sx-pa position interface

Change 31892 on 2002/06/04 by askende@askende\_r400\_sun\_marlboro

fixed a few problems related to the position read request interface between PA and SX. At this point everything work with exception of the sp\_pa\_pos\_valid that needs to stay high for 4 cycles once a read has been granted to the clipper/pa.

Change 31724 on 2002/06/04 by askende@askende\_r400\_sun\_marlboro

changes at the top level

1. adding sp\_sx\_exp\_dest port to sp.v
2. connecting the sp\_tp\_fetch\_addr ports at the top level
3. changing the sp\_sx\_exp\_dest port from 7 bits to 6 bits in sx.v

Change 30941 on 2002/05/30 by askende@askende\_r400\_sun\_marlboro

fixed a signal naming bug



Change 30702 on 2002/05/29 by askende@askende\_r400\_sun\_marlboro

integrate

Change 30544 on 2002/05/29 by askende@askende\_r400\_sun\_marlboro

backing up changes

Change 30064 on 2002/05/24 by askende@askende\_r400\_sun\_marlboro

submitting the latest changes regarding :

1. export write interface,
2. position data interface..now supporting both buffers (position and auxiliary).

Change 26645 on 2002/05/06 by askende@askende\_r400\_sun\_marlboro

backing up new code.

Change 26643 on 2002/05/06 by askende@askende\_r400\_sun\_marlboro

- 1.tied the top level sx.v to export\_control.v
- 2.added partial logic on the position inteface in export\_control.v

Change 26241 on 2002/05/03 by askende@askende\_r400\_sun\_marlboro

more updates to the top level.

- 1.added RB#\_SX\_index\_op
- 3.added SX\_RBBM\_busy

Change 25664 on 2002/04/30 by askende@askende\_r400\_sun\_marlboro

new top level ..

Includes the new RB to SX interface definition where color interface has been separated from index request interface.

Change 25347 on 2002/04/29 by askende@askende\_r400\_sun\_marlboro

backing up new code

Change 25062 on 2002/04/25 by askende@askende\_r400\_sun\_marlboro

- 1.added the test bench logic to the repository.
- 2.backing up latest changes to the export control logic

Change 23716 on 2002/04/17 by askende@askende\_r400\_sun\_marlboro

first time check in.

Change 23162 on 2002/04/12 by askende@askende\_r400\_sun\_marlboro

deleting this file. being replaced with export\_control.

Change 23160 on 2002/04/12 by askende@askende\_r400\_sun\_marlboro

being checked in so it can later be deleted.

Change 23159 on 2002/04/12 by askende@askende\_r400\_sun\_marlboro

first time checked in. Replaced export\_buffer.v with export\_control.v

Change 22754 on 2002/04/10 by askende@askende\_r400\_sun\_marlboro

1.adding the alpha\_color\_test module into source control

2.a new version of the export\_buffer logic

new feature :

- a. "quad buffer" and "detailed quad buffer" implemented
- b. alpha and color testing being implemented
- c. quad interface from SX to RB implemented

Change 22104 on 2002/04/05 by askende@askende\_r400\_sun\_marlboro

new rev of the top level. corrected the width of some of the RBBM interface signals/buses

Change 22100 on 2002/04/05 by askende@askende\_r400\_sun\_marlboro

new top level file revision.

added the RBBM interface definition.

Change 21972 on 2002/04/04 by askende@askende\_r400\_sun\_marlboro

first time checked in.

Change 21971 on 2002/04/04 by askende@askende\_r400\_sun\_marlboro

new top level revision

Change 21443 on 2002/04/02 by askende@askende\_r400\_sun\_marlboro

renamed some of the IO names to enable the GC integration.

Change 21310 on 2002/04/01 by askende@askende\_r400\_sun\_marlboro

completed the parameter cache read/write logic including the parameter selection (flat vs. gouraud) as well as the parameter difference engine logic for the interpolators.

Change 21078 on 2002/03/29 by askende@askende\_r400\_sun\_marlboro

completed the vertex parameter read/write in/out of parameter cache logic.  
completed the vertex parameter routing and selection.  
a working version of the above.  
a working version of the testbench.

Change 20984 on 2002/03/28 by askende@askende\_r400\_sun\_marlboro

work in progress ..more additions

Change 20761 on 2002/03/27 by askende@askende\_r400\_sun\_marlboro

additional behavioral code

Change 20760 on 2002/03/27 by askende@askende\_r400\_sun\_marlboro

first time checked in.

Change 20704 on 2002/03/27 by askende@askende\_r400\_sun\_marlboro

new top level rev. of the sx.v

Change 20677 on 2002/03/27 by askende@askende\_r400\_sun\_marlboro

new rev.

Change 20665 on 2002/03/27 by askende@askende\_r400\_sun\_marlboro

a new rev of the top level sx interface definition

Change 20625 on 2002/03/26 by askende@askende\_r400\_sun\_marlboro

initial check in.

Change 20624 on 2002/03/26 by askende@askende\_r400\_sun\_marlboro

another rev of the sx.v interface definitions

Change 20010 on 2002/03/21 by askende@askende\_r400\_sun\_marlboro

first revision of the top level for the Shader Export.

Change 11107 on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro

mv block dirs to gfx

Change 11107 on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro

mv block dirs to gfx

Change 11069 on 2001/12/03 by wlawless@wlawless

Initial port list for sx.v

Change 11057 on 2001/12/03 by wlawless@wlawless

nothing

Change 9415 on 2001/11/07 by mmantor@mmantor\_r400

create the director

Change 54226 on 2002/09/29 by askende@askende\_r400\_linux\_marlboro

fixing width mismatches warnings out of bcons on some of the top level IOs

Change 54216 on 2002/09/28 by tien@tien\_r400\_devel\_marlboro

Adjusted pipe stages

Bug fix

Change 54093 on 2002/09/27 by tien@tien\_r400\_devel\_marlboro

Width of exp3:2 vector fixed

Change 53986 on 2002/09/26 by askende@askende\_r400\_linux\_marlboro

1.add the scalar SUB opcode

2. replaced one of the skid\_buff\_top fifos with an ati\_fifo\_top instance

Change 53874 on 2002/09/26 by askende@askende\_r400\_linux\_marlboro

fixed a "logic timing" problem related to Scalar Result write-back path into GPRs

Change 53006 on 2002/09/23 by askende@askende\_r400\_sun\_marlboro

new code added to the scalar engine

Change 52906 on 2002/09/21 by askende@askende\_r400\_sun\_marlboro

adding clamp to the vector unit alu

Change 52838 on 2002/09/20 by askende@askende\_r400\_sun\_marlboro

fixed a bug related to sete opcode

Change 52508 on 2002/09/19 by askende@askende\_r400\_sun\_marlboro

changes:

1. corrected an overflow condition in the multiply logic of the interpolators

2. rewrote the gpr write-back path logic for the scalar results

Change 52134 on 2002/09/17 by askende@askende\_r400\_sun\_marlboro

renamed some of the modules to sp\_\*

Change 52110 on 2002/09/17 by askende@askende\_r400\_sun\_marlboro

removed after being renamed to two new ones starting with sp\_\*

Change 52109 on 2002/09/17 by askende@askende\_r400\_sun\_marlboro

renaming the files to include sp\_\* in the front of the name

Change 52107 on 2002/09/17 by askende@askende\_r400\_sun\_marlboro

deleted after checking in new ones renamed sp\_\*

Change 52105 on 2002/09/17 by askende@askende\_r400\_sun\_marlboro

renamed the modules to sp\_\*

Change 52052 on 2002/09/17 by askende@askende\_r400\_sun\_marlboro

changes to :

1. interpolators to handle sub-norm ij values.
2. scalar engine result back to GPRs.
3. gc.tree regarding the tp\_sp\_valid signals.

Change 51731 on 2002/09/16 by askende@askende\_r400\_sun\_marlboro

backing up changes

Change 51592 on 2002/09/13 by askende@askende\_r400\_sun\_marlboro

modified the swizzle select logic

Change 51560 on 2002/09/13 by askende@askende\_r400\_sun\_marlboro

submitting changes related to scalar engine. The latency through the scalar pipe is 7 cycles at this point.

Change 51442 on 2002/09/13 by askende@askende\_r400\_sun\_marlboro

removed from the depot after they were renamed to sp\_\*

Change 51440 on 2002/09/13 by askende@askende\_r400\_sun\_marlboro

changes:

1. fixed overflow detection logic in macc32
2. fixed RECIP and RECIP\_SQRT logic in scalar\_lut
3. replaced gpr\_cmask = 0xf with the value driven by SQ

Change 50846 on 2002/09/11 by askende@askende\_r400\_sun\_marlboro

modified the sp\_defines\_mc.mc

Change 50834 on 2002/09/11 by askende@askende\_r400\_sun\_marlboro

renaming of the scalar\_lut to sp\_scalar\_lut

Change 50830 on 2002/09/11 by askende@askende\_r400\_sun\_marlboro

added for the first time

Change 50812 on 2002/09/11 by askende@askende\_r400\_sun\_marlboro

- 1.fixed a bug related to sp\_macc32 add logic
- 2.renaming the scalar\_lut.mc to sp\_scalar\_lut.mc

Change 50534 on 2002/09/10 by askende@askende\_r400\_sun\_marlboro

adding new changes related to alloc-dealloc logic

Change 50528 on 2002/09/10 by tien@tien\_r400\_devel\_marlboro

Fixed instance names

Finished sp\_tp code to handle all cases

Change 50404 on 2002/09/10 by askende@askende\_r400\_sun\_marlboro

more changes related to area savings and logic optimizations.

Change 49872 on 2002/09/05 by askende@askende\_r400\_sun\_marlboro

changes related to syntax and new instruction interface

Change 49505 on 2002/09/04 by askende@askende\_r400\_sun\_marlboro

changes related to :

1. predicate in SP vector unit
2. export avail space reporting to SQ in SX

Change 48978 on 2002/08/30 by askende@askende\_r400\_sun\_marlboro

checking in changes related to the new instruction interface

Change 48695 on 2002/08/28 by askende@askende\_r400\_sun\_marlboro

fixed :

1. sx\_sc quad interface bug

2. ij buffer data loading sequence bug  
3. misalignment between PC parameter data and ij data at the input of the interpolators

Change 48197 on 2002/08/27 by askende@askende\_r400\_sun\_marlboro

no longer needed...the rb id gets sent down from SC to SX ...

Change 47863 on 2002/08/23 by askende@askende\_r400\_sun\_marlboro

added sq\_sp\_gpr\_wr\_ena signal for all the phases of a vector unit.

Change 47656 on 2002/08/22 by askende@askende\_r400\_sun\_marlboro

bringing the sp\_tp\_formatter to sp from tp

Change 47646 on 2002/08/22 by askende@askende\_r400\_sun\_marlboro

final version related to TP-SP interface change as well as going to new SC\_SX rb id modification

Change 47441 on 2002/08/21 by askende@askende\_r400\_sun\_marlboro

reworked the staging registers

Change 47181 on 2002/08/20 by askende@askende\_r400\_sun\_marlboro

changed the staging registers to be vertical feeding into macc

Change 46419 on 2002/08/15 by askende@askende\_r400\_sun\_marlboro

renaming

Change 46417 on 2002/08/15 by askende@askende\_r400\_sun\_marlboro

renaming

Change 46373 on 2002/08/15 by askende@askende\_r400\_sun\_marlboro

renamed some of the modules

Change 46348 on 2002/08/15 by askende@askende\_r400\_sun\_marlboro

this check in is related to renaming some of the files to sp\_\*

Change 46341 on 2002/08/15 by askende@askende\_r400\_sun\_marlboro

old modules ...no longer needed



Change 46340 on 2002/08/15 by askende@askende\_r400\_sun\_marlboro

submitting a bunch of changes related to reducing area for the macc32 unit

Change 45966 on 2002/08/14 by askende@askende\_r400\_sun\_marlboro

1. argument selection logic bug fix related to argument modifier "negate"
2. grouped all the `defines and #defines in sp\_defines.v and sp\_defines\_mc.mc

Change 45593 on 2002/08/13 by askende@askende\_r400\_sun\_marlboro

files with #define(s) specific to mc module only

Change 45489 on 2002/08/12 by askende@askende\_r400\_sun\_marlboro

this files includes all the `define(s) for the shader block

Change 45473 on 2002/08/12 by askende@askende\_r400\_sun\_marlboro

1. top level changes related vsr\_vu\_valid
2. modified some of the shader opcodes (SET, MASK, CND)

Change 45315 on 2002/08/09 by askende@askende\_r400\_sun\_marlboro

more opcodes implemented

Change 43690 on 2002/08/01 by askende@askende\_r400\_sun\_marlboro

modifications related to synthesis

Change 43147 on 2002/07/30 by askende@askende\_r400\_sun\_marlboro

explicitly declared the instance for q\_cg\_sp\_pm\_enb

Change 42930 on 2002/07/29 by askende@askende\_r400\_sun\_marlboro

changed the input sclk signal to sclk\_global to support synthesis...  
still uses "sclk" internally after sclk has been assigned sclk\_global

Change 42729 on 2002/07/26 by askende@askende\_r400\_sun\_marlboro

changed the name from isq\_stall to q\_sq\_stall

Change 42617 on 2002/07/26 by askende@askende\_r400\_sun\_marlboro

renamed the clock from CLK to sclk

Change 42463 on 2002/07/25 by askende@askende\_r400\_sun\_marlboro

maybe a syntax problem with [0:0] input declaration

Change 42461 on 2002/07/25 by askende@askende\_r400\_sun\_marlboro

adding synthesis related fixes.

1. added a virage bit-blasted memory component to sp\_vsr\_ctl.v
2. fixed a syntax problem with interp\_ctl.v
3. added the clock into the io list for hi\_prec\_int.mc module

Change 41492 on 2002/07/19 by askende@askende\_r400\_sun\_marlboro

bit-blasted the virage memory instances for synthesis purposes.

Change 41337 on 2002/07/18 by desiree@desiree\_r400\_sun\_marlboro

Testing check-in

Change 41336 on 2002/07/18 by desiree@desiree\_r400\_sun\_marlboro

First add of syn file

Change 41310 on 2002/07/18 by askende@askende\_r400\_sun\_marlboro

adding the ctmc configuration files into source control for synthesis support

Change 41109 on 2002/07/17 by askende@askende\_r400\_sun\_marlboro

top level changes driven by the changes in related to SQ-SX export allocation/deallocation interface.

Change 40968 on 2002/07/17 by askende@askende\_r400\_sun\_marlboro

first time checked in.

this file represents the implementation of all the vector opcodes with exception of the ones that have MUL or ADD at their base.

Change 37589 on 2002/07/02 by jayw@jayw\_r400\_linux\_marlboro

1st triangle, mucho chango.

handles zero, subnorms, etc...

Change 36771 on 2002/06/27 by jayw@MA\_JAYW

the exponent was not generated correctly, now fixed.

I also fixed normalization of zero values.

I also added subnorm compatibility.

NOTE: This codes need time and someone to clean the syntax!!!

Change 36390 on 2002/06/26 by jayw@jayw\_r400\_linux\_marlboro

Reflects change in normalize.mc.

Change 36383 on 2002/06/26 by jayw@MA\_JAYW

mark fowler found this, the  
normalize needs to subtract the number of leading zeros  
when shifting the mantissa left. -- jay

Change 36340 on 2002/06/26 by markf@markf\_r400\_linux\_marlboro

Changed exponent bias for i,j from 10 to 6

Change 36339 on 2002/06/26 by markf@markf\_r400\_linux\_marlboro

Changed exponent bias for i,j from 10 to 6

Change 36078 on 2002/06/25 by askende@askende\_r400\_sun\_marlboro

Added power managment controls signals at the top level : CG\_<block>\_pm\_enb.

Change 36075 on 2002/06/25 by askende@askende\_r400\_sun\_marlboro

three bug fixes:

1. vector.v  
gpr\_cmask is daizy\_chained from one macc\_gpr to the other
- 2.export\_buffers.v  
mem\_we is used instead of the registered version of it.

Change 35940 on 2002/06/24 by askende@askende\_r400\_sun\_marlboro

a few changes related to shader pipe

Change 34667 on 2002/06/18 by askende@askende\_r400\_sun\_marlboro

a few fixes related to the first triangle

Change 34502 on 2002/06/17 by sallen@sallen\_r400\_lin\_marlboro

ferret: cons updates for dependencies  
local csrc files to speed up compiles  
fix time out counter to update during register writes

Change 34345 on 2002/06/15 by markf@markf\_r400\_linux\_marlboro  
Added sclk and srst to interp\_ctl, fixed half\_swap signal, other stuff.

Change 34344 on 2002/06/15 by markf@markf\_r400\_linux\_marlboro  
Added srst to interpolator module

Change 34222 on 2002/06/14 by askende@askende\_r400\_sun\_marlboro  
at this point the PA block gets the valid position data

Change 33393 on 2002/06/11 by askende@askende\_r400\_sun\_marlboro  
fixed a bug related to gpr\_wr\_ena control signal generation.

Change 33346 on 2002/06/11 by askende@askende\_r400\_sun\_marlboro  
added a top level signal called TP\_SP\_data\_valid which propagate all the way down to vector.v

Change 33340 on 2002/06/11 by askende@askende\_r400\_sun\_marlboro  
adding the top level signal called TP\_SP\_data\_valid

Change 33222 on 2002/06/11 by askende@askende\_r400\_sun\_marlboro  
changed the enable for the GPR read cycles to be high all the time. This is a hack for the time being

Change 33157 on 2002/06/11 by askende@askende\_r400\_sun\_marlboro  
added the masking logic for the GPR write path

Change 32779 on 2002/06/07 by askende@askende\_r400\_sun\_marlboro  
adding a behavioral model of a dual-ported 128x128 register file

Change 32777 on 2002/06/07 by askende@askende\_r400\_sun\_marlboro  
no longer needed

Change 32769 on 2002/06/07 by askende@askende\_r400\_sun\_marlboro  
adding into the database....the dummy memory module does not provide sub-word masking.

Change 32079 on 2002/06/05 by askende@askende\_r400\_sun\_marlboro

set the correct number of words (parameter) for the macc\_gpr register file

Change 31995 on 2002/06/05 by askende@askende\_r400\_sun\_marlboro

registered the output of the register file (GPRs) to line up with the phase\_mux control signal

Change 31776 on 2002/06/04 by sallen@sallen\_r400\_lin\_marlboro

- ferret allow user to set VCSBUILD in Construct file
- clean up unit/gc level Construct files a bit
- make macc32 testbench work with VCSBUILD

Change 31724 on 2002/06/04 by askende@askende\_r400\_sun\_marlboro

changes at the top level

1. adding sp\_sx\_exp\_dest port to sp.v
2. connecting the sp\_tp\_fetch\_addr ports at the top level
3. changing the sp\_sx\_exp\_dest port from 7 bits to 6 bits in sx.v

Change 31584 on 2002/06/03 by askende@askende\_r400\_sun\_marlboro

intergrating

Change 31558 on 2002/06/03 by pmitchel@pmitchel\_r400\_linux\_marlboro

test

Change 31296 on 2002/05/31 by askende@askende\_r400\_sun\_marlboro

changes to signal naming

Change 30706 on 2002/05/29 by askende@askende\_r400\_sun\_marlboro

new rev

Change 29993 on 2002/05/24 by askende@askende\_r400\_sun\_marlboro

latest code.

Change 28948 on 2002/05/17 by askende@askende\_r400\_sun\_marlboro

first time checked in ....virage behavioral rtl model for a 16x200sw4 register file.

Change 28947 on 2002/05/17 by askende@askende\_r400\_sun\_marlboro

1. modified the top level sp.v file.
2. exposed the texture fetch path all the way from macc\_gpr to sp.v.
3. modified and tested the interp\_ctl.v ...the ij buffer control logic.
4. replaced the dum\_mem\_p2 with virage rtl behavioral model.

Change 28538 on 2002/05/16 by askende@askende\_r400\_sun\_marlboro

new rev of the vsr control logic ...a working version

Change 28403 on 2002/05/16 by askende@askende\_r400\_sun\_marlboro

new top level reflection the changes in SC-SP interpolation interface ...going from one high precision + 3 low precision interpolators to 4 high precision ones.

Change 27787 on 2002/05/13 by askende@askende\_r400\_sun\_marlboro

first time checked in

Change 27100 on 2002/05/08 by askende@askende\_r400\_sun\_marlboro

first time checked in.

this block represents the control logic for reading and writting the vertex index stage registers.

Change 27070 on 2002/05/08 by askende@askende\_r400\_sun\_marlboro

Paul checking in as Andi

Change 27028 on 2002/05/08 by sallen@sallen\_r400\_lin\_marlboro

first round of ferret changes for gc.v testbench  
add parts\_lib/s\*\*/test/gc

Change 26988 on 2002/05/08 by askende@askende\_r400\_sun\_marlboro

first time checked in

Change 26985 on 2002/05/08 by askende@askende\_r400\_sun\_marlboro

latest top level as well as some changes regarding clock/reset signal naming

Change 24984 on 2002/04/25 by sallen@sallen\_r400\_lin\_marlboro

ferret updates

- add mem fill/dump
- add rbbm register read/writes
- add ferret\_memload test

Change 21971 on 2002/04/04 by askende@askende\_r400\_sun\_marlboro

new top level revision

Change 21447 on 2002/04/02 by askende@askende\_r400\_sun\_marlboro

new top level revision to enable the GC integration.

Change 20621 on 2002/03/26 by askende@askende\_r400\_sun\_marlboro

another naming update

Change 20586 on 2002/03/26 by askende@askende\_r400\_sun\_marlboro

updated the top level interfaces for the GC integration effort.

Change 20547 on 2002/03/26 by pmitchel@pmitchel\_entire\_depot\_win

rename

Change 20544 on 2002/03/26 by askende@askende\_r400\_sun\_marlboro

no changes ...is being checked in so the file can be renamed

Change 20543 on 2002/03/26 by askende@askende\_r400\_sun\_marlboro

new rev ....changed the name of the top level from module "shader" to "sp"

Change 18789 on 2002/03/13 by askende@askende\_r400\_sun\_marlboro

first time checked in.

Change 18349 on 2002/03/11 by askende@askende\_r400\_sun\_marlboro

first time checked in

Change 18348 on 2002/03/11 by askende@askende\_r400\_sun\_marlboro

first time checked in

Change 17964 on 2002/03/07 by askende@askende\_r400\_sun\_marlboro

backing up changes

Change 17855 on 2002/03/07 by pmitchel@pmitchel\_r400\_sun\_marlboro

changed type

Change 17850 on 2002/03/07 by pmitchel@pmitchel\_r400\_sun\_marlboro

testing \$Id\$

Change 17602 on 2002/03/05 by askende@askende\_r400\_sun\_marlboro

intergrated the scalar unit with the vector unit module

Change 17601 on 2002/03/05 by askende@askende\_r400\_sun\_marlboro

first time check in.

Change 17600 on 2002/03/05 by askende@askende\_r400\_sun\_marlboro

no longer needed

Change 17098 on 2002/02/28 by askende@askende\_r400\_sun\_marlboro

modified some of the gpr write/read enable signal generation from the shader\_test.v level

Change 16766 on 2002/02/26 by askende@askende\_r400\_sun\_marlboro

removed from database ...no longer needed

Change 16542 on 2002/02/25 by askende@askende\_r400\_sun\_marlboro

no longer needed

Change 16541 on 2002/02/25 by askende@askende\_r400\_sun\_marlboro

new revision of the shader pipe logic.  
renamed some of the signals throughout the hierarchy.

Change 16540 on 2002/02/25 by askende@askende\_r400\_sun\_marlboro

shader top level test bench ....first time checked in.

Change 15621 on 2002/02/15 by pmitchel@pmitchel\_r400\_sun\_marlboro

testing diffs with rcs keywords; added header.txt to file

Change 14831 on 2002/02/07 by askende@askende\_r400\_sun\_marlboro

updated the external interfaces to the latest spec.

Change 14458 on 2002/02/01 by askende@askende\_r400\_sun\_marlboro



backing up code changes

Change 14434 on 2002/02/01 by askende@askende\_r400\_sun\_marlboro

first time checked in.

Change 14433 on 2002/02/01 by askende@askende\_r400\_sun\_marlboro

this file is being deleted. It is no longer needed. It is being replace by a new file named macc\_gpr.v

Change 14432 on 2002/02/01 by askende@askende\_r400\_sun\_marlboro

checking it in so it can be removed from Perforce.

This file is no longer needed. A new file macc\_gpr.v has been introduced to replace this one.

Change 14369 on 2002/01/31 by askende@askende\_r400\_sun\_marlboro

this file was used for testing a few perforce features.  
it is no longer needed.

Change 14358 on 2002/01/31 by pmitchel@pmitchel\_samba\_test

samba test cont...

Change 14355 on 2002/01/31 by pmitchel@pmitchel\_samba\_test

testing out use of samba w/perforce

Change 14314 on 2002/01/31 by askende@andi\_r400

saving the changes so I can reconfigure my devel\_askende area

Change 14288 on 2002/01/30 by askende@andi\_r400

first time checked in

Change 14099 on 2002/01/28 by askende@andi\_r400

new rev

Change 13946 on 2002/01/25 by askende@andi\_r400

first time checked in

Change 13945 on 2002/01/25 by askende@andi\_r400

first time check in

Change 12120 on 2001/12/20 by askende@andi\_r400

added FRACT support in the scalar engine

Change 12076 on 2001/12/19 by askende@andi\_r400

new updates. The ADD and ADD\_PREV have been added.

Change 12051 on 2001/12/19 by askende@andi\_r400

new rev

Change 11956 on 2001/12/18 by askende@andi\_r400

first time entered under source control

Change 11954 on 2001/12/18 by askende@andi\_r400

another revision of the scalar unit code  
at this point ...the latency is 8.

Change 11807 on 2001/12/14 by askende@andi\_r400

removed the low precision path ( $\log_2(x)$  and  $\text{lit}$ ) from the Scalar engine.

Change 11732 on 2001/12/13 by askende@andi\_r400

took out the vector engine related code.  
synthesis of the scalar unit was done for the first time.

Change 11623 on 2001/12/12 by askende@andi\_r400

first revision

Change 11107 on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro

mv block dirs to gfx

Change 11107 on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro

mv block dirs to gfx

Change 10478 on 2001/11/21 by askende@andi\_r400

further update of the I/O definition

Change 9918 on 2001/11/14 by askende@andi\_r400

first time check-in

Change 8480 on 2001/10/25 by askende@andi\_r400

inserted into source control by Andi S.

Change 6887 on 2001/09/25 by askende@andi\_r400\_devel

more changes

Change 6810 on 2001/09/21 by askende@andi\_r400\_devel

newly added files

Change 54212 on 2002/09/28 by dougd@dougd\_r400\_linux\_marlboro

corrected bit widths on some signals that caused errors in synthesis

Change 54202 on 2002/09/28 by dougd@dougd\_r400\_linux\_marlboro

increased size of vtx\_alloc\_space because vs\_num\_reg is 1 less than the actual value we want to req

Change 54201 on 2002/09/28 by dougd@dougd\_r400\_linux\_marlboro

corrected the `defines in the parameter list of the instantiation of sq\_thread\_buff\_cntl from those for "vtx" to those for "pix"

Change 54166 on 2002/09/27 by vromaker@vromaker\_r400\_linux\_marlboro

- SC\_SQ interface updates
- also connected VGT\_SQ\_event to sq\_vism

Change 53873 on 2002/09/26 by dougd@dougd\_r400\_linux\_marlboro

defined wires for vss and vdd for virage memories

Change 53800 on 2002/09/26 by vromaker@vromaker\_r400\_linux\_marlboro

- fixes for events flowing thru SQ
- cleared up issues with making individual vtx and pix thread buffers (and shared thread\_buff\_cntl)
- fixed PV,PS bugs

Change 53737 on 2002/09/25 by dougd@dougd\_r400\_linux\_marlboro

reduced size of cfc constant store

Change 53736 on 2002/09/25 by dougd@dougd\_r400\_linux\_marlboro

added 2 bits to width of vism skid buffer

Change 53735 on 2002/09/25 by dougd@dougd\_r400\_linux\_marlboro

changed sizes of virage rams for mapping tables

Change 53730 on 2002/09/25 by dougd@dougd\_r400\_linux\_marlboro

set all generate flags to "true"

Change 53434 on 2002/09/24 by vromaker@vromaker\_r400\_linux\_marlboro

a few port mismatch fixes

Change 53376 on 2002/09/24 by dougd@dougd\_r400\_linux\_marlboro

removed redundant declaration that caused synopsys compile error

Change 53375 on 2002/09/24 by vromaker@vromaker\_r400\_linux\_marlboro

- fixes for moving event thru the SQ
- fixes for dealloc, and state\_diff in thread buffers

Change 53204 on 2002/09/23 by dougd@dougd\_r400\_linux\_marlboro

corrected mix of assignments: next\_old\_context <= old\_context\_q; // synopsys doesn't like "<=" mixed with "="

Change 53136 on 2002/09/23 by dougd@dougd\_r400\_linux\_marlboro

remove "wire [7:0] temp6 = i\_addr\_in/6;" which cause synthesis error

Change 53039 on 2002/09/23 by dougd@dougd\_r400\_linux\_marlboro

new modules to increase size of pixel thread buffer

Change 52738 on 2002/09/20 by vromaker@vromaker\_r400\_linux\_marlboro

event fifo to pism/ptb fixes

Change 52350 on 2002/09/18 by vromaker@vromaker\_r400\_linux\_marlboro

ptr buff fix to work correctly with split 2-cycle transfers

Change 52270 on 2002/09/18 by dougd@dougd\_r400\_linux\_marlboro

corrected width of constant assigned to alloc\_size\_q from 2 to 4

Change 52212 on 2002/09/18 by dougd@dougd\_r400\_linux\_marlboro

modified fix to sq\_valid\_2\_q that was entered in the previous version

Change 52164 on 2002/09/17 by dougd@dougd\_r400\_linux\_marlboro

added more to fix for sq\_qual\_2\_q of previous version

Change 52160 on 2002/09/17 by dougd@dougd\_r400\_linux\_marlboro

make sc\_valid\_2\_q stay asserted until there is a SC\_SQ\_valid

Change 51789 on 2002/09/16 by dougd@dougd\_r400\_linux\_marlboro

fixed bug with SQ\_RBB\_rs outputting x's; fixed bug with code added to support rbbm diagnostic read of constant store memories

Change 51740 on 2002/09/16 by tien@tien\_r400\_devel\_marlboro

Interface change for post-June 15th inst/const

Change 51675 on 2002/09/15 by dougd@dougd\_r400\_linux\_marlboro

fixed bug in rbbm diagnostic read interface

Change 51559 on 2002/09/13 by dougd@dougd\_r400\_linux\_marlboro

connect acs\_rd\_req to sq\_aluconst\_top (that input was floating)

Change 51526 on 2002/09/13 by vromaker@vromaker\_r400\_linux\_marlboro

- gpr dealloc connected
- static gpr allocation added (but not enabled)
- ppb btwn pism and ptb added

Change 51368 on 2002/09/13 by dougd@dougd\_r400\_linux\_marlboro

added some of the port connections necessary to support RBBM reading of the constant store memories

Change 50967 on 2002/09/12 by dougd@dougd\_r400\_linux\_marlboro

changed port name "i\_context\_switch" to "i\_map\_copy\_start" for aluconst and texconst; changed "i\_state\_change\_flag" to "i\_read\_base\_ld" and added ports based on state change based on gfx\_copy\_state to sq\_cfc

Change 50916 on 2002/09/11 by dougd@dougd\_r400\_linux\_marlboro

connect context\_switch based on gfx\_copy\_state in rbi; connect loading mechanism for eo\_rt start addresses for aluconst and texconst

Change 50806 on 2002/09/11 by vromaker@vromaker\_r400\_linux\_marlboro

fixes for bug326 and 329 - tests still fail, but for different reasons

Change 50723 on 2002/09/11 by dougd@dougd\_r400\_linux\_marlboro

added support for real time mode

Change 50564 on 2002/09/10 by vromaker@vromaker\_r400\_linux\_marlboro

update

Change 50503 on 2002/09/10 by vromaker@vromaker\_r400\_linux\_marlboro

another PV/PS phase swap bug fix

Change 50458 on 2002/09/10 by dougd@dougd\_r400\_linux\_marlboro

these files moved to directory where they are used

Change 50294 on 2002/09/09 by vromaker@vromaker\_r400\_linux\_marlboro

update to write enables due to PV, PS cycle swap

Change 50193 on 2002/09/09 by vromaker@vromaker\_r400\_linux\_marlboro

updated kill\_mask out to SX

Change 50165 on 2002/09/09 by vromaker@vromaker\_r400\_linux\_marlboro

fix for pc write one cycle early

Change 50034 on 2002/09/06 by dougd@dougd\_r400\_linux\_marlboro

initial submission of skid buf ram for sq\_rbbm\_interface

Change 49970 on 2002/09/06 by vromaker@vromaker\_r400\_linux\_marlboro

minor updates

Change 49848 on 2002/09/05 by vromaker@vromaker\_r400\_linux\_marlboro

- added predicate, kill mask, pv/ps detection

- swapped PV and PS write gpr phase

Change 49671 on 2002/09/05 by dougd@dougd\_r400\_sun\_marlboro

changed sizes of new\_map\_ram, map\_ram and freelist to cover full size of texconst\_mem

Change 49291 on 2002/09/03 by dougd@dougd\_r400\_linux\_marlboro

removed context\_misc\_screen\_xy\_in\_gpr0\_set from sq.v and sq\_rbbm\_interface.v. added

address decoding for real time constants in sq\_rbbm\_interface.v

Change 49226 on 2002/09/02 by dougd@dougd\_r400\_sun\_marlboro

initial checkin

Change 49220 on 2002/09/02 by dougd@dougd\_r400\_linux\_marlboro

brought in 3 more bits of rbi\_addr and divide it by 6 to get the correct texture constant address because the 6 Dwords in each constant are no longer packed on boundaries of 8 Dwords but on boundaries of 6 Dwords.

Change 49065 on 2002/08/30 by dougd@dougd\_r400\_linux\_marlboro

add "vs\_num\_reg + 1" logic and increase port size by 1 bit

Change 49059 on 2002/08/30 by vromaker@vromaker\_r400\_linux\_marlboro

fixed a few typos for the new SP instruction decode

Change 48976 on 2002/08/30 by dougd@dougd\_r400\_linux\_marlboro

make o\_v\_ld\_cntl\_pkt deassert the next clk after receiving i\_vtb\_rtr

Change 48974 on 2002/08/30 by vromaker@vromaker\_r400\_linux\_marlboro

- needed to drive acfs\_reading one cycle earlier for ACFS IS read
- updated/added new SQ\_SP instruction interface

Change 48932 on 2002/08/29 by dougd@dougd\_r400\_linux\_marlboro

replaced address constant with value defined in sq\_reg.v

Change 48844 on 2002/08/29 by dougd@dougd\_r400\_linux\_marlboro

added support for gen\_index (auto-count), vgt events and fixed some bugs

Change 48558 on 2002/08/28 by vromaker@vromaker\_r400\_linux\_marlboro

- fix for out-of-order thread processing: the 2 alu ctl flow sequencers now share one instr store read slot instead of alternating between two different slots (which allowed one to get ahead of the other)
- thread counts from VISM and PISM to ais\_output added at SQ level

Change 48384 on 2002/08/27 by vromaker@vromaker\_r400\_linux\_marlboro

- updates for ptr\_buff/pism to align quad mask correctly
- additions for thread\_count

Change 48164 on 2002/08/26 by vromaker@vromaker\_r400\_linux\_marlboro

- fixes for individual macc write enables
- added the prev\_pos\_alloc inputs to the status regs (and logic to



generate them in the tread buffer)

Change 47553 on 2002/08/22 by vromaker@vromaker\_r400\_linux\_marlboro

- ptr buff changed for out-of-order quads
- pism: now add 1 to ps\_num\_reg to get the number of GPRs to alloc

Change 47160 on 2002/08/20 by vromaker@vromaker\_r400\_linux\_marlboro

connected param\_gen\_pos to pism

Change 47110 on 2002/08/20 by dougd@dougd\_r400\_linux\_marlboro

added the two rbbm registers that were missed in the last version

Change 47072 on 2002/08/20 by vromaker@vromaker\_r400\_linux\_marlboro

updated param\_wrap wires

Change 46976 on 2002/08/20 by dougd@dougd\_r400\_linux\_marlboro

adding the remaining rbbm register outputs to sq\_rbbm\_interface and wired them up in sq.v

Change 46800 on 2002/08/19 by vromaker@vromaker\_r400\_linux\_marlboro

updated pism connections to local registers

Change 46714 on 2002/08/19 by vromaker@vromaker\_r400\_linux\_marlboro

updated local register inputs to PISM

Change 46643 on 2002/08/16 by dougd@dougd\_r400\_linux\_marlboro

added vgt\_event to port list

Change 46642 on 2002/08/16 by dougd@dougd\_r400\_linux\_marlboro

added register outputs from rbbm\_interface and vgt\_event from sq\_vism

Change 46637 on 2002/08/16 by vromaker@vromaker\_r400\_linux\_marlboro

fix for alloc size

Change 46629 on 2002/08/16 by vromaker@vromaker\_r400\_linux\_marlboro

more fixes for alloc size

Change 46574 on 2002/08/16 by vromaker@vromaker\_r400\_linux\_marlboro

fix for SQ\_SX\_export\_id (was connected to wrong signal)

Change 46517 on 2002/08/16 by vromaker@vromaker\_r400\_linux\_marlboro

fixed thread read state machine typo

Change 46382 on 2002/08/15 by vromaker@vromaker\_r400\_linux\_marlboro

fixed pop\_thread to be only one cycle

Change 46251 on 2002/08/15 by vromaker@vromaker\_r400\_linux\_marlboro

updates for pop/winner\_ack status reg conflict

Change 45784 on 2002/08/13 by dougd@dougd\_r400\_linux\_marlboro

fixed synchronization of writes to RAM by removing input flop on i\_texconst\_phase to be compatible with same change made in sq\_texconst\_mem.v sometime ago. Also updated local testbench for sq\_texconst block.

Change 45466 on 2002/08/12 by askende@askende\_r400\_sun\_marlboro

checking in with Vic's permission changes related to vsr\_vu\_valid

Change 45406 on 2002/08/12 by dougd@dougd\_r400\_linux\_marlboro

add change to deassert q\_ins\_sel when i\_ins\_rtr is returned.

Change 45291 on 2002/08/09 by dougd@dougd\_r400\_linux\_marlboro

removed "[0:0]" from "input [0:0] clk;" in sq\_status\_reg.v to prevent synopsys tcl script error during synthesis. Removed divide-by-3 code in sq\_instruction\_store.v to prevent synthesis error.

Change 45271 on 2002/08/09 by dougd@dougd\_r400\_linux\_marlboro

add i\_texconst\_rtr to deassert q\_tex\_sel

Change 45079 on 2002/08/08 by efong@efong\_crayola\_linux\_cvd

removed all the hacked files

Change 44548 on 2002/08/06 by vromaker@vromaker\_r400\_linux\_marlboro

- status register shift connection bug fixed

Change 44376 on 2002/08/06 by dougd@dougd\_r400\_linux\_marlboro

changed default parameter values STATE\_WIDTH =64; CFS\_STATE\_WIDTH = 32; STATUS\_WIDTH = 32; to prevent index select errors in synthesis

Change 44356 on 2002/08/06 by dougd@dougd\_r400\_linux\_marlboro

changed default parameter value of 16 to STATUS\_WIDTH = 32; to prevent error: slice direction does not match array direction in synthesis

Change 44355 on 2002/08/06 by dougd@dougd\_r400\_linux\_marlboro

changed default parameter values (was 8): STATE\_WIDTH = 64; STATUS\_WIDTH = 32; so that select index would not be out of bounds and cause synthesis to error

Change 44314 on 2002/08/05 by vromaker@vromaker\_r400\_linux\_marlboro

more delay for free\_done

Change 44294 on 2002/08/05 by vromaker@vromaker\_r400\_linux\_marlboro

- 3 cycle delay added for free\_done
- port width fixes

Change 44234 on 2002/08/05 by sallen@sallen\_r400\_lin\_marlboro

ferret: finish up backdoor ucode loading, pli changes, etc

Change 44201 on 2002/08/05 by vromaker@vromaker\_r400\_linux\_marlboro

- free\_done fix: don't send on param\_cache (vtx shdr) done
- sq: added SQ\_SP\_vsr\_vu\_valid
- updates to VISM to handle end\_of\_vector with invalid data

Change 44010 on 2002/08/02 by vromaker@vromaker\_r400\_linux\_marlboro

- multi pixel vector fixes
- VISM fixed for 32 vertex test

Change 43237 on 2002/07/30 by vromaker@vromaker\_r400\_linux\_marlboro

- temp fix to ptr buff to delay free\_buff to SC
- comments in thread arb
- re-enabled alu interleaving

Change 42997 on 2002/07/29 by vromaker@vromaker\_r400\_linux\_marlboro

- input arb now grants pix while pix is busy

- pism skips idle if request is present  
- interleaving disabled in sq.v

Change 42996 on 2002/07/29 by vromaker@vromaker\_r400\_linux\_marlboro

- fixed priority encoders (was reversed)

Change 42684 on 2002/07/26 by vromaker@vromaker\_r400\_linux\_marlboro

- reverted valid\_bits to go from lsb to msb

Change 42415 on 2002/07/25 by dougd@dougd\_r400\_linux\_marlboro

added ati\_rbbm\_intf to complete the RBB\_rd path

Change 42246 on 2002/07/24 by vromaker@vromaker\_r400\_linux\_marlboro

- fixed thread\_id width (caused 2nd pix vector to be same as 1st)

Change 42150 on 2002/07/24 by vromaker@vromaker\_r400\_linux\_marlboro

- fixed ais\_acs\_rd\_addr for synthesis

Change 42144 on 2002/07/24 by vromaker@vromaker\_r400\_linux\_marlboro

- thread\_id width fixes

Change 42107 on 2002/07/23 by markf@markf\_r400\_linux\_marlboro

Updated SC->SQ interface

Change 42096 on 2002/07/23 by vromaker@vromaker\_r400\_linux\_marlboro

- forced sq-tp pix\_mask to 0xF

Change 42084 on 2002/07/23 by vromaker@vromaker\_r400\_linux\_marlboro

- fixed SQ\_SC interface connections

Change 42069 on 2002/07/23 by vromaker@vromaker\_r400\_linux\_marlboro

- reversed order of valid\_bits (aka pix\_mask)

Change 41959 on 2002/07/23 by vromaker@vromaker\_r400\_linux\_marlboro

- right shift 1 into MSB of valid\_bit string (instead of left shift into LSB)

Change 41839 on 2002/07/22 by vromaker@vromaker\_r400\_linux\_marlboro

- new, wider SC interface

Change 41838 on 2002/07/22 by vromaker@vromaker\_r400\_linux\_marlboro

delete

Change 41831 on 2002/07/22 by dougd@dougd\_r400\_linux\_marlboro

added `include "../misc/sq\_defs.v"

Change 41826 on 2002/07/22 by dougd@dougd\_r400\_linux\_marlboro

changed parameter STATUS\_WIDTH value from 4 to 16 to prevent compilation problems in synthesis

Change 41823 on 2002/07/22 by dougd@dougd\_r400\_linux\_marlboro

changed order of output declarations to come before their reg declarations so that synopsys would not declare the outputs as wires

Change 41804 on 2002/07/22 by dougd@dougd\_r400\_linux\_marlboro

created sq\_rbbm\_skid\_buf with virage mem to replace ati\_skid\_buff

Change 41796 on 2002/07/22 by vromaker@vromaker\_r400\_linux\_marlboro

- make the thread\_id width consistent at 6 bits (except at the state mem address port)  
- updated the SQ\_TP and TP\_SQ interface (got rid of SQ\_TP\_clause\_num)

Change 41748 on 2002/07/22 by vromaker@vromaker\_r400\_linux\_marlboro

fixed state width for sythesis

Change 41592 on 2002/07/19 by vromaker@vromaker\_r400\_linux\_marlboro

- interleaving is enabled  
- fix for interleaving: cfs\_type strap on ALU CFS 1 corrected to 2

Change 41459 on 2002/07/19 by vromaker@vromaker\_r400\_linux\_marlboro

- more thread\_id updates due to new location of thread\_id in status register

Change 41453 on 2002/07/19 by vromaker@vromaker\_r400\_linux\_marlboro

- ppb logic fix  
- fixed updated field position of thread\_id w/in status (was causing a state\_mem read address error since SMRA = winner[status[thread\_id]])

Change 41326 on 2002/07/18 by vromaker@vromaker\_r400\_linux\_marlboro

- corrected exp\_type for pix w/o z
- fixed cfs\_export\_id\_q to load global\_export\_id\_q only when allocating
- or'd more signals together in TIF to get a solid busy output

Change 41297 on 2002/07/18 by dougd@dougd\_r400\_linux\_marlboro

fix typo in previous checkin

Change 41259 on 2002/07/18 by dougd@dougd\_r400\_linux\_marlboro

intitial checkin of skid buffer used in sq\_vism.v

Change 41218 on 2002/07/18 by dougd@dougd\_r400\_linux\_marlboro

more changes to support synthesis

Change 41217 on 2002/07/18 by vromaker@vromaker\_r400\_linux\_marlboro

- fixes for sq-sx export

Change 41188 on 2002/07/17 by efong@efong\_crayola\_linux\_cvd

put in `endif

Change 40943 on 2002/07/16 by dougd@dougd\_r400\_linux\_marlboro

original submission of virage memory \*.ctmc files. The \*.v files were modified to support synthesis.

Change 40937 on 2002/07/16 by vromaker@vromaker\_r400\_linux\_marlboro

- added alu\_instr\_pending status bit
- added new SQ\_SX\_exp and SQ\_SX\_free interfaces (free is not functional)

Change 40686 on 2002/07/15 by vromaker@vromaker\_r400\_linux\_marlboro

- updated decode for exports to be the same as in the AIQ: this fixes extraneous GPR writes

Change 40659 on 2002/07/15 by vromaker@vromaker\_r400\_linux\_marlboro

- added 2nd alu cfs update interface to thread buff
- state read addr now status\_thread\_id[winner] as it should have been
- reg'd cfs\_phase in thread buff to match reg'd update data

Change 39972 on 2002/07/12 by vromaker@vromaker\_r400\_linux\_marlboro  
fixes for 2 pixel vectors

Change 39731 on 2002/07/11 by vromaker@vromaker\_r400\_linux\_marlboro  
fixes for 2 pix vectors

Change 39002 on 2002/07/09 by vromaker@vromaker\_r400\_linux\_marlboro  
misc

Change 38998 on 2002/07/09 by vromaker@vromaker\_r400\_linux\_marlboro  
temp file

Change 38997 on 2002/07/09 by vromaker@vromaker\_r400\_linux\_marlboro  
not sure - checked in due to clean up

Change 36278 on 2002/06/25 by dougd@dougd\_r400\_linux\_marlboro  
added input VGT\_SQ\_event; changed VGT\_SQ\_vsizr\_double to VGT\_SQ\_vsizr\_continued

Change 36192 on 2002/06/25 by dougd@dougd\_r400\_linux\_marlboro  
added connections and function to support SQ\_RBBM\_cntx17\_busy & SQ\_RBBM\_cntx0\_busy,  
however, at this time both of these signals are the same

Change 36176 on 2002/06/25 by markf@markf\_r400\_linux\_marlboro  
Tied SQ\_RBBM\_nrttrtr to SQ\_RBBM\_rtr

Change 35120 on 2002/06/20 by vromaker@vromaker\_r400\_linux\_marlboro  
changes for latest emulator

Change 35005 on 2002/06/19 by vromaker@vromaker\_r400\_linux\_marlboro  
more busy bits

Change 34969 on 2002/06/19 by vromaker@vromaker\_r400\_linux\_marlboro  
fix for CFI fetch (alloc had to update CFI ptr); added a few busy signals

Change 34833 on 2002/06/18 by vromaker@vromaker\_r400\_linux\_marlboro  
fix for wrong thread type

Change 34806 on 2002/06/18 by vromaker@vromaker\_r400\_linux\_marlboro

took away 4 cycles of delay on pix\_gpr\_wr(addr, en)

Change 34778 on 2002/06/18 by vromaker@vromaker\_r400\_linux\_marlboro

fix for pix shader alu instruction

Change 34632 on 2002/06/17 by dougd@dougd\_r400\_linux\_marlboro

added a full subtract of the instruction store base address from the rbi\_addr before doing the divide by 3 to get the memory addr

Change 34631 on 2002/06/17 by vromaker@vromaker\_r400\_linux\_marlboro

hack to delay SC input 16 cycles

Change 34606 on 2002/06/17 by dougd@dougd\_r400\_linux\_marlboro

commented out the change made in the last version because it needs to be released at the same time as another change in the sq to work properly

Change 34588 on 2002/06/17 by vromaker@vromaker\_r400\_linux\_marlboro

added delays for SQ\_SP\_interp ctl and SQ\_SP\_gpr\_write for interp data

Change 34547 on 2002/06/17 by dougd@dougd\_r400\_linux\_marlboro

fixed bug in o\_vector\_valid where it was setting one too many bits.

Change 34539 on 2002/06/17 by vromaker@vromaker\_r400\_linux\_marlboro

temp hack to param cache write addr and enable to move them out 1 cycle

Change 34347 on 2002/06/15 by vromaker@vromaker\_r400\_linux\_marlboro

fixes for sending interp ctl to SX/SP

Change 34111 on 2002/06/14 by vromaker@vromaker\_r400\_linux\_marlboro

got rid of temp hack

Change 34086 on 2002/06/14 by rbell@crayola\_misc\_linux

Fixed runsim to return rc no larger than 255.

Fixes for the full chip build



Change 34083 on 2002/06/14 by vromaker@vromaker\_r400\_linux\_marlboro

sending correct export address in SP instruction

Change 34062 on 2002/06/14 by dougd@dougd\_r400\_linux\_marlboro

replaced the v2k indexed part select implementation with muxes

Change 33977 on 2002/06/13 by vromaker@vromaker\_r400\_linux\_marlboro

changed polarity of exp\_pix

Change 33940 on 2002/06/13 by vromaker@vromaker\_r400\_linux\_marlboro

many updates... some v2k removal

Change 33853 on 2002/06/13 by rbell@rbell\_crayola\_sun\_cvd

Had to create more "hacked" files...port mismatches. Must be fixed later

Change 33801 on 2002/06/13 by rbell@rbell\_crayola\_sun\_cvd

Fixes/hacks to get the first chip integration compile to work.

Change 33723 on 2002/06/13 by dougd@dougd\_r400\_linux\_marlboro

added context\_valid from aluconst\_top to sq\_vism to enable/stall loading of control packet from vgt until the alu constant store has been loaded for this state.

Change 33615 on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro

misc updates... alu\_req logic updated in sq\_status\_reg

Change 33554 on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro

moved gpr\_rd\_en one cycle earlier for srcA

Change 33536 on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro

sending srcA gpr read addr one cycle earlier

Change 33519 on 2002/06/12 by dougd@dougd\_r400\_linux\_marlboro

fix bug in o\_context\_valid being set correctly

Change 33509 on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro

fixed exporting bit by putting pred\_sel bit in correctly

Change 33492 on 2002/06/12 by vromaker@vromaker\_r400\_linux\_marlboro  
various updates - instr start asserted to SP

Change 33348 on 2002/06/11 by vromaker@vromaker\_r400\_linux\_marlboro  
fixed tex instruction read pointer

Change 33233 on 2002/06/11 by vromaker@vromaker\_r400\_linux\_marlboro  
SX exp added; tgt instr cnt from CFS to TIF fixed; alloc stuff added

Change 32898 on 2002/06/10 by vromaker@vromaker\_r400\_linux\_marlboro  
fixed sq-sp gpr\_rd\_en; changed "state" to "context\_id" in instr pipes

Change 32795 on 2002/06/07 by vromaker@vromaker\_r400\_linux\_marlboro  
more updates

Change 32774 on 2002/06/07 by dougd@dougd\_r400\_linux\_marlboro  
fix typo bug in last version

Change 32767 on 2002/06/07 by dougd@dougd\_r400\_linux\_marlboro  
added input i\_vtb\_rtr to complement o\_v\_ld\_cntl\_pkt to form handshake

Change 32678 on 2002/06/07 by dougd@dougd\_r400\_linux\_marlboro  
fix bug in address decode logic

Change 32472 on 2002/06/06 by vromaker@vromaker\_r400\_linux\_marlboro  
thread buff - arb interface updates

Change 32366 on 2002/06/06 by dougd@dougd\_r400\_linux\_marlboro  
initial checkin

Change 32295 on 2002/06/06 by vromaker@vromaker\_r400\_linux\_marlboro  
commented out fsdbdumpmem

Change 32275 on 2002/06/06 by vromaker@vromaker\_r400\_linux\_marlboro  
updated tex instr const\_index field to the new format

Change 32269 on 2002/06/06 by dougd@dougd\_r400\_linux\_marlboro

remove input register on i\_texconst\_phase to sync data xfer to sq

Change 32225 on 2002/06/06 by dougd@dougd\_r400\_linux\_marlboro

fix bug in o\_context\_switch in sq\_rbbm\_interface and set map\_copy\_cntr to 3'd7 at reset in sq\_const\_map\_cntl

Change 32159 on 2002/06/05 by dougd@dougd\_r400\_linux\_marlboro

add decode of gfx\_draw\_initiator to rbbm\_interface to generate context switch to force a map\_copy operation in const\_map\_cntl

Change 32104 on 2002/06/05 by vromaker@vromaker\_r400\_linux\_marlboro

connected SQ\_TP\_send to internal SQ\_TP\_vld

Change 31996 on 2002/06/05 by dougd@dougd\_r400\_linux\_marlboro

o\_v\_grp\_addr was being incremented 1 cycle too early. Fixed.

Change 31953 on 2002/06/05 by vromaker@vromaker\_r400\_linux\_marlboro

updated texture pipe output format

Change 31884 on 2002/06/04 by dougd@dougd\_r400\_linux\_marlboro

initial checkin

Change 31883 on 2002/06/04 by dougd@dougd\_r400\_linux\_marlboro

fixed bug

Change 31880 on 2002/06/04 by dougd@dougd\_r400\_linux\_marlboro

changed the timing of the CP write to use the same non-registered input address mux as the reads

Change 31875 on 2002/06/04 by vromaker@vromaker\_r400\_linux\_marlboro

updates

Change 31866 on 2002/06/04 by dougd@dougd\_r400\_linux\_marlboro

added connections to o\_inst\_base\_vtx and o\_inst\_base\_pix

Change 31821 on 2002/06/04 by dougd@dougd\_r400\_linux\_marlboro

fix bug in previous version

Change 31818 on 2002/06/04 by dougd@dougd\_r400\_linux\_marlboro

removed register stage for address into RAM

Change 31805 on 2002/06/04 by dougd@dougd\_r400\_linux\_marlboro

connected o\_is\_data to read\_data

Change 31700 on 2002/06/04 by dougd@dougd\_r400\_linux\_marlboro

changed <= to = in combinatorial blocks to satisfy Leda

Change 31699 on 2002/06/04 by dougd@dougd\_r400\_linux\_marlboro

initial checkin of useful files

Change 31693 on 2002/06/04 by vromaker@vromaker\_r400\_linux\_marlboro

updates

Change 31621 on 2002/06/03 by vromaker@vromaker\_r400\_linux\_marlboro

updates

Change 31586 on 2002/06/03 by vromaker@vromaker\_r400\_linux\_marlboro

updates

Change 31449 on 2002/06/03 by dougd@dougd\_r400\_linux\_marlboro

made temporary fix (marked with FIXME comment) to continue using TP\_SQ\_clause\_num in the port list instead of the newer (replacement) TP\_SQ\_thread\_id which was declared a wire set to "0" to keep gc\_test.v working.

Change 31428 on 2002/06/03 by dougd@dougd\_r400\_linux\_marlboro

added tempory wire o\_vs\_base\_set = o\_vs\_program\_base\_set;

Change 31427 on 2002/06/03 by dougd@dougd\_r400\_linux\_marlboro

replaced i\_cf\_addr with i\_alu0\_cf\_addr, i\_alu1\_cf\_addr, i\_tex\_cf\_addr and replaced i\_alu\_phase with i\_is\_sub\_phase.

Change 31389 on 2002/06/03 by vromaker@vromaker\_r400\_linux\_marlboro

updated

Change 31361 on 2002/06/02 by vromaker@vromaker\_r400\_linux\_marlboro

updates

Change 31279 on 2002/05/31 by vromaker@vromaker\_r400\_linux\_marlboro

updates

Change 31031 on 2002/05/31 by dougd@dougd\_r400\_linux\_marlboro

added functionality for o\_vs\_first\_thread

Change 30987 on 2002/05/30 by dougd@dougd\_r400\_linux\_marlboro

added vs\_instr\_ptr, vs\_resource and vs\_first\_thread as outputs from sq\_vism

Change 30971 on 2002/05/30 by vromaker@vromaker\_r400\_linux\_marlboro

updates

Change 30816 on 2002/05/30 by vromaker@vromaker\_r400\_linux\_marlboro

fixed blocking assignment on SQ\_SP\_gpr\_wr\_en

Change 30762 on 2002/05/29 by dougd@dougd\_r400\_linux\_marlboro

fixed various bugs

Change 30562 on 2002/05/29 by vromaker@vromaker\_r400\_linux\_marlboro

fixed input\_sel output

Change 30559 on 2002/05/29 by vromaker@vromaker\_r400\_linux\_marlboro

connected the gpr input mux sel

Change 30516 on 2002/05/29 by dougd@dougd\_r400\_linux\_marlboro

added connection to gen\_index\_set output from sq\_rbbm\_interface

Change 30462 on 2002/05/28 by dougd@dougd\_r400\_linux\_marlboro

o\_v\_gpr\_we was "X" so hardwired o\_v\_gpr\_we = 1'b1; as a temporary fix.

Change 30458 on 2002/05/28 by vromaker@vromaker\_r400\_linux\_marlboro

updates

Change 30340 on 2002/05/28 by dougd@dougd\_r400\_linux\_marlboro

wired up outputs from new registers to old versions of same outputs. This is tempory until we switch over completely to the new register spec.

Change 30289 on 2002/05/28 by dougd@dougd\_r400\_linux\_marlboro

added output "o\_context\_switch" to sq\_rbbm\_interface and connected it to sq\_aluconst\_top and sq\_texconst\_top in sq.v  
<enter description here>

Change 30286 on 2002/05/28 by vromaker@vromaker\_r400\_linux\_marlboro

removing from tis

Change 30284 on 2002/05/28 by vromaker@vromaker\_r400\_linux\_marlboro

moved file from tis to cfs

Change 30282 on 2002/05/28 by vromaker@vromaker\_r400\_linux\_marlboro

updates...

Change 30159 on 2002/05/27 by vromaker@vromaker\_r400\_linux\_marlboro

updates

Change 30053 on 2002/05/24 by dougd@dougd\_r400\_linux\_marlboro

rbi\_acs\_rts was wired to both o\_aluconst\_rts and o\_texconst\_rts from sq\_rbbm\_interface:  
fixed

Change 30048 on 2002/05/24 by vromaker@vromaker\_r400\_linux\_marlboro

checkpoint update

Change 30021 on 2002/05/24 by dougd@dougd\_r400\_linux\_marlboro

extended duration of i\_map\_copy\_active to hold rtr inactive 1 more tick to allow pa to be allocated.

Change 29966 on 2002/05/24 by dougd@dougd\_r400\_linux\_marlboro

changed include file

Change 29948 on 2002/05/24 by dougd@dougd\_r400\_linux\_marlboro

sq\_rbbm\_interface supports both old and new register `defines and has all the new state registers. sq.v instantiates this sq\_rbbm\_interface.

Change 29802 on 2002/05/23 by dougd@dougd\_r400\_linux\_marlboro

fixed various bugs

Change 29768 on 2002/05/23 by vromaker@vromaker\_r400\_linux\_marlboro

initial version

Change 29767 on 2002/05/23 by vromaker@vromaker\_r400\_linux\_marlboro

updates

Change 29750 on 2002/05/23 by vromaker@vromaker\_r400\_linux\_marlboro

updates.. now has clk and reset inputs...

Change 29311 on 2002/05/21 by vromaker@vromaker\_r400\_linux\_marlboro

added SQ\_CTL\_PKT\_WIDTH back in

Change 29136 on 2002/05/20 by vromaker@vromaker\_r400\_linux\_marlboro

updates...

Change 28916 on 2002/05/17 by vromaker@vromaker\_r400\_linux\_marlboro

new sq files for clause-less state management : initial, not complete, versions

Change 28866 on 2002/05/17 by dougd@dougd\_r400\_linux\_marlboro

minor logic fixes

Change 28533 on 2002/05/16 by dougd@dougd\_r400\_linux\_marlboro

tempory use to allow compile until new register spec is implemented.

Change 28531 on 2002/05/16 by dougd@dougd\_r400\_linux\_marlboro

added temporary include of ../sq\_reg\_old.v to allow compile until the new register spec is implemented

Change 27919 on 2002/05/14 by dougd@dougd\_r400\_linux\_marlboro

this is the old register spec which is needed while we are still using rtl based on this spec

Change 27917 on 2002/05/14 by dougd@dougd\_r400\_sun\_marlboro

changed `include "register\_addr.v to `include "../sq\_register\_addr.v to allow compilation of rtl based on old register spec

Change 27837 on 2002/05/14 by dougd@dougd\_r400\_linux\_marlboro

added prefix sq\_ to module and file name

Change 27828 on 2002/05/14 by vromaker@vromaker\_r400\_linux\_marlboro

added fifo\_regs\_ctl to sq/misc

Change 27332 on 2002/05/10 by dougd@dougd\_r400\_sun\_marlboro

added a divide by 3 to the incoming RBI address to generate the correct instruction memory address

Change 27179 on 2002/05/09 by dougd@dougd\_r400\_sun\_marlboro

changed size of outputs o\_inst\_base\_vtx and o\_inst\_base\_pix from 8x because they are not state(context) registers

Change 27099 on 2002/05/08 by dougd@dougd\_r400\_sun\_marlboro

added outputs for the initial set of state registers in sq.v

Change 27093 on 2002/05/08 by dougd@dougd\_r400\_sun\_marlboro

changed the values assigned to i\_is\_phase

Change 27092 on 2002/05/08 by dougd@dougd\_r400\_sun\_marlboro

added sq\_ as prefix to module and file names

Change 27088 on 2002/05/08 by dougd@dougd\_r400\_sun\_marlboro

added sq\_ as prefix to module and file

Change 27087 on 2002/05/08 by dougd@dougd\_r400\_sun\_marlboro

added sq\_ prefix to module and file names

Change 27050 on 2002/05/08 by vromaker@vromaker\_r400\_linux\_marlboro



updates

Change 26913 on 2002/05/08 by dougd@dougd\_r400\_sun\_marlboro

this module was renamed to sq\_instruction\_store.v

Change 26907 on 2002/05/08 by dougd@dougd\_r400\_sun\_marlboro

this file was renamed to sq\_vism.v

Change 26905 on 2002/05/08 by dougd@dougd\_r400\_sun\_marlboro

changed some IO names

Change 26903 on 2002/05/08 by dougd@dougd\_r400\_sun\_marlboro

changed module name from vism to sq\_vism. changed some IO names.

Change 26852 on 2002/05/07 by dougd@dougd\_r400\_sun\_marlboro

renamed module from is.v to sq\_instruction\_store.v

Change 26785 on 2002/05/07 by dougd@dougd\_r400\_sun\_marlboro

initial version is incomplete and in development.

Change 26731 on 2002/05/07 by vromaker@vromaker\_r400\_linux\_marlboro

delete

Change 26729 on 2002/05/07 by vromaker@vromaker\_r400\_linux\_marlboro

delete

Change 26726 on 2002/05/07 by vromaker@vromaker\_r400\_sun\_marlboro

submitting all...

Change 26717 on 2002/05/07 by vromaker@vromaker\_r400\_sun\_marlboro

sadf

Change 26716 on 2002/05/07 by vromaker@vromaker\_r400\_sun\_marlboro

asdf

Change 26713 on 2002/05/07 by vromaker@vromaker\_r400\_sun\_marlboro

asdf

Change 26584 on 2002/05/06 by dougd@dougd\_r400\_sun\_marlboro

added outputs o\_vism\_busy (to arbiter) and o\_sp\_vsr\_read to shader pipe to control reading VSR during GPR loading. Removed input i\_gpr\_phase\_mux as it was unused.

Change 26219 on 2002/05/03 by dougd@dougd\_r400\_sun\_marlboro

initial submit for sq/vism rtl

Change 26218 on 2002/05/03 by dougd@dougd\_r400\_sun\_marlboro

initial submit for sq/is rtl

Change 26217 on 2002/05/03 by dougd@dougd\_r400\_sun\_marlboro

initial submit for sq/cfc rtl

Change 26216 on 2002/05/03 by dougd@dougd\_r400\_sun\_marlboro

initial submit for sq/texconst rtl

Change 26214 on 2002/05/03 by dougd@dougd\_r400\_sun\_marlboro

initial submit for sq/aluconst rtl

Change 26208 on 2002/05/03 by dougd@dougd\_r400\_sun\_marlboro

intitial submit.

Change 25779 on 2002/05/01 by vromaker@vromaker\_r400\_sun\_marlboro

latest updates

Change 25625 on 2002/04/30 by vromaker@vromaker\_r400\_sun\_marlboro

updates

Change 25183 on 2002/04/26 by vromaker@vromaker\_r400\_sun\_marlboro

file updates

Change 24711 on 2002/04/24 by vromaker@vromaker\_r400\_sun\_marlboro

ping-pong buffer (ctl and storage, width parameterized)

Change 24469 on 2002/04/23 by vromaker@vromaker\_r400\_sun\_marlboro

mux to select gfx register data based on state (context)

Change 24081 on 2002/04/19 by vromaker@vromaker\_r400\_sun\_marlboro  
initial versions

Change 23514 on 2002/04/16 by vromaker@vromaker\_r400\_sun\_marlboro  
updating with latest versions

Change 21716 on 2002/04/03 by vromaker@vromaker\_r400\_sun\_marlboro  
update

Change 21714 on 2002/04/03 by vromaker@vromaker\_r400\_sun\_marlboro  
update

Change 21642 on 2002/04/03 by vromaker@vromaker\_r400\_sun\_marlboro  
SP\_TP\_const to 48 bits

Change 21626 on 2002/04/03 by vromaker@vromaker\_r400\_sun\_marlboro  
latest fixes

Change 21468 on 2002/04/02 by vromaker@vromaker\_r400\_sun\_marlboro  
more fixes

Change 21425 on 2002/04/02 by vromaker@vromaker\_r400\_sun\_marlboro  
latest fixes

Change 21081 on 2002/03/29 by vromaker@vromaker\_r400\_sun\_marlboro

Change 21079 on 2002/03/29 by vromaker@vromaker\_r400\_sun\_marlboro  
initial version

Change 21075 on 2002/03/29 by vromaker@vromaker\_r400\_sun\_marlboro  
initial version

Change 21074 on 2002/03/29 by vromaker@vromaker\_r400\_sun\_marlboro

update

Change 21073 on 2002/03/29 by vromaker@vromaker\_r400\_sun\_marlboro

initial version

Change 20660 on 2002/03/27 by vromaker@vromaker\_r400\_sun\_marlboro

module name updated to sq

Change 20657 on 2002/03/27 by vromaker@vromaker\_r400\_sun\_marlboro

position\_space -> pos\_avail, buffer\_space -> buf\_avail

Change 20655 on 2002/03/27 by vromaker@vromaker\_r400\_sun\_marlboro

added SQ\_TP\_type, SQ\_TP\_send, un\_TP\_SQ\_type, TP\_SQ\_rdy

Change 20654 on 2002/03/27 by vromaker@vromaker\_r400\_sun\_marlboro

un\_SQ\_TP\_pmask -> un\_SQ\_TP\_pix\_mask (for n = 0..3)

Change 20652 on 2002/03/27 by vromaker@vromaker\_r400\_sun\_marlboro

latest version - renamed from sequencer\_top.v

Change 19789 on 2002/03/20 by vromaker@vromaker\_r400\_sun\_marlboro

re-added SQ\_SP\_ijline, fixed SP\_TP instr and const widths

Change 19752 on 2002/03/20 by vromaker@vromaker\_r400\_sun\_marlboro

put SQ\_SP\_stall back in

Change 19726 on 2002/03/20 by vromaker@vromaker\_r400\_sun\_marlboro

updates

Change 19653 on 2002/03/19 by vromaker@vromaker\_r400\_sun\_marlboro

updated sq top

Change 18260 on 2002/03/08 by vromaker@vromaker\_r400\_sun\_marlboro

initial version

Change 18257 on 2002/03/08 by vromaker@vromaker\_r400\_sun\_marlboro

initial version

Change 18256 on 2002/03/08 by vromaker@vromaker\_r400\_sun\_marlboro

initial version

Change 11107 on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro

mv block dirs to gfx

Change 11107 on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro

mv block dirs to gfx

Change 10805 on 2001/11/27 by vromaker@vic\_r400\_src

added some signals and changed a few signal names in an attempt to be more consistent across all sq interfaces

Change 10432 on 2001/11/20 by askende@andi\_r400

more interface related updates

Change 9921 on 2001/11/14 by askende@andi\_r400

first time check-in

Change 9462 on 2001/11/07 by mmantor@mmantor\_r400

new

Change 54251 on 2002/09/29 by mmantor@mmantor\_r400\_win  
added sc\_rbiu read back bus hook up with it forced to zero at reset

Change 54245 on 2002/09/29 by mmantor@mmantor\_r400\_win  
one more leda error fix

Change 54244 on 2002/09/29 by mmantor@mmantor\_r400\_win  
misc error

Change 54243 on 2002/09/29 by mmantor@mmantor\_r400\_win  
typo error assign

Change 54242 on 2002/09/29 by mmantor@mmantor\_r400\_win  
output assigned multiple times

Change 54241 on 2002/09/29 by mmantor@mmantor\_r400\_win  
fixed bit widths

Change 54222 on 2002/09/28 by mmantor@mmantor\_r400\_win  
corrected some sensitivity list

Change 54127 on 2002/09/27 by mmantor@mmantor\_r400\_win  
fixed a sp\_ij\_buf\_cnt bug and added multi pass pixel vector processing capability

Change 54057 on 2002/09/27 by mmantor@mmantor\_r400\_win  
prevent a free\_buf from happening until both the sq and sp had a pv buffer in use.

Change 54047 on 2002/09/27 by mmantor@mmantor\_r400\_win  
fixed prim\_data reset width assignment

Change 54036 on 2002/09/27 by rramsey@RRAMSEY\_P4\_r400\_win  
Update status

Change 53822 on 2002/09/26 by rramsey@RRAMSEY\_P4\_r400\_win  
Update status

Change 53794 on 2002/09/26 by rramsey@RRAMSEY\_P4\_r400\_win

Update with status from sept 26

Change 53788 on 2002/09/26 by rramsey@RRAMSEY\_P4\_r400\_win

Clean up pasc dump file (only used in standalone sc)

Fix bugs in supertile discard prim logic

Fix compile warning in itercmdfifo

Change 53777 on 2002/09/26 by donaldl@fl\_donaldl\_p4

Merged with previous revs.

Change 53776 on 2002/09/26 by donaldl@donaldl\_crayola\_unix\_orl

Expanded event\_id to 5 bits.

Change 53774 on 2002/09/26 by donaldl@fl\_donaldl\_p4

Update with latest changes to real-time stream registers: separated z\_min & z\_max, expanded prim\_type to 3 bits, and added zy\_max.

Change 53773 on 2002/09/26 by donaldl@fl\_donaldl\_p4

Expanded event\_id to 5 bits.

Change 53772 on 2002/09/26 by donaldl@fl\_donaldl\_p4

Update with latest changes to real-time stream registers: separated z\_min & z\_max, expanded prim\_type to 3 bits, and added zy\_max.

Change 53665 on 2002/09/25 by mmantor@mmantor\_r400\_win

fixed prim type with the real time flag being sent to sq and some sensitivity list and width mismatch issues

Change 53580 on 2002/09/25 by rramsey@RRAMSEY\_P4\_r400\_win

Add SuperTile state to sc\_rbiu, sc\_state, and top level

Add SuperTileDiscardPrim logic to sc\_pipe

Add SuperTileDiscardTile logic to sc\_quadmask

Increase event\_id to 5 bits through quadmask

Increase event\_id to 5 bits for all top level signals

Change 53510 on 2002/09/25 by kmeekins@kmeekins\_crayola\_unix\_orl

Expanded the event\_id to 5 bits.

Change 53508 on 2002/09/25 by donaldl@donaldl\_crayola\_unix\_orl

Added real-time stream inputs.

Change 53506 on 2002/09/25 by mmantor@mmantor\_r400\_win

made event id 5 bits from qpp\_proc to the back of SC and changed csim dumps for the whole sc

Change 53501 on 2002/09/25 by rramsey@RRAMSEY\_P4\_r400\_win

Add mux for rts/non-rts primdata

Change 53400 on 2002/09/24 by mmantor@mmantor\_r400\_win

restructured the sc\_iter.v to skew outputs of sp and sq/sx and put fifo in for sq/sx delay, updated the busy logic along with the delay for sp buffer decrement and new sp buffer management currently limited to two buffer usage and new signal to the sq for vism arbiter to wait until sp ij buffers have data.

Change 53159 on 2002/09/23 by kmeekins@kmeekins\_crayola\_unix\_orl

Corrected the e2 equations to use the new formats for the deltas that now have 8 fractional bits instead of 4.

Change 53135 on 2002/09/23 by donaldl@fl\_donaldl\_p4

Storage register for real-time stream data.

Change 53121 on 2002/09/23 by donaldl@fl\_donaldl\_p4

Removed top level muxing of real-time stream data.

Change 53119 on 2002/09/23 by donaldl@fl\_donaldl\_p4

Added real-time stream inputs.

Change 53080 on 2002/09/23 by donaldl@fl\_donaldl\_p4

Added support for real-time streams.

Change 53079 on 2002/09/23 by donaldl@donaldl\_crayola\_unix\_orl

Piped rt\_valid through.

Change 53078 on 2002/09/23 by donaldl@donaldl\_crayola\_unix\_orl



Cleaned up real-time streams to match emulator.

Change 53066 on 2002/09/23 by rramsey@RRAMSEY\_P4\_r400\_win

Disable some more field compares on event transfers

Change pa\_sc input method to allow tb to make decisions based on prim/event read from suscan

Add EVENT\_WITHOUT\_CONTEXT\_ENABLE parameter to tb\_sc, default is 1

Add BACKPRESSURE\_ENABLE parameter to tb\_sc, default is 1

These changes allow tb\_sc to pass events through the sc without loading state so we can verify events are truly context independent (except vizq\_start/end)

Change 53033 on 2002/09/23 by rramsey@RRAMSEY\_P4\_r400\_win

Rework some logic to improve timing in stage\_reg

Change logic on pre\_prim\_we from MUX to AND gates so first prim is defined (clip\_prim was undefined at rst, which caused an x to propogate out to prim\_we)

Clean up compile warning in z\_fifo

Change 53010 on 2002/09/23 by kmeekins@kmeekins\_r400\_win

Selected r400su\_baryc\_test\_03

Change 52774 on 2002/09/20 by rramsey@RRAMSEY\_P4\_r400\_win

Update some status

Change 52773 on 2002/09/20 by rramsey@RRAMSEY\_P4\_r400\_win

Add some intermediate signals to fix a crash in modelsim

Change 52720 on 2002/09/20 by rramsey@RRAMSEY\_P4\_r400\_win

Couple of fixes for bbfract and fill\_rule covered determinations

Change 52708 on 2002/09/20 by rramsey@RRAMSEY\_P4\_r400\_win

Update with status from the 19th

Change 52567 on 2002/09/19 by smoss@smoss\_crayola\_linux\_orl\_regress

New dump files

Change 52551 on 2002/09/19 by rramsey@RRAMSEY\_P4\_r400\_win

Clean up RTS data in the SC

Change sc\_walker so that hw\_scissor is passed down instead of recalculated in the

walker

Remove registry check for covered edge bias fix, it's always on now

Add covered edge bias fix to RTL (sc\_pipe)

Clean up some compile warnings in the qpp

Add some documentation on line\_stipple

Change 52408 on 2002/09/18 by kmeekins@kmeekins\_r400\_win

Selected r400sc\_line\_expand\_width\_msa\_8\_01.

Change 52400 on 2002/09/18 by kmeekins@kmeekins\_r400\_win

Disabled compare of edge values (E0y, E0, E1x, E1, E2x, and E2) during "Event".

Change 52319 on 2002/09/18 by rramsey@RRAMSEY\_P4\_r400\_win

clean up some compiler warnings

Change 52273 on 2002/09/18 by rramsey@RRAMSEY\_P4\_r400\_win

Add rect\_v1,2,3 to sc\_sq primetype remapping

Change 52267 on 2002/09/18 by kmeekins@kmeekins\_r400\_win

Removed all clock-to-Q delays on register assignments because the synthesis tools/scripts are too dumb to figure out clever techniques to make debugging easier.

Change 52137 on 2002/09/17 by ctaylor@fl\_ctaylor\_r400\_dtwin\_marlboro

Add Rect V1-V3 support to HW

Change 52127 on 2002/09/17 by ctaylor@fl\_ctaylor\_r400\_dtwin\_marlboro

Fix Viz Query State to be hooked up to qdpr\_proc

Change 52080 on 2002/09/17 by kmeekins@kmeekins\_crayola\_linux\_orl

Cleaned up the errors/warnings reported by running "leda".

Moved the clock-to-Q delay macro to a compiler directive to remove synthesis warnings.

Change 52075 on 2002/09/17 by rramsey@RRAMSEY\_P4\_r400\_win

Add tracker for vizq

Change 52069 on 2002/09/17 by ctaylor@fl\_ctaylor\_r400\_dtwin\_marlboro

Update Real-Time Stream Misc register fields for correct width.

Fix Inf/NaN handling bugs in both Emu and H/W for SC Baryc.

Delete "old" sc\_baryc.mc to prevent confusion.

Change 51961 on 2002/09/17 by rramsey@RRAMSEY\_P4\_r400\_win

Hook up detail mask context\_id input to qpp output (instead of qpp state lookup signal)  
Add some signal declarations to clean up compiler warnings

Change 51821 on 2002/09/16 by rramsey@RRAMSEY\_P4\_r400\_win

Add missing signals to sensitivity list

Change 51797 on 2002/09/16 by mmantor@mmantor\_r400\_win

fixed sc\_dump for dumping of sc\_sp xyface data  
enabled center/centroid/xyface output of sc hardware  
changed scrcc interface to ignore msaa\_en for event tiles

Change 51749 on 2002/09/16 by rramsey@RRAMSEY\_P4\_r400\_win

Disable compares of tile-level bounding boxes for events (cw and qm outputs)  
Add compare for covered at qm output  
Add placeholder for RTS flag at qm output

Change 51712 on 2002/09/16 by donaldl@fl\_donaldl\_p4

Added write\_confirm logic.

Change 51706 on 2002/09/16 by donaldl@fl\_donaldl\_p4

Added write\_confirm logic

Change 51702 on 2002/09/16 by donaldl@fl\_donaldl\_p4

Added write\_confirm logic

Change 51699 on 2002/09/16 by donaldl@donaldl\_crayola\_unix\_orl

Add write\_confirm logic.

Change 51492 on 2002/09/13 by mmantor@mmantor\_r400\_win

added backface to packer output dump and connected through the iterator as well as  
packer tracker.

Change 51478 on 2002/09/13 by rramsey@RRAMSEY\_P4\_r400\_win

Add pattern\_order to stipple mask logic

Change 51427 on 2002/09/13 by rramsey@RRAMSEY\_P4\_r400\_win

Update stipple test status, now working on r400sc\_polygon\_stipple\_01

Change 51371 on 2002/09/13 by kmeekins@kmeekins\_r400\_win

Selected the r400sc\_bres\_cntl\_04 test.

Change 51365 on 2002/09/13 by kmeekins@kmeekins\_r400\_win

Added the logic for generating the context 0 and context 1 to 7 busy signals. Modified the dump files to facilitate testing of the busy signals.

Change 51360 on 2002/09/13 by kmeekins@kmeekins\_r400\_win

sc\_detail\_mask\_accum:

- added logic for determining context 0 and context 1 to 7 busy
- added three new I/O signals for teh busy logic

sc:

- connected new sc\_detail\_mask\_accum I/O to sc\_iter and sc\_qdpr\_proc

sc\_iter:

- or'ed in the sc\_detail\_mask\_accum busy signals to the pkr\_iter\_cntx0\_busy and the pkr\_iter\_cntxlto7\_busy signals
- added the sc\_detail\_mask\_accum busy signals to the I/O

Change 51342 on 2002/09/13 by rramsey@RRAMSEY\_P4\_r400\_win

Update status w/ pipe.bvrl fix

Change 51337 on 2002/09/13 by rramsey@RRAMSEY\_P4\_r400\_win

Zero out max\_sample\_dist output if aa (jss or ms) is not enabled

This fixes r400sc\_point\_list\_09, and probably others mismatching on sc\_rcc\_covered

Change 51318 on 2002/09/13 by rramsey@RRAMSEY\_P4\_r400\_win

Update with regression results from 9/12/2002

Change 51185 on 2002/09/12 by ctaylor@fl\_ctaylor\_r400\_dtwinn\_marlboro

Fix SC HW to not filter out events from RB or downstream blocks

Change 51175 on 2002/09/12 by mmantor@mmantor\_r400\_win

added state data for the implementation of xyface, centers, multipass pixel shaders.  
added delay for free buff signal and early sp\_pv\_cnt for sc to sq interface timing  
changes.

Change 51070 on 2002/09/12 by rramsey@RRAMSEY\_P4\_r400\_win

Update status

Change 51039 on 2002/09/12 by rramsey@FL\_RAMSEY\_r400\_win

sc\_walker.cpp:

Fix tileMod3 calc to match hardware for tiles outside of window

Remove check that kept nullprims from flipping the tile BB

sc\_coarse\_walker.mc,bvrl:

Fix bit width on stipple curr x/y

Add check to flip tile BB if tile is outside of draw window

Change 50960 on 2002/09/12 by bbuchner@fl\_bbuchner\_r400\_win

change dumpfile path

Change 50885 on 2002/09/11 by grayc@grayc\_crayola\_linux\_orl

file needed for leda

Change 50815 on 2002/09/11 by ctaylor@fl\_ctaylor\_r400\_dtwin\_marlboro

Moved 6-Sample MSAA Sample #2 location from ULC-rel 2,5 to 1,5 to alleviate degen tri  
in texture lod computations. (HW and EMU and fixed 1 test).

Change 50797 on 2002/09/11 by rramsey@RRAMSEY\_P4\_r400\_win

Add viz\_query stuff to sc rtl

vq state data is driven with temps for now (regs don't seem to get loaded)

Change 50750 on 2002/09/11 by ctaylor@fl\_ctaylor\_r400\_dtwin\_marlboro

Added Centers/XY support to baryc block.

Reduced baryc quad\_x,y from 13 bits to 12 bits which is correct.

Updated associated testbench.

Change 50748 on 2002/09/11 by rramsey@RRAMSEY\_P4\_r400\_win

Fix an fpos conflict hang condition (inputs switch to new prim data with fpos, but no  
valid quads)

Make end\_of\_prim logic match csim

This fixes r400vgt\_hos\_auto\_index\_quad\_list\_01 , and hopefully the other failing HOS

tests

Change 50714 on 2002/09/11 by mmantor@mmantor\_r400\_win

added sc\_sample\_cntl from state block to iter and fixed a sensitivity list problem

Change 50664 on 2002/09/10 by mmantor@mmantor\_r400\_win

added xyface data piped through the baryc pipe and added centers generation control to the bc pipe. xyface data still requires more changes before it works completely

Change 50452 on 2002/09/10 by rramsey@rramsey\_crayola\_unix\_orl

Add second BB input and change usage for wind/prim BB's

Change 50450 on 2002/09/10 by rramsey@RRAMSEY\_P4\_r400\_win

Fix signed/unsigned compare problem in coarse\_walker by making x/y\_curr values signed

Clean up stipple state

Fix stipple\_cnt and stipple\_ptr logic in coarse\_walker

Add second BB input to quadmask

Change 50215 on 2002/09/09 by donaldl@fl\_donaldl\_p4

Merged version.

Change 50211 on 2002/09/09 by donaldl@donaldl\_crayola\_unix\_orl

Increased by 1 the bit widths for x/y min/max and x/y current signals.

Change 50208 on 2002/09/09 by viviana@viviana\_r400\_win

Added Vivian to debugging r400su\_triarea\_test\_03.

Change 50207 on 2002/09/09 by donaldl@donaldl\_crayola\_unix\_orl

Increased by 1 the bit widths for x/y min/max and x/y current signals.

Change 50205 on 2002/09/09 by donaldl@fl\_donaldl\_p4

Added new scissor bounding box (ie. 2nd scissor x/y min/max values) and expanded bit widths for them and x/y current signals.

Change 49989 on 2002/09/06 by viviana@viviana\_r400\_win

Added vivian to the r400su\_triarea\_test\_02 for debugging.

Change 49961 on 2002/09/06 by ctaylor@fl\_ctaylor\_r400\_dtwinn\_marlboro

Make MPASS\_PIX\_VEC\_PER\_PASS 20 bits since SQ auto-inc cannot be any bigger due to FltPt restrictions.

Add PA\_SC\_CNTL\_STATUS.MPASS\_OVERFLOW status flag.

Changed name and added new event for controlling MPASS pixel shaders and SQ vertex and pixel counters.

Added SC->CP VizQuery and MP PixShader dumps.

Made window\_offset register fields 15 bits instead of 16.

Added SC MP PixShader logic.

Added new signal to SC->SQ interface to prevent incrementation of pixel count for "discarded" MP Pix Shader Pixel Vectors.

Fixed MSAA bug where samples 4-7 were not being set to 0 when MSAA was disabled. Fixed both EMU and RTL.

Change 49953 on 2002/09/06 by rramsey@RRAMSEY\_P4\_r400\_win

SC\_STANDALONE

Update standalone with msb addition for walker dumps

Change 49812 on 2002/09/05 by rramsey@RRAMSEY\_P4\_r400\_win

Rework stipple logic to bring in timing

Change 49746 on 2002/09/05 by rramsey@RRAMSEY\_P4\_r400\_win

Working on sc\_sq miscompare

Change 49721 on 2002/09/05 by kmeekins@kmeekins\_crayola\_unix\_orl

Forgot to submit the changes. See changelog 49701.

Change 49701 on 2002/09/05 by kmeekins@kmeekins\_crayola\_unix\_orl

Changed dye2\_ge\_0 to an unsigned bit to get correct .bvrl.

Corrected logic for determining what quad row/columns to include in quad covered.

Change 49696 on 2002/09/05 by smoss@smoss\_crayola\_win

d is not c

Change 49676 on 2002/09/05 by viviana@viviana\_crayola\_linux\_orl

Changed the generation of max\_grad so that the sign bit is zero. Also, changed the sc\_fp\_mult for sc\_zmult\_se8m23\_se8m23 which is Clay's multiplier used in the sc\_baryc\_ij.mc.

Change 49673 on 2002/09/05 by viviana@viviana\_crayola\_linux\_orl

Changed the generation of max\_grad so that the sign bit is zero. Also,  
changed the sc\_fp\_mult for sc\_zmult\_se8m23\_se8m23 which is Clay's multiplier  
used in sc\_baryc\_ij.mc.

Change 49640 on 2002/09/05 by donaldl@fl\_donaldl\_p4

Refix non-collapseable pipe. The previous merge corrupted it.

Change 49639 on 2002/09/05 by donaldl@donaldl\_crayola\_unix\_orl

Refix non-collapseable pipe. The previous merge corrupted it.

Change 49620 on 2002/09/05 by rramsey@RRAMSEY\_P4\_r400\_win

Change bit\_cnt logic to use mc block to (hopefully) fix timing

Change 49617 on 2002/09/05 by rramsey@RRAMSEY\_P4\_r400\_win

Remove clk directive, increase sum output to 5 bits

Change 49615 on 2002/09/05 by rramsey@rramsey\_crayola\_unix\_orl

Try using MC to fix a timing problem through an adder

Change 49574 on 2002/09/04 by smoss@smoss\_crayola\_win

SU test

Change 49550 on 2002/09/04 by donaldl@fl\_donaldl\_p4

To get real-time changes working (1st pass). Changed output delay for oRT\_VALID.

Change 49514 on 2002/09/04 by kmeekins@kmeekins\_r400\_win

Well, what about this one...?

Change 49476 on 2002/09/04 by kmeekins@kmeekins\_r400\_win

r400sc\_diamond\_exit\_05

Change 49472 on 2002/09/04 by donaldl@donaldl\_crayola\_unix\_orl

Changed output delay for oRT\_VALID

Change 49464 on 2002/09/04 by donaldl@donaldl\_crayola\_unix\_orl

Fixed typo for flipped\_elatl equation.



Change 49463 on 2002/09/04 by donaldl@donaldl\_crayola\_unix\_orl

To get real-time streams working and fix non-collapseable pipe.

Change 49461 on 2002/09/04 by donaldl@fl\_donaldl\_p4

To support changes in sc\_quadmask and get real-time streams working.

Change 49460 on 2002/09/04 by donaldl@fl\_donaldl\_p4

Removed st\_max\_sample\_dist\_out[3:0].

Change 49459 on 2002/09/04 by donaldl@fl\_donaldl\_p4

Comment out real-time until all integrated.

Change 49458 on 2002/09/04 by kmeekins@kmeekins\_r400\_win

Fixing r400sc\_line\_aa\_shader\_01.

Change 49457 on 2002/09/04 by donaldl@fl\_donaldl\_p4

Added real-time stream compares.

Change 49456 on 2002/09/04 by kmeekins@kmeekins\_crayola\_unix\_orl

Fixed quadcovered mask for Bottom quads with Max sample distance and bounding box fractional bits set to full range.

Change 49454 on 2002/09/04 by kmeekins@kmeekins\_r400\_win

Enabled checking of covered quads mask.

Change 49450 on 2002/09/04 by viviana@viviana\_crayola\_unix\_orl

Signed up for the poly offset first test failure.

Change 49432 on 2002/09/04 by rramsey@RRAMSEY\_P4\_r400\_win

Update with Steve's latest status, 92% passing now!

Change 49370 on 2002/09/03 by rramsey@RRAMSEY\_P4\_r400\_win

Only send lclk transfer for fpos if it hasn't already been sent with a row

Change 49347 on 2002/09/03 by ctaylor@fl\_ctaylor\_r400\_dtwin\_marlboro

Fix bb\_frac mask with JSS bug in HW.

Change 49320 on 2002/09/03 by ctaylor@fl\_ctaylor\_r400\_win\_marlboro

working jss point test with frac mask.

Change 49294 on 2002/09/03 by rramsey@RRAMSEY\_P4\_r400\_win

Update status

Change 49283 on 2002/09/03 by rramsey@RRAMSEY\_P4\_r400\_win

tracking spreadsheet to coordinate debugging efforts

Change 49261 on 2002/09/03 by rramsey@RRAMSEY\_P4\_r400\_win

Fix state select for cliprect\_enable

Add some debug prim counters to tb\_sc

Reset rbbm signals during SRST

Change 49260 on 2002/09/03 by viviana@viviana\_crayola\_unix\_orl

Ran the file through a dos2unix command to remove dos carriage return characters.

Change 49101 on 2002/08/30 by kmeekins@kmeekins\_crayola\_unix\_orl

Corrected floating point multiply.

Adjusted latencies to match new input sources.

Change 49091 on 2002/08/30 by kmeekins@kmeekins\_crayola\_unix\_orl

Changed index used to determine overflow condition for exponent addition.

Change 49085 on 2002/08/30 by mmantor@mmantor\_r400\_win

rest of the change for fpos

Change 49080 on 2002/08/30 by mmantor@mmantor\_r400\_win

fixed a bug with the fpos signal

Change 49070 on 2002/08/30 by ctaylor@fl\_ctaylor\_r400\_dtwin\_marlboro

Fixed register delay bug with prim\_type (and xmajor) from yesterday fix.

Change 49052 on 2002/08/30 by rramsey@RRAMSEY\_P4\_r400\_win

Fix context-related bug that was causing tb to hang

Change 49044 on 2002/08/30 by rramsey@RRAMSEY\_P4\_r400\_win

Fix polarity on watchdog check for freeze signal

Change 49023 on 2002/08/30 by rramsey@RRAMSEY\_P4\_r400\_win

Changes to sc RTL to get line stipple working

Should pass stipple tests as long as the line is not scissored

This coarse\_walker mc code uses the collapsible pipeline which fixes a bug,  
but probably does not meet timing

Change 48779 on 2002/08/29 by ctaylor@ctaylor\_crayola\_unix\_orl

Fixed missing output assignments of poly\_offset scale/offset register selects.

Change 48777 on 2002/08/29 by ctaylor@ctaylor\_crayola\_unix\_orl

Fixed typo bug where tile\_x[9] was used to add 4096 to tile\_y instead of tile\_y[9].

Change 48736 on 2002/08/29 by rramsey@RRAMSEY\_P4\_r400\_win

Turn rcc trackers back on so we can debug z problems

Connect z state select to cw\_state\_id

Connect tilex/tiley inputs to z block to coarsewalker outputs

Fix latency for tilex/tiley outputs

Make quadmask mc match bvrl (latency = 3)

Change 48708 on 2002/08/29 by kmeekins@kmeekins\_r400\_win

Changed the state id for the z\_interp states to use the id from the quadmask and not  
the Z FIFO.

Change 48687 on 2002/08/28 by rramsey@RRAMSEY\_P4\_r400\_win

Back out the coarse\_walker change to make the pipe non-collapsible, it was causing  
tests to fail

Fix comment in zfifo so it's identified correctly on overflow

Disable sc\_rcc compares until we can get things ironed out

Change 48654 on 2002/08/28 by kmeekins@kmeekins\_crayola\_unix\_orl

Changed QM latency to 3.

Change 48625 on 2002/08/28 by kmeekins@kmeekins\_crayola\_unix\_orl

Increased QM latency to 3.

Change 48615 on 2002/08/28 by ctaylor@ctaylor\_crayola\_unix\_orl

Add logic for vertex 3 determination for reference vert for lines/points/rects

Change 48608 on 2002/08/28 by rramsey@RRAMSEY\_P4\_r400\_win

Updates to sc RTL to get state/event/event\_id routed through qpp/pkr/iterator

Adding line stipple to coarse\_walker.mc and quadmask.mc

Change sc\_quadmask latency to 3

Z is still mismatching

cliprect tests are broken again

Change 48591 on 2002/08/28 by kmeekins@kmeekins\_crayola\_unix\_orl

Fixed delta\_xy to match emulator.

Reduced the dz/dx and dz/dy gradients to 32 bits before determining the max\_grad.

Change 48571 on 2002/08/28 by grayc@grayc\_crayola\_linux\_orl

temp fix to zero the block read data

Change 48536 on 2002/08/28 by kmeekins@kmeekins\_crayola\_unix\_orl

Added the quadcovered functionality.

Change 48534 on 2002/08/28 by kmeekins@kmeekins\_crayola\_unix\_orl

Increased the quadmask latency to account for the quadcovered operations.

Change 48533 on 2002/08/28 by kmeekins@kmeekins\_crayola\_unix\_orl

Changed wires to signed to get correct sign extension.

Modified clamp to work with negative values.

Change 48528 on 2002/08/28 by kmeekins@kmeekins\_r400\_win

Removed max\_sample\_dist from getting passed into the tile fifo.

Change 48524 on 2002/08/28 by kmeekins@kmeekins\_r400\_win

Expanded dz/dx and dz/dy into the z\_interp.

Added the quadcovered mask.

Change 48509 on 2002/08/28 by donaldl@fl\_donaldl\_p4

Updated to match latest compare dump files.

Change 48504 on 2002/08/28 by donaldl@fl\_donaldl\_p4

Updated to match latest compare dump files.

Change 48502 on 2002/08/28 by donaldl@fl\_donaldl\_p4

1. Remove state\_id[2:0] and event\_id[3:0] from prim fifo.
2. Remove state\_id[2:0] from z fifo.
3. Pipe down state\_id[2:0], event, st\_max\_sample\_dist[3:0], x\_major from sc\_pipe to tile fifo.
4. Increase bit widths (ie. lsbs) of edge distances going from sc\_pipe to sc\_coarse\_walker to tile fifo.

Change 48498 on 2002/08/28 by donaldl@fl\_donaldl\_p4

Changed data widths on prim fifo data, z fifo data, and tile fifo data to account for removing/adding event, event\_id[3:0], and state\_id[2:0].

Change 48494 on 2002/08/28 by donaldl@fl\_donaldl\_p4

Pipe down x\_major, state\_id[2:0], and st\_max\_sample\_dist[3:0].

Also for sc\_coarse\_walker, first cut at real-time streams.

Change 48490 on 2002/08/28 by donaldl@donaldl\_crayola\_unix\_orl

Pipe down x\_major, state\_id[2:0], and st\_max\_sample\_dist[3:0].

Also for sc\_coarse\_walker, first cut at real-time streams.

Change 48488 on 2002/08/28 by donaldl@fl\_donaldl\_p4

Removed state\_var\_indx[2:0] going to Z fifo.

Change 48483 on 2002/08/28 by donaldl@donaldl\_crayola\_unix\_orl

Remove state\_var\_indx[2:0] to Z fifo.

Change 48370 on 2002/08/27 by ctaylor@ctaylor\_crayola\_unix\_orl

Update new AA sample locations.

Change 48353 on 2002/08/27 by rramsey@rramsey\_crayola\_unix\_orl

Tighten timing on pixelmask outputs

Change 48337 on 2002/08/27 by rramsey@RRAMSEY\_P4\_r400\_win

Register inputs to help break sc critical path

Change 48331 on 2002/08/27 by rramsey@rramsey\_crayola\_unix\_orl

Tighten output constraints on pixelmask outputs to help with packer timing

Change 48321 on 2002/08/27 by rramsey@RRAMSEY\_P4\_r400\_win

Update tb\_sc random script and config file to use \$WORK\_ROOT env variable to determine path info

(default of c: is used if \$WORK\_ROOT is not set). This means paths in cfg files should start with "/" instead of "c:/" or "d:/" and the perl script will prepend the drive letter

Change 48277 on 2002/08/27 by rramsey@RRAMSEY\_P4\_r400\_win

- Fix problem with sq buf/cntl counts that let the testbench counters get out of sync with the iterator counters if an sq transfer happened on the same clk as (wait\_cnt==0)
- Fix a problem that was causing the tb to drop the last rbbm transfer (this was hanging the testbench when running with the new cache\_flush events)

Change 48249 on 2002/08/27 by rramsey@rramsey\_crayola\_unix\_orl

Change to only send context\_done events to the RC

Change 48176 on 2002/08/26 by ctaylor@ctaylor\_crayola\_unix\_orl

Update 2,3,6 and 8 Sample locations for FINAL positions

Change 48163 on 2002/08/26 by ctaylor@ctaylor\_crayola\_unix\_orl

Add rounding to baryc\_back multiplier to fix l/w precision concern.

Change 48112 on 2002/08/26 by rramsey@RRAMSEY\_P4\_r400\_win

Update tb\_sc to support clipped primitives

Fix a couple of mux selects in sc\_stage\_reg so it handles clipped primitives correctly

Change 48090 on 2002/08/26 by kmeekins@kmeekins\_crayola\_unix\_orl

Truncated the LS Bit of oZ\_TC to make room for the MultiSample bit on the z-plane bus.

Change 48077 on 2002/08/26 by smoss@smoss\_crayola\_win

delete this file

Change 47894 on 2002/08/23 by ctaylor@ctaylor\_crayola\_unix\_orl

For the last time??

Change 47879 on 2002/08/23 by ctaylor@ctaylor\_crayola\_unix\_orl

Again

Change 47866 on 2002/08/23 by ctaylor@ctaylor\_crayola\_unix\_orl

Again

Change 47858 on 2002/08/23 by ctaylor@ctaylor\_crayola\_unix\_orl

And again

Change 47857 on 2002/08/23 by rramsey@RRAMSEY\_P4\_r400\_win

Remove E0y, Elx, E2x compares from PIPE/out\_compare until the RTL is checked in  
Change the rst signal that was being checked in PACKER/out\_compare (modelsim was  
crashing on me)

Fix a small bug with lines in sc\_pipe.bvrl

Change 47853 on 2002/08/23 by ctaylor@ctaylor\_crayola\_unix\_orl

Another try

Change 47847 on 2002/08/23 by ctaylor@ctaylor\_crayola\_unix\_orl

And again

Change 47846 on 2002/08/23 by ctaylor@ctaylor\_crayola\_unix\_orl

Trying again

Change 47831 on 2002/08/23 by ctaylor@ctaylor\_crayola\_unix\_orl

Update for correctly? compiled mc code.

Change 47799 on 2002/08/23 by ctaylor@ctaylor\_crayola\_unix\_orl

Fix 3-input adder to do true 2's comp for source operands

Change 47758 on 2002/08/23 by rramsey@RRAMSEY\_P4\_r400\_win

Add TB\_PACKER/out\_compare.v to tb\_sc dependencies

Change 47599 on 2002/08/22 by viviana@viviana\_crayola\_linux\_orl

The iSV\_JSS\_SAMPLE\_SEL bus in sc.v was getting the st\_jss\_sample15 through st\_jss\_sample0

3-bit busses from sample0 to sample 15. They were switched so that the 48 bit bus got

the individual 3 bit busses from 15 down to 0. This was done to match the compare values

from the C sim.

Change 47581 on 2002/08/22 by smoss@smoss\_crayola\_linux\_orl\_regress

added sc\_pix\_vec\_grp\_out.cmp

Change 47417 on 2002/08/21 by viviana@viviana\_crayola\_linux\_orl

The jss sample state variables (samples 0-15) were being incorrectly indexed from the qpp\_proc. The index was changed to iQPP\_SV\_INDX for all 16 samples.

Change 47126 on 2002/08/20 by kmeekins@kmeekins\_r400\_win

Increased z\_min and z\_max bit widths from 14 to 18 bits each. The new format leading into the sc\_z\_interp is now s3.14 2's comp.

Added macros to define the bit positions of the PA to SC interface.

Connected z\_min, z\_max, and clipped\_prim in the test bench.

Change 47123 on 2002/08/20 by kmeekins@kmeekins\_crayola\_unix\_orl

Increased z\_min and z\_max bit widths from 14 to 18 bits each. s3.14 2's comp. format.

Change 47080 on 2002/08/20 by donald1@donald1\_crayola\_unix\_orl

Created state\_var\_indx\_out version.

Change 46996 on 2002/08/20 by viviana@viviana\_crayola\_linux\_orl

Added an include for output compares from the packer.

Change 46992 on 2002/08/20 by viviana@viviana\_crayola\_linux\_orl

This is the compare file for the output of the packer. It uses sc\_pix\_vec\_grp\_out.dmp for comparison.

Change 46936 on 2002/08/20 by mmantor@mmantor\_r400\_win



This set of changes with previous enabled multi-context to work and wrap around.

tb\_sc.v

1. changed width of SC\_RC\_coarse\_covered from 1 bit to 16 to remove warning
2. updated buf and cntr counter stuff for SQ/SC interface control
3. turned on random SX\_SC random RTR

sc\_packer.v

1. fixed bug in load\_prim\_data determination
2. added eov setting in the oneclkcommand outside a vector for csim match and counter compliance
3. Force data to be zero's in the one clk command
4. Fixed pkr\_fpos to be modified on register output of packer

sc\_iterator.v

1. increased size of sent\_sq\_cntl\_cnt to allow events to work properly
2. updated fpos and singleclk leaving signals as well as the pv\_cnt and cntr\_cnt

sc\_interp.cpp

1. changed default quads from PRIM\_QUAD to CLEAR\_QD to remove packer mismatches with hardware

sc\_block\_model.cpp

1. added a note for clarity

sc\_interp.h

1. added CLEAR\_QD definition.

Change 46868 on 2002/08/19 by donald1@donald1\_crayola\_unix\_orl

Updated sc\_pipe (to match csim) --

1. derived x\_min, x\_max, y\_min, y\_max
2. Removed st\_max\_minus\_1. Not needed anymore.

Change 46867 on 2002/08/19 by donald1@fl\_donald1\_p4

Updated sc\_pipe (to match csim) --

1. derived x\_min, x\_max, y\_min, y\_max
2. Removed st\_max\_minus\_1. Not needed anymore.

Change 46818 on 2002/08/19 by donald1@donald1\_crayola\_unix\_orl

Expanded e0y, e1x, e2x inputs from 29.3 to 29.8 format.

Piped state\_id[2:0] and st\_max\_sample\_dist\_in[3:0] through.

Change 46668 on 2002/08/17 by smoss@smoss\_crayola\_linux\_orl\_regress

New results directory

Change 46591 on 2002/08/16 by kmeekins@kmeekins\_r400\_win

Added the changes to zmin and zmax for polyoffset.  
Decoding the state variable MSAA\_ENABLE and pipeing it to the RC.  
Adjusted the compare points on the z data bus.  
Expanded the covered signal to a 16 bit bus to handle the quad covered mask.

Change 46588 on 2002/08/16 by kmeekins@kmeekins\_crayola\_unix\_orl

Added the logic to modify the zmin and zmax for polyoffset.  
Expanded the covered signal to a 16 bit bus to carry the quad covered mask.

Change 46362 on 2002/08/15 by donaldl@fl\_donaldl\_p4

Before expanding lsbs of edge distances and piping stateid, x\_major, and st\_max\_sample\_dist.

Change 46359 on 2002/08/15 by smoss@smoss\_crayola\_linux\_orl\_regress

Removed stop() from VGT used finish

Change 46264 on 2002/08/15 by rramsey@RRAMSEY\_P4\_r400\_win

Changes for tb\_sc to better support multi-context tests

Change 45755 on 2002/08/13 by kmeekins@kmeekins\_crayola\_unix\_orl

Corrected clamping and sign extension problems.

Change 45753 on 2002/08/13 by kmeekins@kmeekins\_crayola\_unix\_orl

Corrected clamping and sign extension problems

Change 45611 on 2002/08/13 by rramsey@FL\_RAMSEY\_r400\_win

Fix some issues with multi-state  
Fix a bug with dealloc out of packer

Change 45461 on 2002/08/12 by kmeekins@kmeekins\_crayola\_unix\_orl

Initial release.

Change 45460 on 2002/08/12 by kmeekins@kmeekins\_crayola\_unix\_orl

Initial release.

Change 45387 on 2002/08/12 by rramsey@FL\_RAMSEY\_r400\_win

1. Change sc\_sp dump to leave out lclk transfers to the sq

2. Remove temp drivers for cliprects in sc.v
3. Temp fix to coarse\_walker to only pop zfifo when a valid end\_of\_prim is leaving

Change 45276 on 2002/08/09 by rramsey@RRAMSEY\_P4\_r400\_win

Mask off compares for one-clock-transfers  
Ignore lower bit of CenterZ until RTL is updated

Change 45264 on 2002/08/09 by rramsey@RRAMSEY\_P4\_r400\_win

Clean up some code for multi-state tests

Change 45204 on 2002/08/09 by kmeekins@kmeekins\_crayola\_unix\_orl

Added one bit to rel\_exp to act as sign bit to get correct clamping  
when comparing sign.

Change 45140 on 2002/08/09 by rramsey@RRAMSEY\_P4\_r400\_win

SC\_STANDALONE

1. Update msaalg calc to handle rects (bbfractbits)
2. Change names for provok\_vert, stateId to match emu code
3. Add checks for covered bits
4. Add ability to ignore Z-compares when running standalone tests in tb\_sc  
I can't get these to match up yet

Change 45044 on 2002/08/08 by kmeekins@kmeekins\_r400\_win

Connected the Polymode bit from the SuScan.dmp file within the PA\_SC interface.

Change 44754 on 2002/08/07 by rramsey@RRAMSEY\_P4\_r400\_win

Put z fifo depth back to 8

Change 44425 on 2002/08/06 by kmeekins@kmeekins\_r400\_win

Connected provoking vertex signal in testbench.

Change 44390 on 2002/08/06 by smoss@smoss\_crayola\_linux\_orl\_regress

redistribution of tests

Change 44346 on 2002/08/06 by rramsey@RRAMSEY\_P4\_r400\_win

1. Temporarily disable xmajor compare at qmask output (not in RTL yet)
2. Add ../TB\_PIPE\_CW\_QM/out\_compare.v to file list in tb\_sc/Makefile
3. Don't count sc\_rcc transfers for events
4. Fix SC\_ZDATA depth in sc\_header.v

5. Add SC/SQ primtype remapping to sc\_iter.v
6. Add some conditions to detail\_accum signals in sc\_packer.v
7. Move line stipple state out of context space in sc\_rbiu.v

Change 44306 on 2002/08/05 by ctaylor@ctaylor\_crayola\_unix\_orl

Fixed typo bug using wrong sample y location for frac bb determination.

Change 43900 on 2002/08/02 by smoss@smoss\_crayola\_linux\_orl\_regress

removed stop

Change 43702 on 2002/08/01 by rramsey@RRAMSEY\_P4\_r400\_win

Remove unused inputs from sc\_pipe instance

Change 43669 on 2002/08/01 by donaldl@fl\_donaldl\_p4

Removed null\_prim\_flag since no longer needed in csim. Also removed inputs associated with null\_prim\_flag: iFIRST\_PRIM\_OF\_SLOT, IDEALLOC\_SLOT, and iEND\_OF\_PKT.

Change 43667 on 2002/08/01 by donaldl@donaldl\_crayola\_unix\_orl

Removed null\_prim\_flag since no longer needed in csim. Also removed inputs associated with null\_prim\_flag: iFIRST\_PRIM\_OF\_SLOT, IDEALLOC\_SLOT, and iEND\_OF\_PKT.

Change 43641 on 2002/08/01 by rramsey@RRAMSEY\_P4\_r400\_win

Update sc\_pipe.bvrl to match emulator change  
Always set passEmptyPrim if input prim is flipped or null

Change 43604 on 2002/07/31 by mmantor@mmantor\_r400\_win

temp comment out zminmx comparison until the suscan.cdmp dumps these values.

Change 43552 on 2002/07/31 by kmeekins@kmeekins\_crayola\_unix\_orl

Added a bit of precision to the rel\_exp signal as a sign bit to prevent a large positive number from activating the zero clamp. (sc\_zgradflt2fix)

Change 43541 on 2002/07/31 by kmeekins@kmeekins\_r400\_win

Added another bit of precision to rel\_exp to account for the sign bit. This prevents the zero clamp from acting on a large positive number.

Change 43512 on 2002/07/31 by grayc@grayc\_crayola\_linux\_orl

updates for vcs compile

Change 43495 on 2002/07/31 by smoss@smoss\_crayola\_linux\_orl\_regress

new path

Change 43462 on 2002/07/31 by smoss@smoss\_crayola\_linux\_orl\_regress

modified for cron

Change 43458 on 2002/07/31 by kmeekins@kmeekins\_r400\_win

Split z\_dx and z\_dy into msb and lsb parts to permit proper assignment in the GetVec  
PLI call. GetVec will only handle a maximum of 32 bits per field.

Change 43346 on 2002/07/31 by kmeekins@kmeekins\_r400\_win

Recompiled sc\_z\_interp to pickup the changes made to sc\_ztcflt2fix, sc\_zflt5\_add, and  
sc\_zgradflt2fix.

Change 43224 on 2002/07/30 by mmantor@mmantor\_r400\_win

sc\_rc coarse interface dump file and tracker checking

Change 43176 on 2002/07/30 by ctaylor@fl\_ctaylor\_r400\_dtwinn\_marlboro

Undo change to script to keep dump files

Change 43127 on 2002/07/30 by ctaylor@fl\_ctaylor\_r400\_dtwinn\_marlboro

Updated coarseCompare, scripts and cfg files to run AA rands.

Change 43108 on 2002/07/30 by rramsey@FL\_RAMSEY\_r400\_win

Update sc rand script

Change 43069 on 2002/07/30 by kmeekins@kmeekins\_r400\_win

Resulting files from changes in respective .mc files. Simulations now passing initial  
test vectors.

Change 43067 on 2002/07/30 by kmeekins@kmeekins\_crayola\_unix\_orl

Increased precision on signals used to determine the  $2^3$  bit position in  
order to handle the worst case condition.

Change 42956 on 2002/07/29 by kmeekins@kmeekins\_crayola\_unix\_orl

Moved the 1's complement operation to after the shift to remove the need for a shifter that will perform a sign extension while shifting right.

Change 42954 on 2002/07/29 by kmeekins@kmeekins\_crayola\_unix\_orl

Added a zero clamp on delta\_lnsb\_ml. Added a check for all leading zero bits when determining the bit position of the 2^3 bit.

Change 42869 on 2002/07/29 by rramsey@RRAMSEY\_P4\_r400\_win

Clean up some more csim/rtl mismatches to get multi-prim rands to work  
Need to send\_row if (qds\_accepted OR row\_xfer\_qdcnt) instead of (qds\_accepted AND row\_xfer\_qdcnt)  
Change condition for load\_prim\_data  
Add reset for nxt\_pkr\_fill\_partial\_vector

Change 42868 on 2002/07/29 by rramsey@FL\_RAMSEY\_r400\_win

Change Makefile include of register\_addr.v to use client relative path

Change 42730 on 2002/07/26 by rramsey@RRAMSEY\_P4\_r400\_win

Change run\_vsim\_rand.pl to take a "-f" arg for specifying the config file

Change 42644 on 2002/07/26 by rramsey@RRAMSEY\_P4\_r400\_win

Fix concatenate order problem in sc\_iter.v  
Fix logic in sc\_packer.v "pkr\_curr\_qds\_per\_vector, case 0" to match emulator

Change 42631 on 2002/07/26 by ctaylor@fl\_ctaylor\_r400\_dtwin\_marlboro

Changed MSAA\_NUM\_SAMPLES to be a 3-bit field (instead of 4).  
Fix bug in sc\_sample\_mask\_in dump for jss\_sample\_sel field  
Fix bug in sc\_samplemask test bench for jss\_sample\_sel field  
Update sc tests which set num\_samples to 8.

Change 42630 on 2002/07/26 by rramsey@RRAMSEY\_P4\_r400\_win

Get rid of parameters for memory sizes

Change 42614 on 2002/07/26 by rramsey@RRAMSEY\_P4\_r400\_win

Update dumps/rtl for mod3 comparing in sc\_quadmask

Change 42586 on 2002/07/26 by smoss@smoss\_crayola\_linux\_orl\_regress

add

Change 42515 on 2002/07/25 by mmantor@mmantor\_r400\_win

finished sample mask change for aa and 1 clk increase latency

Change 42513 on 2002/07/25 by ctaylor@fl\_ctaylor\_r400\_dtwin\_marlboro

Randy fixed script file for XP

Change 42506 on 2002/07/25 by mmantor@mmantor\_r400\_win

added the latest baryc code and routed new state data

Change 42478 on 2002/07/25 by rramsey@RRAMSEY\_P4\_r400\_win

Add random script for sc blocks

Change 42469 on 2002/07/25 by rramsey@RRAMSEY\_P4\_r400\_win

Hook up tilex/y mod3 signals to quadmask outputs

Change 42468 on 2002/07/25 by rramsey@rramsey\_crayola\_unix\_orl

Add tilex/y mod3 support

Change 42450 on 2002/07/25 by rramsey@rramsey\_crayola\_unix\_orl

Add tilex/y mod3

Change 42351 on 2002/07/25 by smoss@smoss\_crayola\_linux\_orl

Modified for Linux

Change 42244 on 2002/07/24 by ctaylor@fl\_ctaylor\_r400\_dtwin\_marlboro

Updated sc\_samplemask and sc\_baryc MC code for all new AA methodology.

Added state vars to sc\_baryc\_in.dmp

Fixed JSS mask bug in emulator.

Updated baryc test bench for new I/F

Change 42242 on 2002/07/24 by rramsey@RRAMSEY\_P4\_r400\_win

Fix for pkr\_curr\_qds\_per\_vector=3 case when we see a last\_qdpair\_of\_prim with no valid quads from the qpp

Change 42176 on 2002/07/24 by donaldl@fl\_donaldl\_p4

Try previous fix again.

Change 42174 on 2002/07/24 by smoss@smoss\_crayola\_linux\_orl

build for sc

Change 42167 on 2002/07/24 by donaldl@fl\_donaldl\_p4

Mem stub for Z fifo.

Change 42143 on 2002/07/24 by donaldl@fl\_donaldl\_p4

Fixed bug for oSTATE\_VAR\_INDX\_ZFF.

Change 42142 on 2002/07/24 by donaldl@fl\_donaldl\_p4

Created mem\_stub for Z fifo.

Change 42122 on 2002/07/24 by kmeekins@kmeekins\_r400\_win

Corrected mantissa by including the sign bit and implied 1 prior to the 2's complement.

Change 42120 on 2002/07/24 by kmeekins@kmeekins\_crayola\_unix\_orl

Fixed the mantissa to include the sign bit and the implied 1 prior to taking the 2's complement.

Change 41997 on 2002/07/23 by grayc@grayc\_crayola\_linux\_orl

files needed for modelsim

Change 41985 on 2002/07/23 by grayc@grayc\_crayola\_linux\_orl

should have checked in to TB\_SC

Change 41950 on 2002/07/23 by rramsey@rramsey\_crayola\_unix\_orl

Add xmajor to sc\_quadmask and connect it to qpp inputs

Change 41947 on 2002/07/23 by mmantor@mmantor\_r400\_win

change out baryc for Dan's split implementation to reduce compilation time and reduce area and increase speed to make Stevie happy.

Change 41879 on 2002/07/22 by mmantor@mmantor\_r400\_win

hack for now

Change 41821 on 2002/07/22 by mmantor@mmantor\_r400\_win



\* added pipe stages in sc\_qdpr\_proc and sc\_iter for increased latency of module compiler code.  
\* switch interconnect between samplemask and barc logic to be sample\_id's instead of offsets  
\* connected lod\_correct values completely  
\* connected new state data  
\* rewired sc\_sq interface and widened to handle larger lod\_correct terms  
\*misc test bench and signal connections through the sc

Change 41783 on 2002/07/22 by dclifton@dclifton\_r400

Wrapper for split sc\_baryc block.

Change 41765 on 2002/07/22 by dclifton@dclifton\_r400

Split the sc\_baryc.mc into two files.

Change 41761 on 2002/07/22 by donaldl@fl\_donaldl\_p4

Initial

Change 41747 on 2002/07/22 by donaldl@donaldl\_crayola\_unix\_orl

Adjusted idly for reset.

Change 41739 on 2002/07/22 by donaldl@fl\_donaldl\_p4

Removed comparison of x\_major; no longer in dumps.

Change 41611 on 2002/07/19 by donaldl@fl\_donaldl\_p4

Added sc\_zflt5\_add

Change 41610 on 2002/07/19 by donaldl@fl\_donaldl\_p4

Added fanned out pipe\_freeze\_b\_dly to go directly to prim fifo write enable.

Change 41609 on 2002/07/19 by donaldl@fl\_donaldl\_p4

Resulting bvrl after moving parameters from dps to mc file.

Change 41608 on 2002/07/19 by donaldl@donaldl\_crayola\_unix\_orl

Resolve latencies of data from sc\_quadmask.

Change 41576 on 2002/07/19 by mmantor@mmantor\_r400\_win

adjusted latencies for mc code changes.

Change 41574 on 2002/07/19 by ctaylor@ctaylor\_crayola\_unix\_orl

Updated for new interfaces. Should work for all non-AA cases.

Change 41572 on 2002/07/19 by ctaylor@fl\_ctaylor\_r400\_win\_marlboro

Update baryc TB for new interfaces.

Change 41538 on 2002/07/19 by mmantor@mmantor\_r400\_win

fixed sensitivity list problems

Change 41536 on 2002/07/19 by ctaylor@fl\_ctaylor\_r400\_win\_marlboro

Test Bench changes for new interfaces.

Change 41514 on 2002/07/19 by ctaylor@ctaylor\_crayola\_unix\_orl

Fixed undefined deriv\_jss\_enable so this code now seems to work for non-aa tests.

Change 41502 on 2002/07/19 by ctaylor@ctaylor\_crayola\_unix\_orl

Post I/F change for new AA

Change 41501 on 2002/07/19 by ctaylor@ctaylor\_crayola\_unix\_orl

bvrl file corresponding to pre-change working .mc

Change 41498 on 2002/07/19 by donaldl@fl\_donaldl\_p4

Initial

Change 41469 on 2002/07/19 by ctaylor@fl\_ctaylor\_r400\_win\_marlboro

Fixed issues in tb. Regressions work with pre-7/19 changes

Change 41466 on 2002/07/19 by ctaylor@ctaylor\_crayola\_unix\_orl

Fixed dependent latencies

Change 41440 on 2002/07/19 by ctaylor@fl\_ctaylor\_r400\_win\_marlboro

Adding new test bench directory

Change 41385 on 2002/07/18 by donaldl@fl\_donaldl\_p4

Has new latencies due to clock period change and technology lib change.

Change 41382 on 2002/07/18 by donaldl@donaldl\_crayola\_unix\_orl

Initial

Change 41380 on 2002/07/18 by donaldl@donaldl\_crayola\_unix\_orl

Removed dps parameters for latency, clk period, input delay, and output delay.  
Placed them in the mc files as definitions.

Change 41368 on 2002/07/18 by ctaylor@fl\_ctaylor\_r400\_dtwin\_marlboro

fix to use .bvrl extension

Change 41339 on 2002/07/18 by ctaylor@ctaylor\_crayola\_unix\_orl

Adding sc baryc testbench

Change 41270 on 2002/07/18 by smoss@smoss\_crayola\_win

modified for tb\_sc

Change 41241 on 2002/07/18 by smoss@smoss\_crayola\_win

more stuff

Change 41234 on 2002/07/18 by smoss@smoss\_crayola\_win

missed dump

Change 41197 on 2002/07/18 by grayc@grayc\_crayola\_unix\_orl

added 'u' to instance names

Change 41077 on 2002/07/17 by mmantor@mmantor\_r400\_win

fixed latch problem

Change 40920 on 2002/07/16 by donaldl@fl\_donaldl\_p4

Added support for Z functions.

Change 40862 on 2002/07/16 by donaldl@fl\_donaldl\_p4

Initial

Change 40861 on 2002/07/16 by donaldl@donaldl\_crayola\_unix\_orl

Initial

Change 40675 on 2002/07/15 by grayc@grayc\_r400\_win

initial release for sc regressions

Change 40590 on 2002/07/15 by rramsey@RRAMSEY\_P4\_r400\_win

One more fix for rb\_split

Change 40548 on 2002/07/15 by mmantor@mmantor\_r400\_win

added rb\_id and split though the sc and fixed some bugs associated with it. Renamed all RC\_SC\_heir\_xx signals to RC\_SC\_hier\_xxx

Change 40304 on 2002/07/13 by rramsey@rrhome\_r400\_win

fix for fifo pop to stage 0

Change 39965 on 2002/07/12 by rramsey@RRAMSEY\_P4\_r400\_win

Update sc rtl to work with new block file defs  
Clean up sc Makefile

Change 39958 on 2002/07/12 by mmantor@mmantor\_r400\_win

fixed sensitivity list

Change 39897 on 2002/07/12 by mmantor@mmantor\_r400\_win

fixed singleclk bug

Change 39895 on 2002/07/12 by mmantor@mmantor\_r400\_win

fixed sensitivity list problem for synthesis

Change 39780 on 2002/07/11 by donald1@fl\_donald1\_p4

Separated declaration and initialization of integers from one line into two due to syntax problems with older Modelsim version.

Change 39772 on 2002/07/11 by rramsey@RRAMSEY\_P4\_r400\_win

Updates to tb\_sc

Add new pa\_sc dump fields

Add rand\_int function, and randomization of rc\_sc data

Add temp hack for sc\_sq printype compare until hw can be updated to match new emulator

Change 39740 on 2002/07/11 by rramsey@RRAMSEY\_P4\_r400\_win

Fix parameters for primfifo

Change 39587 on 2002/07/10 by mmantor@mmantor\_r400\_win

enable basic random handshaking on all output interfaces and fixed multiple bugs to pass simple triangle and test case #2

Change 39549 on 2002/07/10 by rramsey@RRAMSEY\_P4\_r400\_win

Fix bug in stage management in qpp

Fix packer to match csim

Change 39493 on 2002/07/10 by grayc@grayc\_r400\_win

missed one signal in interface\_regs block :-)

Change 39363 on 2002/07/10 by grayc@grayc\_crayola\_unix\_orl

added mem\_stub for synthesis

Change 39311 on 2002/07/10 by mmantor@mmantor\_r400\_win

made primitive data out know all times and prevented data from going to the z accumulate if the iterator is stalled and the packer is ready to send data,

Change 38973 on 2002/07/09 by grayc@grayc\_r400\_win

okay ... another fix for clock names

Change 38971 on 2002/07/09 by grayc@grayc\_r400\_win

one more fix

Change 38970 on 2002/07/09 by grayc@grayc\_r400\_win

added ports for new named connections

Change 38969 on 2002/07/09 by grayc@grayc\_r400\_win

fixed port connections

Change 38922 on 2002/07/08 by grayc@grayc\_r400\_win

moved most top level registers into a block sc\_interface\_regs

Change 38639 on 2002/07/08 by donaldl@fl\_donaldl\_p4

Updated en\_ph1\_ph3 to use clip\_prim (instead of clip\_prim\_in). This is a temporary behavioral code change. This fix will be done later in sc\_stage\_reg.mc.

Change 38292 on 2002/07/05 by rramsey@RRAMSEY\_P4\_r400\_win

Add connection for event flag in sc\_packer  
Kill valids to sx and sp for events in sc\_iter

Change 37867 on 2002/07/03 by rramsey@RRAMSEY\_P4\_r400\_win

Add some support for events to tb\_sc  
Fix an error report msg in sc\_sp compare

Change 37748 on 2002/07/02 by mmantor@mmantor\_r400\_win

changes to get primlib\_template\_simple\_triangle to pass with no back pressure.

Change 37084 on 2002/06/28 by rramsey@RRAMSEY\_P4\_r400\_win

Fix some more issues with pa\_sc inputs in tb\_sc.v  
Fix bug in qpp that happens when there are single quad tiles in r0 and r1, but no new tile in the result fifo.

Change 36476 on 2002/06/26 by rramsey@RRAMSEY\_P4\_r400\_win

Clean up SC dumps  
Remove pa\_sc.dmp since it is redundant  
Add sc\_rbbm.dmp which only contains sc relevant reg writes so tb\_sc runs faster  
Rearrange dump levels so only block level interfaces are dumped at level 1,  
hw accurate internals are dumped at level 2, and non-hw accurate are dumped  
at level 3  
Update emu\_dumps block diagram to reflect changes

Change 36430 on 2002/06/26 by rramsey@RRAMSEY\_P4\_r400\_win

Update tb\_sc (specifically pa\_sc inputs) to work with new GetVec PLI routine

Change 36397 on 2002/06/26 by rramsey@RRAMSEY\_P4\_r400\_win

Change comma to or in sensitivity list

Change 36257 on 2002/06/25 by donaldl@fl\_donaldl\_p4

Set output busy signals also when incrementing busy counters.

Change 36256 on 2002/06/25 by donaldl@donaldl\_crayola\_unix\_orl

Set output busy signals also when incrementing busy counters.

Change 36235 on 2002/06/25 by rramsey@RRAMSEY\_P4\_r400\_win

Fix some internal signal names, no functional change

Change 36233 on 2002/06/25 by mmantor@mmantor\_r400\_win

first full pass at the sc\_busy is done.

Change 36227 on 2002/06/25 by donaldl@fl\_donaldl\_p4

Cleaned up anti-alias state variable names.

Change 36226 on 2002/06/25 by donaldl@donaldl\_crayola\_unix\_orl

Removed iFREEZE\_B term for decrement of busy counters.  
Extended busy output signals for 2 clks.  
Changed input busy signals names from pkr\_iterator.

Change 36225 on 2002/06/25 by donaldl@fl\_donaldl\_p4

Updated with latest csim changes (except line stipple)

Change 36223 on 2002/06/25 by donaldl@donaldl\_crayola\_unix\_orl

Updated with latest csim changes (except line stipple)

Change 36194 on 2002/06/25 by donaldl@fl\_donaldl\_p4

Removed iFREEZE\_B term for decrement of busy counters. Extended busy output signals for 2 clks. Changed input busy signals from pkr\_iterator.

Change 36193 on 2002/06/25 by donaldl@fl\_donaldl\_p4

Changed signal names on input busy signals from pkr\_iter to sc\_stage\_reg.

Change 36148 on 2002/06/25 by mmantor@mmantor\_r400\_win

adding the sc busy determination logic, there will be an update

Change 36099 on 2002/06/25 by rramsey@RRAMSEY\_P4\_r400\_win

Add rb\_id and split to tb\_sc instance of sc

Change 35920 on 2002/06/24 by rramsey@RRAMSEY\_P4\_r400\_win

Reformat sc\_sx dump for rb\_id/split/tilex/tiley change

Change sc\_primfifo to use memory based fifo and modify qpp to  
remove a reg stage and pop the fifo one clk later  
Add cntx0\_dec and cntxl7\_dec signals to qpp for front-pipe  
busy count decrementing  
Add RC\_SC\_rb\_id and RC\_SC\_split signals to sc top and pipe  
those sigs all the way to the qpp outputs  
Update sc\_sx tracker to handle new emu dump file format  
rb\_id and split are not being compared yet since RC drivers  
are not in RTL yet

Change 35836 on 2002/06/24 by mmantor@mmantor\_r400\_win

added pkr busy signals

Change 35834 on 2002/06/24 by mmantor@mmantor\_r400\_win

out\_compare - tmp fix to work around split and rbid on sx interface  
sc\_detail\_mask\_accum - tmp fix for infinite loop  
sc\_iter and sc\_packer - clean up and some packer busy stuff

Change 35758 on 2002/06/24 by rramsey@rramsey\_crayola\_linux\_orl

Mods to support VCS sims

Change 35650 on 2002/06/21 by donaldl@donaldl\_crayola\_unix\_orl

Added context busy logic. Removed pipestall directive to allow free running count  
registers. Other regs had to qualify enable directly with iFREEZE\_B.

Change 35649 on 2002/06/21 by donaldl@fl\_donaldl\_p4

Added initial logic support for context0 and context1to7 busy signals.

Change 34962 on 2002/06/19 by rramsey@rramsey\_crayola\_linux\_orl

Add .tab file for vcs compiles  
Update InitVec function to execute on REASON\_CALLTF  
Update sc\_qdpr\_proc tb to run with VCS

Change 34685 on 2002/06/18 by rramsey@RRAMSEY\_P4\_r400\_win

Move SC\_SQ outputs from front of delay pipe to the back so transfers  
line up with SX and SP data

Change 34465 on 2002/06/17 by donaldl@fl\_donaldl\_p4

Called coarse\_walker and quadmask compare routines as functions and use them as  
internal trackers.



Change 34460 on 2002/06/17 by donaldl@fl\_donaldl\_p4  
Added x\_major quadmask compare.

Change 34440 on 2002/06/17 by donaldl@fl\_donaldl\_p4  
Tests sc\_pipe, sc\_coarse\_walker, and sc\_quadmask blocks.

Change 34332 on 2002/06/15 by donaldl@donaldl\_crayola\_unix\_orl  
Clear the valid signal from sc\_coarse\_dly during SRST.

Change 34331 on 2002/06/15 by donaldl@fl\_donaldl\_p4  
Clear the valid signal from sc\_coarse\_dly during SRST.

Change 34323 on 2002/06/14 by mmantor@mmantor\_r400\_win  
fixed a bug with iter\_phase\_dll

Change 34168 on 2002/06/14 by rramsey@RRAMSEY\_P4\_r400\_win  
Increase num chars in compare strings

Change 34152 on 2002/06/14 by rramsey@RRAMSEY\_P4\_r400\_win  
Fix out of range warning in vcs

Change 34050 on 2002/06/14 by grayc@grayc\_crayola\_linux\_orl  
macro now defined with new emulator build

Change 34044 on 2002/06/14 by grayc@grayc\_crayola\_unix\_orl  
tmp fix for undefined register macro

Change 33898 on 2002/06/13 by mmantor@mmantor\_r400\_win  
enabled the sq and sx interfaces with the sc. passes the first triangle test case

Change 33628 on 2002/06/12 by mmantor@mmantor\_r400\_win  
got sc to sp interface working in the sc

Change 33543 on 2002/06/12 by donaldl@fl\_donaldl\_p4  
Added SC\_SQ tracker.

Change 33373 on 2002/06/11 by donaldl@fl\_donaldl\_p4  
Added support for SC\_SP and SC\_SX trackers.

Change 33372 on 2002/06/11 by donaldl@fl\_donaldl\_p4  
Added SC\_SP and SC\_SX output trackers.

Change 33371 on 2002/06/11 by donaldl@fl\_donaldl\_p4  
Added sc\_iter

Change 33370 on 2002/06/11 by donaldl@fl\_donaldl\_p4  
Forced iterator send state variables as a temporary fix.

Change 33369 on 2002/06/11 by donaldl@fl\_donaldl\_p4  
Added iterator block (ie. sc\_iter).

Change 33368 on 2002/06/11 by donaldl@fl\_donaldl\_p4  
Added iterator block (ie. sc\_iter).

Change 33367 on 2002/06/11 by donaldl@donaldl\_crayola\_unix\_orl  
Clear I0 and J0 terms if processing an unclipped prim.

Change 33344 on 2002/06/11 by donaldl@fl\_donaldl\_p4  
Clear I0 and J0 terms if processing an unclipped prim.

Change 33153 on 2002/06/11 by mmantor@mmantor\_r400\_win  
added initial incomplete sc\_iter.v and test bench

Change 33104 on 2002/06/10 by donaldl@fl\_donaldl\_p4  
Registered RC\_SC\_HEIR\_MASK, RC\_SC\_HEIR\_SEND, and SC\_RC\_HEIR\_RTR using ati\_dff flops.

Change 33103 on 2002/06/10 by donaldl@fl\_donaldl\_p4  
Removed registering of hier\_fifo\_we and heir\_mask\_wd. Already done at the sc top level.

Change 33097 on 2002/06/10 by donaldl@fl\_donaldl\_p4

Removed temporary state variables.

Change 33096 on 2002/06/10 by donaldl@fl\_donaldl\_p4

Clear last\_tile\_of\_prim and z\_ff\_read\_en during reset.

Change 33094 on 2002/06/10 by donaldl@donaldl\_crayola\_unix\_orl

Clear last\_tile\_of\_prim and z\_ff\_read\_en during reset.

Change 33091 on 2002/06/10 by donaldl@fl\_donaldl\_p4

Add HW\_SCREEN\_OFFSET\_TILE to tilex and tiley

Change 33090 on 2002/06/10 by donaldl@donaldl\_crayola\_unix\_orl

Add HW\_SCREEN\_OFFSET\_TILE to tilex and tiley

Change 32995 on 2002/06/10 by rramsey@RRAMSEY\_P4\_r400\_win

And delete from tb\_sc

Change 32993 on 2002/06/10 by rramsey@RRAMSEY\_P4\_r400\_win

This time really remove unused state inputs

Change 32985 on 2002/06/10 by rramsey@RRAMSEY\_P4\_r400\_win

Add aa\_mask to sc\_rbiu decode and sc\_state block

Add state index selects for qdpr\_proc and iterator blocks

Fix problem with testbench rc\_sc driver

Remove temp state inputs from sc.v

Change 32891 on 2002/06/10 by donaldl@fl\_donaldl\_p4

Changed for state variables .o work with rbiu

Change 32843 on 2002/06/08 by rramsey@RRAMSEY\_P4\_r400\_win

Removing TB\_SC/tbfiles from depot.

Change 32842 on 2002/06/08 by rramsey@RRAMSEY\_P4\_r400\_win

add out\_compare to TB\_SC

Change 32841 on 2002/06/08 by rramsey@RRAMSEY\_P4\_r400\_win

Try to get rid of lower case tb\_sc

Change 32824 on 2002/06/07 by donaldl@fl\_donaldl\_p4

Removed input registers of state variables to time up with state\_var\_index from sc\_stage\_reg.

Change 32823 on 2002/06/07 by donaldl@fl\_donaldl\_p4

Added sc\_rsel.

Change 32822 on 2002/06/07 by donaldl@donaldl\_crayola\_unix\_orl

Increased idly from 500 to 800 to account a little for removing input state var registers.

Change 32821 on 2002/06/07 by donaldl@donaldl\_crayola\_unix\_orl

Removed input registers of state variables to time up with state\_var\_index from sc\_stage\_reg.

Change 32699 on 2002/06/07 by rramsey@RRAMSEY\_P4\_r400\_win

Add rc\_sc inputs and sc\_rc trackers to tb\_sc  
Add out\_compare.v and ../tb\_sc\_qdpr\_proc/out\_compare.v to tb\_sc and sc Makefile  
Correct clk and rst inputs to usc\_qdpr\_proc in sc.v

Change 32617 on 2002/06/07 by donaldl@fl\_donaldl\_p4

Added simple rtr control.

Change 32607 on 2002/06/07 by rramsey@RRAMSEY\_P4\_r400\_win

Make qdpr\_proc deterministic  
Update compare function to match new dumps  
Add fifo name to sc\_tilefifo parameters

Change 32517 on 2002/06/06 by donaldl@fl\_donaldl\_p4

Changed definition of SC\_QD\_DATA\_WIDTH from "96:0" to "97"

Change 32511 on 2002/06/06 by donaldl@fl\_donaldl\_p4

Merge with latest version

Change 32497 on 2002/06/06 by mmantor@mmantor\_r400\_win

updated for packer changes and gc level compile

Change 32474 on 2002/06/06 by rramsey@RRAMSEY\_P4\_r400\_win

Move qdpr\_proc vector compare code into functions in new file (out\_compare.v)  
so they can easily be ported to top level testbench  
Update tb\_sc\_qdpr\_proc and Makefile to include out\_compare.v

Change 32460 on 2002/06/06 by mmantor@mmantor\_r400\_win

updated top level for gc integration issues and to work with latest packer

Change 32453 on 2002/06/06 by mmantor@mmantor\_r400\_win

conditioned detail z interface with zneeded

Change 32421 on 2002/06/06 by mmantor@mmantor\_r400\_win

updated the mti\_pli.dll to handle 110 fields for getvec and cmpvec  
fixed tilex,y width in sc\_dumps  
first working sc\_packer code and associated files

Change 32322 on 2002/06/06 by rramsey@RRAMSEY\_P4\_r400\_win

Update qdpr\_proc testbench

Change 32302 on 2002/06/06 by fhsien@fhsien\_r400\_unix\_marlboro

Check in to fix GC build

Change 32133 on 2002/06/05 by donaldl@fl\_donaldl\_p4

Added rbiu counters

Change 32131 on 2002/06/05 by donaldl@fl\_donaldl\_p4

Used 'or' instead of ',' when listing sensitivity list.

Change 32120 on 2002/06/05 by ctaylor@fl\_ctaylor\_r400\_win\_marlboro

Changed pipestall signal name to pipestall\_b for active-low

Change 32102 on 2002/06/05 by mmantor@mmantor\_r400\_win

update

Change 32082 on 2002/06/05 by rramsey@RRAMSEY\_P4\_r400\_win

Updates to sc rtl  
Remove oQPP\_Q0\_VALID and oQPP\_Q1\_VALID from sc\_qdpr\_proc.v

Add event flag to primitive fifo  
Update sc\_qdpr\_proc testbench

Change 31964 on 2002/06/05 by mmantor@mmantor\_r400\_win  
added initial sc\_packer code to the sc.v and a test bench for it

Change 31936 on 2002/06/05 by donaldl@fl\_donaldl\_p4  
Temporary pass-through of data for June milestone triangle.

Change 31934 on 2002/06/05 by donaldl@donaldl\_crayola\_unix\_orl  
Temporary pass-through of data for June milestone triangle.

Change 31933 on 2002/06/05 by donaldl@donaldl\_crayola\_unix\_orl  
Increased oDEALLOC\_SLOT bits (from 1 to 3) and icNTL bits.

Change 31931 on 2002/06/05 by donaldl@donaldl\_crayola\_unix\_orl  
Increased bit width of iDEALLOC\_SLOT from 1 bit to 3 bits.

Change 31930 on 2002/06/05 by donaldl@donaldl\_crayola\_unix\_orl  
Added oZ\_FF\_RD\_EN (Z fifo read enable) and iRC\_RTR.

Change 31929 on 2002/06/05 by donaldl@fl\_donaldl\_p4  
Removed SC\_BUSY.

Change 31928 on 2002/06/05 by donaldl@fl\_donaldl\_p4  
Increased oDEALLOC\_SLOT bits (from 1 to 3) and icNTL bits.

Change 31927 on 2002/06/05 by donaldl@fl\_donaldl\_p4  
Added more state variable selects.

Change 31926 on 2002/06/05 by donaldl@fl\_donaldl\_p4  
Increased bit width of iDEALLOC\_SLOT from 1 bit to 3 bits.

Change 31925 on 2002/06/05 by donaldl@fl\_donaldl\_p4  
Added oZ\_FF\_RD\_EN (Z fifo read enable) and iRC\_RTR.

Change 31924 on 2002/06/05 by donaldl@fl\_donaldl\_p4

Corrected some bit width signals while instantiating.

Change 31835 on 2002/06/04 by ctaylor@fl\_ctaylor\_r400\_win\_marlboro

Fix sc\_samplemask MC bug with LRC E1,E2 edge calcs.

Change 31813 on 2002/06/04 by donaldl@fl\_donaldl\_p4

Added sc\_coarse\_dly and defined VLOG\_INC.

Change 31809 on 2002/06/04 by donaldl@fl\_donaldl\_p4

Added GFX\_DECODE definition

Change 31807 on 2002/06/04 by donaldl@fl\_donaldl\_p4

Added sc\_coarse\_dly

Change 31708 on 2002/06/04 by rramsey@rrhome\_r400\_win

Updates to sc\_qdpr\_proc instance

Change 31702 on 2002/06/04 by rramsey@rrhome\_r400\_win

Change sc\_quad\_select instance to sc\_qdpr\_proc and add associated signals  
Add sc\_qdpr\_proc to Makefile

Change 31658 on 2002/06/04 by rramsey@RRAMSEY\_P4\_r400\_win

Intermediate checkin for quad-pair processor

Change 31566 on 2002/06/03 by donaldl@fl\_donaldl\_p4

Created bit width definitions of z fifo data.

Change 31435 on 2002/06/03 by donaldl@fl\_donaldl\_p4

Changed SC\_TILEDATA\_SKIDW to 1 to create an almost full flag of tile data fifo.

Change 31356 on 2002/06/02 by rramsey@rrhome\_r400\_win

Add sc\_qdpr\_proc module

Change 31317 on 2002/06/01 by donaldl@fl\_donaldl\_p4

Removed sc\_busy

Change 31170 on 2002/05/31 by ctaylor@fl\_ctaylor\_r400\_win\_marlboro

Adding .bvrl files for samplemask and baryc  
Modified baryc for new full prec outputs.  
Added cntrmost sample offset and id for antialiasing.

Change 31123 on 2002/05/31 by rramsey@RRAMSEY\_P4\_r400\_win

Fixed to quad\_select tb to get all data matching

Change 31068 on 2002/05/31 by bbuchner@fl\_bbuchner\_r400\_win

Added detail mask accumulator module, test bench, and vis-studio  
project to generate vectors.

Change 30833 on 2002/05/30 by rramsey@RRAMSEY\_P4\_r400\_win

more stuff for sc\_quad\_select.v

Change 30825 on 2002/05/30 by rramsey@RRAMSEY\_P4\_r400\_win

move tbmod\_rand to top level sc dir

Change 30808 on 2002/05/30 by rramsey@RRAMSEY\_P4\_r400\_win

adding sc\_quad\_select rtl, and updating sc.v to include it

Change 30253 on 2002/05/28 by ctaylor@fl\_ctaylor\_r400\_dtwin\_marlboro

Added centermost sample computation and lod sample id determination to Emu and Hw

Change 30194 on 2002/05/27 by ctaylor@fl\_ctaylor\_r400\_dtwin\_marlboro

Modify Emu and HW for new high precision SC->SP IJ data paths.  
Fix HW accurate 3-input adder bug for baryc math.  
Add official sc\_bary\_in/out dumps.  
Fix HW to work in subpix instead of pix for gradients.

Change 28524 on 2002/05/16 by donaldl@fl\_donaldl\_p4

Added ati\_lrp\_state\_storage, sc\_rbiu, and sc\_state.

Change 28521 on 2002/05/16 by donaldl@fl\_donaldl\_p4

Fixed errors when loading in vsim

Change 28419 on 2002/05/16 by sallen@sallen\_r400\_lin\_marlboro



fix compile error

Change 28391 on 2002/05/16 by donaldl@fl\_donaldl\_p4

Added first cut of rbbm interface and state variables.

Change 28390 on 2002/05/16 by donaldl@fl\_donaldl\_p4

Initial

Change 27745 on 2002/05/13 by donaldl@fl\_donaldl\_p4

Added ati\_fifo and sc\_stage\_reg.

Change 27743 on 2002/05/13 by donaldl@fl\_donaldl\_p4

Updated to match latest PA to SC interface changes.

Change 27740 on 2002/05/13 by donaldl@fl\_donaldl\_p4

Instantiated sc\_stage\_reg unit, primitive fifo, Z fifo, and tile fifo.

Change 27732 on 2002/05/13 by donaldl@fl\_donaldl\_p4

Behavioral verilog generated from Module Compiler.

Change 27728 on 2002/05/13 by donaldl@donaldl\_crayola\_unix\_orl

Initial

Change 27727 on 2002/05/13 by donaldl@donaldl\_crayola\_unix\_orl

Change 27725 on 2002/05/13 by donaldl@donaldl\_crayola\_unix\_orl

Replaced oPIPE\_FREEZE\_B output with oPIPE\_FREEZE\_B\_EARLY and oPIPE\_FREEZE\_B\_DLY.

oPIPE\_FREEZE\_B\_EARLY is the freeze unregistered while oPIPE\_FREEZE\_B\_DLY is used to freeze units internal to the scan converter.

Change 27722 on 2002/05/13 by donaldl@donaldl\_crayola\_unix\_orl

Added null primitive input.

Removed input registers; done in sc\_stage\_reg unit.

Change 27617 on 2002/05/13 by donaldl@donaldl\_crayola\_unix\_orl

Removed references to any tech\_lib or wireload. Caused problems getting an MC license.

Change 27384 on 2002/05/10 by ctaylor@fl\_ctaylor\_r400\_win\_marlboro

Adding .dps files

sc\_samplemask is done and moderately tested for regular rendering, MSAA, JSS, AA MASK.  
Still missing line\_stipple mask logic and centroid logic.

Change 27077 on 2002/05/08 by donaldl@fl\_donaldl\_p4

Added null prim input, renamed busy signals, and increased SC\_SQ\_data to 49 bits wide.

Change 27075 on 2002/05/08 by donaldl@fl\_donaldl\_p4

Added changes to clk gating logic. Added null prim input to sc\_pipe.

Change 25892 on 2002/05/01 by donaldl@fl\_donaldl\_p4

Initial testbench to test sc\_pipe, sc\_coarse\_walker, and sc\_quadmask.

Change 25875 on 2002/05/01 by donaldl@fl\_donaldl\_p4

simple random vectors

Change 25869 on 2002/05/01 by donaldl@fl\_donaldl\_p4

simple random vectors

Change 25866 on 2002/05/01 by donaldl@fl\_donaldl\_p4

Instantiated sc\_pipe, sc\_coarse\_walker, & sc\_quadmask blocks.

Change 25864 on 2002/05/01 by donaldl@fl\_donaldl\_p4

Added ati\_dff\_en\_in

Change 25632 on 2002/04/30 by donaldl@fl\_donaldl\_p4

SC makefile for modelsim

Change 25324 on 2002/04/29 by mmantor@mmantor\_r400\_win

updated spec for PA\_SC\_su interface changes  
updated sc.v and created tb directories

Change 25156 on 2002/04/26 by donaldl@donaldl\_crayola\_unix\_orl

Initial

Change 25155 on 2002/04/26 by donaldl@donaldl\_crayola\_unix\_orl

Initial

Change 23611 on 2002/04/17 by rramsey@RRAMSEY\_P4\_r400\_win

Add qmask testbench

Change 23321 on 2002/04/15 by mmantor@mmantor\_r400\_win

seperated some sc\_interp stuff for hardware modeling of output controllers

Change 23129 on 2002/04/12 by ctaylor@fl\_ctaylor\_r400\_win\_marlboro

check in sc\_interp mc

Change 21452 on 2002/04/02 by mmantor@mmantor\_r400\_win

removed sc\_rbbm\_nrtrtr

Change 20769 on 2002/03/27 by mmantor@mmantor\_r400\_win

updated for interface integration changes

Change 20474 on 2002/03/26 by mmantor@mmantor\_r400\_win

updated for spec changes

Change 20229 on 2002/03/22 by rramsey@RRAMSEY\_P4\_r400\_win

add mc code for sc\_quadmask in correct location

Change 19542 on 2002/03/18 by mmantor@mmantor\_r400\_win

initial top level for the pa and sc verilog files

Change 54213 on 2002/09/28 by hartogs@hartogs\_crayola\_unix\_orl

Added missing signal to sensitivity list

Change 54186 on 2002/09/27 by hartogs@fl\_hartogs2

Added multi-prim index buffer reset.

Change 53441 on 2002/09/24 by hartogs@hartogs\_crayola\_unix\_orl

Deleted signals from old implementation.

Change 53436 on 2002/09/24 by hartogs@hartogs\_crayola\_unix\_orl

Yet another attempt to make this change correctly.

Change 53430 on 2002/09/24 by hartogs@fl\_hartogs

Second try to submit modified vgt\_tess\_output.v file.

Change 53421 on 2002/09/24 by hartogs@fl\_hartogs

Converted vgt\_tess\_output block to a modified version of the bit-slice divider.

Change 53384 on 2002/09/24 by hartogs@fl\_hartogs2

Fixed reg/wire problem.

Change 53363 on 2002/09/24 by hartogs@fl\_hartogs

Added new 19-bit divide-by-3 module for vgt\_tess\_output module.  
It remains to be seen if it's fast enough.

Change 53362 on 2002/09/24 by hartogs@hartogs\_crayola\_unix\_orl

Converted 19-bit divide-by-3 into a module.

Change 53268 on 2002/09/24 by hartogs@fl\_hartogs

Added missing sensitivity list signal.

Change 52889 on 2002/09/20 by hartogs@fl\_hartogs2

Added null\_primitive signal to the clip\_p bus. Changed behavior so that events are no longer transmitted over the clip\_s interface.

Change 52861 on 2002/09/20 by hartogs@fl\_hartogs2

Changed implementation of adder for divide-by-3 to meet timing.

Change 52702 on 2002/09/20 by smoss@smoss\_crayola\_linux\_orl\_regress

VCS not VSC

Change 52665 on 2002/09/19 by hartogs@fl\_hartogs2

Changed a signal that went from the rbiu -> grouper -> rbiu combinationally.

Now it is completely contained in the grouper.

Change 52652 on 2002/09/19 by hartogs@hartogs\_crayola\_unix\_orl

Added another directive to prevent resource sharing

Change 52596 on 2002/09/19 by hartogs@fl\_hartogs2

Restructured a block to get control over resource sharing. No function change.

Change 52503 on 2002/09/19 by hartogs@fl\_hartogs2

Replaced \$finish with `ifdef VCS and \$stop as the routine for Modelsim. This will hopefully avoid the "Blocking channel driver" pop-up that occurs intermittently for a \$finish in modelsim.

Change 52405 on 2002/09/18 by hartogs@fl\_hartogs2

Fixed sensitivity list

Change 52326 on 2002/09/18 by hartogs@fl\_hartogs2

Another timing experiment.

Change 52260 on 2002/09/18 by hartogs@fl\_hartogs

More changes for timing.

Change 52248 on 2002/09/18 by hartogs@fl\_hartogs

Yet another change for timing.

Change 52118 on 2002/09/17 by hartogs@hartogs\_crayola\_unix\_orl

Added some missing sensitivity list signals.

Change 52108 on 2002/09/17 by hartogs@fl\_hartogs

Reorganized if statement to hopefully improve timing.

Change 52072 on 2002/09/17 by hartogs@fl\_hartogs

vgt\_grouper.v -- changed some false-triggering error detection logic. No functional change.

vgt\_output.v -- modified to handle events that occur within a chain of packets.

Change 52005 on 2002/09/17 by hartogs@fl\_hartogs

Fixed problem in default settings for major mode 0, 2D prim types 0x10 (16) thru 0x15 (21).

Fixed timing loop caused by evaluating two pseudo-unrelated groups of signals in the same always block.

Change 51850 on 2002/09/16 by hartogs@fl\_hartogs

Added snooped enable bit for multi prim index buffer mode.

Change 51807 on 2002/09/16 by hartogs@fl\_hartogs

Added multi-context register for multi\_prim\_ib\_register (per Clay's vgt.blk file change).

Change 51744 on 2002/09/16 by hartogs@hartogs\_crayola\_unix\_orl

Removed "infer\_mix" directives. They were causing compiler syntax errors.

Change 51739 on 2002/09/16 by hartogs@fl\_hartogs2

More timing changes.

Change 51553 on 2002/09/13 by hartogs@fl\_hartogs2

Shuffled some stuff around, no intended functionality change.

Change 51421 on 2002/09/13 by hartogs@fl\_hartogs2

Changed event type width from 4 to 5 bits.

Change 51335 on 2002/09/13 by hartogs@fl\_hartogs

Reverted the computation of the extract vector signal.

Change 51242 on 2002/09/12 by hartogs@fl\_hartogs2

Reverted back to version 16 (change 49011) because other timing changes probably made this one unnecessary.

Change 51232 on 2002/09/12 by hartogs@fl\_hartogs2

Yet another change for timing.

Change 51216 on 2002/09/12 by hartogs@hartogs\_crayola\_unix\_orl

Small change for synthesis.

Change 51002 on 2002/09/12 by hartogs@fl\_hartogs2

Added shallow (2 word) fifo on dma\_data path to buffer the read signal of the large dma data fifo from the logic in the grouper that generates the read signal.

Change 50947 on 2002/09/11 by hartogs@fl\_hartogs

Fixed error in computation of second\_pass\_rl\_q signal that was introduced in the last check-in.

Change 50881 on 2002/09/11 by grayc@grayc\_crayola\_linux\_orl

removed hard coded path

Change 50878 on 2002/09/11 by grayc@grayc\_crayola\_linux\_orl

text files used to run leda

Change 50851 on 2002/09/11 by hartogs@fl\_hartogs2

expedited the determination of shift\_vect\_rtr.

Change 49870 on 2002/09/05 by hartogs@fl\_hartogs

Reverted back to revision 51; however, kept the d/pre\_d split for possible use later. Also kept the right\_max\_no\_extract and right\_max\_extract signals; however, they're not registered.

From this starting point, pre-computed and registered the terms for the creation of "extract\_vector".

This registered precomputation is called "extract\_vector\_if\_rtr\_q"

Change 49647 on 2002/09/05 by hartogs@hartogs\_crayola\_unix\_orl

Re-fixed timing loop.

Change 49583 on 2002/09/04 by bbuchner@fl\_bbuchner\_r400\_win

change unused tri data/types to match EMU.

Change 49570 on 2002/09/04 by hartogs@fl\_hartogs2

Attempt to fix timing problem.

Change 49562 on 2002/09/04 by bbuchner@fl\_bbuchner\_r400\_win

removed unused interfaces.

fixed output unit data types for don't care data.

Change 49485 on 2002/09/04 by hartogs@fl\_hartogs2

Added synthesis stubs for Virage memories.

Change 49475 on 2002/09/04 by hartogs@fl\_hartogs2

Fixed typo in signal name that has existed for months (the Verilog compiler sucks!)

Change 49064 on 2002/08/30 by hartogs@hartogs\_crayola\_unix\_orl

Added missing signal to sensitivity list.

Change 49012 on 2002/08/30 by hartogs@fl\_hartogs2

Should have been part of change 49001

Change 49011 on 2002/08/30 by hartogs@fl\_hartogs2

Implemented the following functions:

- 1) Soft reset combined with hard reset
- 2) Register readback via the RBBM
- 3) Finished implementing ati\_dff modules on I/O
- 4) Added random reg readback test to vgt\_rbiu\_tb
- 5) regress\_vgt\_rtl.tcsh now indicates test that are skipped by request or because the dump files were missing
- 6) Consolidated the calculation of the number of active pipes in the vgt\_vtx\_reuse block and passed to the vgt\_output block.

Other code changes:

- 1) Deleted indx fifo in the vgt\_vtx\_reuse block
- 2) Converted indx fifo in the vgt\_out\_indx block to Virage based memory (was register based)

Change 48621 on 2002/08/28 by bbuchner@fl\_bbuchner\_r400\_win

added pipe stage to vertex path in walker unit for timing.

swap s/t logic moved to walker unit to offload output timing path.

Change 48349 on 2002/08/27 by hartogs@fl\_hartogs2



Changed signal name VGT\_PA\_clip\_p\_null\_prim to VGT\_PA\_clip\_p\_event\_flag.

Change 48292 on 2002/08/27 by bbuchner@fl\_bbuchner\_r400\_win  
major rewrite of setup for timing

Change 48138 on 2002/08/26 by hartogs@fl\_hartogs2

Changed makefile so that the compile macro "DEBUSSY" is set be default.  
Changed testbench to enable Debussy dumps only when the command line +VGT\_DEBUSSY=1  
is supplied to vsim.

Change 47830 on 2002/08/23 by hartogs@fl\_hartogs2

Modified to ignore lines in test\_list that start with a #.

Change 47565 on 2002/08/22 by hartogs@fl\_hartogs2

Changes to accomodate Chris Gray's hacks of MY testbench.

Change 47532 on 2002/08/22 by grayc@grayc\_crayola\_linux\_orl  
updates for vgt\_tb

Change 47040 on 2002/08/20 by bbuchner@fl\_bbuchner\_r400\_win  
modify usage of vtx\_reuse\_depth to improve timing.

Change 46887 on 2002/08/19 by bbuchner@fl\_bbuchner\_r400\_win  
break delta calculation over two clocks to meet timing.  
modify mux select of tess. level for timing.

Change 46669 on 2002/08/17 by smoss@smoss\_crayola\_linux\_orl\_regress  
changed vgt resutls dir

Change 46613 on 2002/08/16 by hartogs@fl\_hartogs

Changed so that the VGT\_RBBM\_nrtrtr is registered with ati io dff module.

Change 46602 on 2002/08/16 by hartogs@fl\_hartogs2

Updated

Change 46597 on 2002/08/16 by hartogs@fl\_hartogs2

Created new script for re-running tests with a given seed.

Increased timeout clock count in testbench.

Change 46474 on 2002/08/16 by bbuchner@fl\_bbuchner\_r400\_win  
updated test bench to reflect tessellator I/O changes

Change 46370 on 2002/08/15 by bbuchner@fl\_bbuchner\_r400\_win  
modification for state machine timing  
modification for delta calculation timing

Change 46359 on 2002/08/15 by smoss@smoss\_crayola\_linux\_orl\_regress  
Removed stop() from VGT used finish

Change 46254 on 2002/08/15 by hartogs@fl\_hartogs2  
Fixed a problem with the RBBM state stall logic.

Change 46142 on 2002/08/14 by hartogs@fl\_hartogs2  
Modified rbbm stall logic in the testbench for new multi-context stuff.

Change 46100 on 2002/08/14 by bbuchner@fl\_bbuchner\_r400\_win  
corrected undeclared wire  
walker\_busy signal is now asserted when walker is holding  
valid prim data at its output.

Change 45976 on 2002/08/14 by hartogs@fl\_hartogs2  
Fixed error detection code.

Change 45860 on 2002/08/13 by hartogs@hartogs\_crayola\_unix\_orl  
Added missing wire declaration.

Change 45835 on 2002/08/13 by hartogs@fl\_hartogs2  
Fixed event type bug.

Change 45827 on 2002/08/13 by hartogs@fl\_hartogs  
Removed mod\_in argument from vgt\_7\_bit\_div\_3 function (and renamed it) to avoid  
warnings from the synthesizer.

Change 45825 on 2002/08/13 by smoss@smoss\_crayola\_linux\_orl\_regress

Files for VGT VCS

Change 45769 on 2002/08/13 by hartogs@fl\_hartogs

Re-coded the vgt\_rbiu sub-block to use common modules for FIFOs

Change 45741 on 2002/08/13 by smoss@smoss\_crayola\_linux\_orl\_regress

Added files for VCS VGT

Change 45737 on 2002/08/13 by smoss@smoss\_crayola\_linux\_orl\_regress

Modified for VGT in VCS

Change 45542 on 2002/08/12 by hartogs@hartogs\_crayola\_unix\_orl

Disabled some pragmas that were attempting to force certain designware implementations.

Change 45511 on 2002/08/12 by hartogs@hartogs\_crayola\_unix\_orl

Delete even more `ifdef MODELTECH macros.

Change 45481 on 2002/08/12 by hartogs@hartogs\_crayola\_unix\_orl

Removed `ifdef MODELTECH

Change 45479 on 2002/08/12 by hartogs@hartogs\_crayola\_unix\_orl

vgt\_dma -- deleted unused variable  
vgt\_grouper, vgt\_vtx\_reuse -- may each loop index unique and changed from integer to reg.

Change 45427 on 2002/08/12 by grayc@grayc\_r400\_win

tmp fix to rbbm daisy chain reads for chip simulation

Change 45412 on 2002/08/12 by hartogs@fl\_hartogs

Fixed typo.

Change 45409 on 2002/08/12 by hartogs@fl\_hartogs

Reverted the vgt\_grouper.v file back to version 41 because fix in 42 for timing made timing worse.

Simple changed to one 'if' statement in vgt\_grouper to hopefully make it faster.

Reduce verilog "memories" to a single entry in the timing control list for the presto reader.

Added `ifdef MODELTECH in timing control lists that have split-out memory entries.

Change 44736 on 2002/08/07 by hartogs@fl\_hartogs

Re-organized previous change to ensure that latches are not infered.

Change 44715 on 2002/08/07 by hartogs@fl\_hartogs

Added ati modules for VGT Block I/O

Change 44706 on 2002/08/07 by hartogs@fl\_hartogs2

Put in a stop check.

Change 44691 on 2002/08/07 by hartogs@fl\_hartogs

Converted i/o flops to ati modules.

Change 44662 on 2002/08/07 by hartogs@fl\_hartogs2

Fixed yet again.

Change 44661 on 2002/08/07 by hartogs@fl\_hartogs

Fixed selection of current\_shift\_d and current\_stride\_d

Change 44654 on 2002/08/07 by hartogs@fl\_hartogs

Moved some computations over to the previous clock cycle for timing.  
Hopefully improve the timing of right\_shift\_max.

Change 44508 on 2002/08/06 by hartogs@fl\_hartogs2

Genericized.

Change 44507 on 2002/08/06 by hartogs@fl\_hartogs2

Backpressure bug fix.

Change 44487 on 2002/08/06 by hartogs@fl\_hartogs2

Fixed bug.

Change 44474 on 2002/08/06 by hartogs@fl\_hartogs2

Enhanced for running regression in loop with random backpressure.

Change 44433 on 2002/08/06 by hartogs@fl\_hartogs

Made random seed and random backpressure into vsim command line arguments

Change 44281 on 2002/08/05 by hartogs@fl\_hartogs

Added random backpressure generation to the testbench. Fixed some errors in the backpressure logic.

Change 44275 on 2002/08/05 by hartogs@fl\_hartogs

More signals.

Change 44166 on 2002/08/05 by hartogs@fl\_hartogs

Moved grp\_decr and grp\_fist\_decr to access one clock earlier.

Change 44142 on 2002/08/04 by hartogs@fl\_hartogs

Moved grp\_decr and grp\_first\_decr register one clock early for timing.

Change 43877 on 2002/08/01 by hartogs@fl\_hartogs

Fixed a bug in previous timing fix.

Change 43846 on 2002/08/01 by hartogs@fl\_hartogs

Yet another attempt.

Change 43825 on 2002/08/01 by hartogs@fl\_hartogs

Attempted to fix timing loop introduced in previous check-in.

Change 43764 on 2002/08/01 by hartogs@fl\_hartogs

Fixed sensitivity list errors.

Change 43747 on 2002/08/01 by hartogs@fl\_hartogs

Yet another change to meet timing.

Change 43722 on 2002/08/01 by hartogs@fl\_hartogs

Added test counter and total test count to the output.

Change 43556 on 2002/07/31 by hartogs@fl\_hartogs

Several changes aimed at fixing timing problems.

Change 43508 on 2002/07/31 by bbuchner@fl\_bbuchner\_r400\_win

timing modifications:

- 1 -- move OFLAG and SWAP\_S\_T Calculation to prior pipeline stage
- 2 -- calculate partial DELTA terms in prior pipeline stage.

Change 43232 on 2002/07/30 by bbuchner@fl\_bbuchner\_r400\_win

generate delta values a clock earlier for timing (setup)  
generate s/t comparison values a clock earlier for timing (walker)

Change 43222 on 2002/07/30 by hartogs@fl\_hartogs

Still trying to get synopsys to do what I want.

Change 43192 on 2002/07/30 by hartogs@fl\_hartogs

Second attempt at synopsys directive.

Change 43166 on 2002/07/30 by hartogs@fl\_hartogs

Added synopsys directives to cause selection of carry-look-ahead components.

Change 43144 on 2002/07/30 by hartogs@fl\_hartogs

Deleted grp\_te\_valid from TE\_SETUP\_BUSY

Change 42986 on 2002/07/29 by hartogs@fl\_hartogs

Fixed sensitivity list errors.

Change 42984 on 2002/07/29 by hartogs@fl\_hartogs

Changed grouper from mask-based control to left/right indx tracking control  
in attempt to improve worst case timing.

Change 42982 on 2002/07/29 by hartogs@fl\_hartogs

Updated for changes to grouper.

Change 42603 on 2002/07/26 by hartogs@hartogs\_crayola\_unix\_orl

Fixed blocking assignment to 'shift\_reg\_mask\_d' to resolve a problem with mixed  
blocking/non-blocking assignments to this register (synopsys error).

Change 42551 on 2002/07/25 by efong@efong\_crayola\_linux\_cvd

fixed syntax error

Change 42494 on 2002/07/25 by hartogs@fl\_hartogs2

Added some new signals

Change 42493 on 2002/07/25 by hartogs@fl\_hartogs2

Recoded a process to (hopefully) improve timing.

Change 42490 on 2002/07/25 by bbuchner@fl\_bbuchner\_r400\_win

removed vertex data fifo.

Change 42449 on 2002/07/25 by bbuchner@fl\_bbuchner\_r400\_win

fixed incorrect error message in setup  
and a few mods for synthesis

Change 42256 on 2002/07/24 by hartogs@fl\_hartogs

Fixed sensitivity list errors.

Change 42243 on 2002/07/24 by bbuchner@fl\_bbuchner\_r400\_win

modified calculation of  $l-s-t$  and  $l-s-1/3(t)$  to improve timing.

Change 42237 on 2002/07/24 by hartogs@fl\_hartogs

Fixed problem with reset of auto index counter (or lack thereof).

Change 42185 on 2002/07/24 by bbuchner@fl\_bbuchner\_r400\_win

stop simulation on illegal prim type

Change 42184 on 2002/07/24 by bbuchner@fl\_bbuchner\_r400\_win

fixed bug in mux select of DATA\_Z

Change 42162 on 2002/07/24 by bbuchner@fl\_bbuchner\_r400\_win

fix sensitivity and latch errors

Change 42077 on 2002/07/23 by hartogs@fl\_hartogs

Debugged the event code. This code passes a test case with several events  
interleaved with normal 3D packets.

Change 42076 on 2002/07/23 by hartogs@fl\_hartogs

Updated signals for events.

Change 42023 on 2002/07/23 by hartogs@fl\_hartogs

Fixed width of the output FIFO. Fixed transmission of the event type field. Fixed detection of "unknowns".

Change 41964 on 2002/07/23 by hartogs@fl\_hartogs

Transmission of event is coded (untested) in this version except for the output block. This version does not affect the non-event transactions.

Change 41888 on 2002/07/22 by hartogs@fl\_hartogs2

Added pipelined event\_flag bit which goes to the passthru block. Moved the derived state one register earlier.

Change 41668 on 2002/07/19 by hartogs@fl\_hartogs

vgt\_output.v -- made out\_pt\_prim\_read signal NOT qualified by pt\_out\_prim\_valid  
vgt\_out\_indx.v -- made out\_pt\_data\_read signal NOT qualified by pt\_out\_indx\_valid  
vgt.v -- passed all four bits of prim type to the passthru block to handle VGT\_TE\_QUAD type.  
vgt\_passthru.v -- coded.

Change 41613 on 2002/07/19 by hartogs@hartogs\_crayola\_unix\_orl

Fixed sensitivity list problem.

Change 41252 on 2002/07/18 by hartogs@fl\_hartogs

Replaced '/ 3' operator in vgt\_tess\_output with a bit-slice divider. This divide by three technique is due to the fact that the synopsys (V)HDL Reader cannot infer a '/' operator unless both operands are constants. In the vgt\_tess\_output block, one of the operands is a constant, but the other is a wire.

Change 41053 on 2002/07/17 by efong@efong\_crayola\_linux\_cvd

removed the \_hacked files

Change 40834 on 2002/07/16 by hartogs@hartogs\_crayola\_unix\_orl

Fixed error in sensitivity list.

Change 40733 on 2002/07/15 by bbuchner@fl\_bbuchner\_r400\_win



typo .. change wire to reg

Change 40724 on 2002/07/15 by bbuchner@fl\_bbuchner\_r400\_win

fixed synthesis errors

Change 40711 on 2002/07/15 by bbuchner@fl\_bbuchner\_r400\_win

fixed sensitivity list omissions

Change 40706 on 2002/07/15 by hartogs@fl\_hartogs2

Fixed some inferred latches.

Change 40696 on 2002/07/15 by hartogs@fl\_hartogs

Renamed clocks in the tessellation engine to be compatible with synthesis scripts.

Change 40656 on 2002/07/15 by hartogs@fl\_hartogs

Fixed sensitivity list errors.

Change 40651 on 2002/07/15 by hartogs@fl\_hartogs

Fixed sensitivity list error.

Change 40648 on 2002/07/15 by hartogs@fl\_hartogs

Fixed sensitivity list error.

Change 40643 on 2002/07/15 by hartogs@fl\_hartogs

Fixed sensitivity list error.

Change 40640 on 2002/07/15 by hartogs@fl\_hartogs

Fixed some sensitivity list errors.

Change 40636 on 2002/07/15 by hartogs@fl\_hartogs

Fixed sensitivity list errors.

Change 40622 on 2002/07/15 by hartogs@fl\_hartogs2

Added more signals.

Change 40621 on 2002/07/15 by hartogs@fl\_hartogs2

Fixed some sensitivity list errors.

Change 40113 on 2002/07/12 by hartogs@fl\_hartogs

Added a 2 word fifo in the prim path to break the backpressure path.

Change 40079 on 2002/07/12 by hartogs@fl\_hartogs

Added synthesis-compatible stub instead of real memory macros.

Change 40070 on 2002/07/12 by hartogs@fl\_hartogs

Set file type to binary to prevent the line ends from being changed.

Change 40069 on 2002/07/12 by hartogs@fl\_hartogs

Set exec file type bit (+w).

Change 40061 on 2002/07/12 by hartogs@fl\_hartogs2

Put the vgt\_reg.v and pa\_reg.v include statements into the vgt\_common.v file.

Change 40017 on 2002/07/12 by hartogs@fl\_hartogs

Add include "pa\_reg.v" to the top of the file

Change 40003 on 2002/07/12 by hartogs@fl\_hartogs2

Changed out\_indx block to accept indx data into a FIFO independent it related primitive. Removed the input sel field between the output block and the out\_indx block.

Change 39970 on 2002/07/12 by hartogs@fl\_hartogs

Changed VGT grouper to force unused components to zero to aide in RTL/EMU vector checking.

Change 39966 on 2002/07/12 by hartogs@fl\_hartogs2

Fixed a bug with quotes in an echo statement.

Change 39933 on 2002/07/12 by hartogs@fl\_hartogs2

Changed from SQ\_PROVOKING\_VTX to PA\_SU\_SC\_MODE\_CNTL\_PROVOKING\_VTX\_LAST

Change 39655 on 2002/07/11 by hartogs@fl\_hartogs

Added passthru block signals

Change 39396 on 2002/07/10 by hartogs@fl\_hartogs2

Modified testbench for changes in dumpfiles.

Change 37850 on 2002/07/03 by hartogs@fl\_hartogs2

Debussy wave file for vgt testbench

Change 37848 on 2002/07/03 by hartogs@fl\_hartogs2

Fixed case where output block was null-terminating a vertex vector that has no entries in it.

Change 37837 on 2002/07/03 by hartogs@fl\_hartogs2

vgt.v & Makefile -- Removed COMPILER\_TESS macros.

regress\_vgt\_rtl.tcsh -- Improved behavior when files are in use.

Change 37836 on 2002/07/03 by bbuchner@fl\_bbuchner\_r400\_win

fixed typo in test bench

edge flags for pass-through and tess modes are forced to "111"  
for triangles, "000" for anything else

Change 37735 on 2002/07/02 by hartogs@fl\_hartogs2

Fixed typo.

Change 37732 on 2002/07/02 by hartogs@fl\_hartogs2

More small changes

Change 37730 on 2002/07/02 by hartogs@fl\_hartogs2

Change that shouldn't matter at all.

Change 37700 on 2002/07/02 by hartogs@fl\_hartogs2

Added pass/fail summary file.

Change 37669 on 2002/07/02 by hartogs@fl\_hartogs2

Scripts for RTL simulation automation.

Change 37641 on 2002/07/02 by hartogs@fl\_hartogs2

Added a "I'm alive" statement that prints every 100,000 clocks.

Added a timeout detection that occurs if all of the vgt internal interfaces are idle

for more than 1000 clocks.

Change 37617 on 2002/07/02 by hartogs@fl\_hartogs2

vgt\_grouper -- fixed auto\_group\_counter\_q. It was resetting while the pipeline was frozen.

fixed polygon edge flags. Did not previously consider case with one triangle polygon.

vgt\_output -- fixed logic for new\_vtx\_vector flag. Previously allowed generation of new\_vtx\_vector flag

when prim had no new indices.

Change 37443 on 2002/07/01 by hartogs@fl\_hartogs2

Changed code that determines when to dealloc in the output block.

Change 37399 on 2002/07/01 by hartogs@fl\_hartogs2

vgt\_grouper -- fixed a default assignment to prevent inferred latch.

vgt.v -- fixed the wiring of the HOS state select signal.

vgt\_rbiu.v -- fixed the order of the individual fields in the read and write bus of several state registers.

Change 37398 on 2002/07/01 by hartogs@fl\_hartogs2

Added logic to cause the vgt testbench to stall the RBBM bus instead of overwriting state data while it is in use. (This is analogous to the "WAIT\_UNTIL" logic in the RBBM in the emulator.)

Change 37381 on 2002/07/01 by bbuchner@fl\_bbuchner\_r400\_win

update TE instantiation names

makefile had a line continuation bug

Change 37206 on 2002/06/28 by hartogs@fl\_hartogs2

Fixed a bug in the reuse depth calculation.

Change 37193 on 2002/06/28 by hartogs@fl\_hartogs2

Reordered the min/max index clamping test to be consistent with the emulator (and R300).

Change 37146 on 2002/06/28 by hartogs@fl\_hartogs2

Fixed a bus width error on the ejection detect logic.

Change 37110 on 2002/06/28 by hartogs@fl\_hartogs2

vgt\_tb -- changed requirements for stoping the simulation  
vgt\_groupier -- fixed several bugs in the "load data" decision of the shifter

Change 36934 on 2002/06/27 by hartogs@fl\_hartogs

Added Debussy compile flag

Change 36933 on 2002/06/27 by hartogs@fl\_hartogs

Added routines to cause Debussy dump files.

Change 36899 on 2002/06/27 by hartogs@fl\_hartogs

Changed Makefile to be dependency based. Also can compile for Debussy now.

Change 36874 on 2002/06/27 by hartogs@fl\_hartogs

Re-added these files with a lowercase 'v' name.

Change 36873 on 2002/06/27 by hartogs@fl\_hartogs

Deleted these files to change their names to lowercase 'v'.

Change 36754 on 2002/06/27 by hartogs@fl\_hartogs

Fixed vector checking on the VgtSq interface.

Change 36434 on 2002/06/26 by hartogs@fl\_hartogs

vgt\_vtx\_reuse.v -- coded the force vertex vector ejection (deadlock avoidance) logic.  
vgt.v -- wired the ROM\_SPx\_disable to the vgt\_vtx\_reuse block.  
vgt\_tb.v -- broke out the compare for the VgtSq interface to handle the case when the  
indx\_valid bit is false.

Change 36393 on 2002/06/26 by hartogs@fl\_hartogs

Changed VGT\_VTX\_TIMEOUT\_REG to VGT\_VTX\_VECT\_EJECT\_REG and wired the  
PRIM\_COUNT field over to the vertex reuse block.

Change 36263 on 2002/06/25 by hartogs@fl\_hartogs

Modified VGT RTL testbench to stop automatically when the RBEM stimulus file  
is exhausted and the VGT is no longer busy. Also added checks for compare  
files that empty too early or that are not empty at the end of the test.

Change 36249 on 2002/06/25 by hartogs@fl\_hartogs

Fixed a bad typo in the index offset/clamp function.

Change 35937 on 2002/06/24 by hartogs@fl\_hartogs

Wired up the busy chain.

Change 35904 on 2002/06/24 by hartogs@fl\_hartogs

Removed misleading comment.

Change 35903 on 2002/06/24 by hartogs@fl\_hartogs

vgt\_rbiu.v -- hooked up state select for vertex\_reuse\_block\_cntl renderstate register  
vgt.v -- reduced grp\_components\_valid signal going into vertex reuse block from 4 bits  
to 3 bits.

hooked up vertex\_reuse\_depth renderstate register and its state select signal.

vgt\_out\_indx.v -- Fixed up the logic to correctly handle an "invalid indx" for sending  
the

end-of-vertex-vector information. This includes getting the index count right on  
the VgtPa\_clip\_v interface.

Renamed the indx (per prim) count for clarity.

vgt\_output.v -- Fixed up the logic to correctly handle an "invalid indx" for sending  
the

end-of-vertex-vector information.

Put a fifo full check prior to writing the "indx side" fifo.

vgt\_vtx\_reuse.v -- Removed stub, added real block.

Change 35137 on 2002/06/20 by hartogs@fl\_hartogs

Added VGT\_RBBM\_no\_dma\_busy signal to the RTL. This

This signal is used by the CP post-fetch parser to perform wait-on instructions

It deliberately excludes the VGT DMA engine busy signals which are initiated by  
the

CP pre-fetch parser.

Change 35022 on 2002/06/19 by hartogs@fl\_hartogs

Made changes to \$InitVec() routine calls to accomodate changes in the PLI DLL.

Change 34966 on 2002/06/19 by hartogs@fl\_hartogs

Wired up state select for deallocate distance.

Fixed error in static\_deallocate\_distance signal.

Change 34915 on 2002/06/19 by sallen@sallen\_r400\_lin\_marlboro

remove -Mlib from vcsbuild.pl

use whatever vcsbuild.pl you find in the lib path

ferret: state tweak

Change 34890 on 2002/06/19 by hartogs@fl\_hartogs

Added file based interface for DMA interface to MH to the vgt block-level testbench.

Change 34255 on 2002/06/14 by hartogs@fl\_hartogs

New version of vgt\_dma block. This code has been substantially validated with random data and random backpressure.

Change 33881 on 2002/06/13 by hartogs@fl\_hartogs

Added VGT\_DEBUG to vgt\_common.v.

Change 33850 on 2002/06/13 by hartogs@fl\_hartogs

Deleted tess\_input\_mode state signal from the design.

Change 33809 on 2002/06/13 by hartogs@fl\_hartogs

Changed `DEBUG macros to `VGT\_DEBUG macros to facilitate full chip integration.

Change 33801 on 2002/06/13 by rbell@rbell\_crayola\_sun\_cvd

Fixes/hacks to get the first chip integration compile to work.

Change 32510 on 2002/06/06 by hartogs@fl\_hartogs

VGT DMA engine is substantially code complete and passes simple, single DMA test.

Change 31493 on 2002/06/03 by hartogs@fl\_hartogs

Fixed some inaccurate comments.

Change 31477 on 2002/06/03 by hartogs@fl\_hartogs

Fixed the GFX\_COPY\_STATE register per e-mail dated 5/30/02.

Fixed vgt\_rniu module to use correct description of GFX\_COPY\_STATE register.

Delete GFX\_PIPE\_CNTL register per the same e-mail.

Added VGT\_SQ\_event and VGT\_PA\_clip\_p\_event signals per e-mail also dated 5/30/02.

Converted entire VGT to "named module ports".

Change 29898 on 2002/05/24 by bbuchner@fl\_bbuchner\_r400\_win

added variable (random) timing on unit inputs

added tracking and dump of state utilization.

Change 29895 on 2002/05/24 by bbuchner@fl\_bbuchner\_r400\_win

fixed "diamond-rule" bug with lines. Quad 1 line vertices are now presented in opposite order.

Change 29758 on 2002/05/23 by hartogs@fl\_hartogs

Updated some of the global system signals.  
Deleted the vgt\_fifo\_ctrl code (now using ati\_fifo\_ctrl).  
Added some of the VGT busy tree.  
Some progress on the vgt\_dma code.

Change 29622 on 2002/05/23 by hartogs@fl\_hartogs

Deleting autoreg file.

Change 29479 on 2002/05/22 by bbuchner@fl\_bbuchner\_r400\_win

added non-stubbed version of tessellation engine.  
makefile has compile\_tess option now to compile just tess engine  
default is still to compile with stubbed tess engine, but option  
to compile with full tess engine is available.

Change 29477 on 2002/05/22 by bbuchner@fl\_bbuchner\_r400\_win

error message was incorrectly generated for invalid data

Change 29289 on 2002/05/21 by bbuchner@fl\_bbuchner\_r400\_win

fixed bug with null vert

Change 29288 on 2002/05/21 by bbuchner@fl\_bbuchner\_r400\_win

test bench

Change 28827 on 2002/05/17 by hartogs@fl\_hartogs

Deleted auto-reg files.

Change 28523 on 2002/05/16 by bbuchner@fl\_bbuchner\_r400\_win

TE passes all functional tests, and 1000K random vectors.  
Not yet tested with backpressure

Change 28473 on 2002/05/16 by hartogs@fl\_hartogs

Added some error checking code.



Change 28361 on 2002/05/16 by hartogs@fl\_hartogs

Fixed vgt\_vtx\_reuse stub to operate a peak throughput.  
Fixed bug in vgt\_output.v block.

Change 28197 on 2002/05/15 by hartogs@fl\_hartogs

Added ati\_rbbm\_intf module to the vgt\_rbiu.  
This version passes the basic\_3d test vectors.

Change 28071 on 2002/05/15 by hartogs@fl\_hartogs

Updated for block file changes.

Change 28043 on 2002/05/15 by hartogs@fl\_hartogs

Updated for reorganization of the GFX register block files.

Change 27898 on 2002/05/14 by hartogs@fl\_hartogs

Deleted unused signal.

Change 27883 on 2002/05/14 by hartogs@fl\_hartogs

Updated.

Change 27790 on 2002/05/13 by hartogs@fl\_hartogs

Coded the vgt\_output block (which now includes a sub block called vgt\_out\_indx).  
The VGT now simulates and passes triangles. The vgt\_vtx\_reuse stub seems  
to have a throttling problem which introduces a clock between triangles.

Change 27144 on 2002/05/09 by bbuchner@fl\_bbuchner\_r400\_win

setup working well with randoms  
basic functionality for lines through entire TE  
All functionality coded.

Change 27067 on 2002/05/08 by hartogs@fl\_hartogs

Register field name change.

Change 26780 on 2002/05/07 by hartogs@fl\_hartogs

Added macros for the vgt\_out\_fix2flt module readability.

Change 26777 on 2002/05/07 by hartogs@fl\_hartogs

Added hold signal and changed the interface.

Change 26619 on 2002/05/06 by hartogs@fl\_hartogs

Fixed bug in point location adjustment.

Change 26604 on 2002/05/06 by hartogs@fl\_hartogs

Added float to fix module and associated testbench.

Change 25726 on 2002/05/01 by hartogs@fl\_hartogs

Switch GFX state registers from the state\_storage\_reg module to the ati\_rpl\_state\_storage module.

Change 25627 on 2002/04/30 by bbuchner@fl\_bbuchner\_r400\_win

update all TE units

Change 25551 on 2002/04/30 by hartogs@fl\_hartogs

This version compiles and runs the test "rbbm.dmp" file up to the vgt\_output block (which has yet to be written).

Change 25401 on 2002/04/29 by hartogs@fl\_hartogs

Yet more changes to the tessellator i/o list.

Change 25373 on 2002/04/29 by hartogs@fl\_hartogs

Fixed some sloppy errors in the last change.

Change 25359 on 2002/04/29 by hartogs@fl\_hartogs

Updated some signals between the tessellator and the output block

Change 25342 on 2002/04/29 by hartogs@fl\_hartogs

Added signals to the grouper common interface bus.

Change 24954 on 2002/04/25 by hartogs@fl\_hartogs

Updated to reflect changes in auto\_gen files

Change 24697 on 2002/04/24 by fhsien@fhsien\_r400\_unix\_marlboro

Rearrange the order of 'include for mktree

Change 24548 on 2002/04/23 by hartogs@fl\_hartogs

Added index offset and clamp pipe stage and strip/loop/fan/polygon conversion stage to the grouper.

Change 24452 on 2002/04/23 by hartogs@fl\_hartogs

Added another autoreg file.

Change 24449 on 2002/04/23 by hartogs@fl\_hartogs

Added auto reg files so that vgt can be built without entire emulator setup. These files must be kept upto date with the auto reg versions.

Change 24415 on 2002/04/22 by hartogs@fl\_hartogs

New testbench for the grouper

Change 24414 on 2002/04/22 by hartogs@fl\_hartogs

The core of the shifter works and the vgt\_grouper testbench works.

Change 24110 on 2002/04/20 by hartogs@fl\_hartogs

Added GFX state registers to the rbiu.

Change 21027 on 2002/03/29 by hartogs@fl\_hartogs

Mantor is trying to establish a naming convention for the Verilog code. Therefore, a "vector" of indices sent from the VGT to the Sequencer shall henceforth be known as a "vertex vector" (analogous to a "pixel vector"). I have changed the following two signals in the vgt.v file. So it is written so shall it be done.

changed VGT\_SQ\_end\_of\_vector to VGT\_SQ\_end\_of\_vtx\_vect  
changed VGT\_PA\_clip\_p\_start\_vector to VGT\_PA\_clip\_p\_new\_vtx\_vect

Change 20938 on 2002/03/28 by hartogs@fl\_hartogs

Added these signals to the VGT\_PA\_clip\_p interface

```
VGT_PA_clip_p_edge_flags,      // Edge flags
VGT_PA_clip_p_null_prim,      // Null primitive flag
VGT_PA_clip_p_start_vector,   // Start vector bit
```

Deleted these signals from the VGT\_MH interface

```
VGT_MH_clientid,             // Client id (always 7 for VGT)
VGT_MH_write,                // Read/write request (always read for VGT)
```

VGT\_MH\_phase, // Command phase (always address phase for vgt)

Change 20509 on 2002/03/26 by hartogs@fl\_hartogs

Fixed VGT\_MH\_tabbe signal name for top-level integration.

Change 19190 on 2002/03/15 by hartogs@fl\_hartogs

Fixed non-conforming signal names

Change 19179 on 2002/03/15 by hartogs@fl\_hartogs

Fixed non-conforming signals names.

Change 19161 on 2002/03/15 by hartogs@fl\_hartogs

Fixed non-conforming signal names in Verilog

Change 18266 on 2002/03/08 by hartogs@fl\_hartogs

Makefile for compiling vgt blocks and test benches.

Change 18262 on 2002/03/08 by hartogs@fl\_hartogs

Coded the RBBM input skid fifo, address decode, draw initiator fifo, dma\_request fifo, and the immediate data fifo. The non-fifo state register writes are NOT coded. The decode for the event initiator is also NOT coded.

The existing features have been tested with random vectors in a block level testbench specifically for the vgt\_rbiu module.

Change 18254 on 2002/03/08 by hartogs@fl\_hartogs

Made some interface changes to the vgt top level.

Change 18253 on 2002/03/08 by hartogs@fl\_hartogs

Added register directives (macros) to the vgt\_common.v file.

Change 18252 on 2002/03/08 by hartogs@fl\_hartogs

Added vgt\_tb. This version does not work.

Change 18247 on 2002/03/08 by hartogs@fl\_hartogs

Added vgt\_fifo\_ctrl module and testbench.  
This module has been tested with random vectors.

Change 18031 on 2002/03/07 by bbuchner@fl\_bbuchner\_r400\_win

added tessellation engine hierarchy

Change 17881 on 2002/03/07 by bbuchner@fl\_bbuchner\_r400\_win

updated tessellator interface to include (already muxed) state data.  
deleted the state select.

Change 16181 on 2002/02/21 by hartogs@fl\_hartogs

Added some missing signals

Change 15677 on 2002/02/15 by mmantor@mmantor\_r400\_win

Empty module files for first pass wiring. (rsh)

Change 15672 on 2002/02/15 by hartogs@fl\_hartogs

First-pass wiring of vgt top level.

Change 13414 on 2002/01/21 by mmantor@mmantor\_crayola\_sun\_orl

Created the vgt.v shell to get started

Change 54189 on 2002/09/27 by viviana@viviana\_crayola\_unix\_orl

Added the virage memory.

Change 54137 on 2002/09/27 by dclifton@dclifton\_r400

Added actual rams for synthesis

Change 54130 on 2002/09/27 by dclifton@dclifton\_r400

Instantiated the real rams into the fifos.

Change 54107 on 2002/09/27 by dclifton@dclifton\_r400

Swapped out pa\_ccg\_vgt\_to\_ccgen\_fifo, pa\_cl\_ccgen\_to\_clipcc\_fifo, and pa\_cl\_primic\_to\_clprim\_fifo with ati\_fifo.

Change 54084 on 2002/09/27 by dclifton@dclifton\_r400

Added SC bits for readback of pa\_su\_sc\_mode\_cntl register.

Change 54077 on 2002/09/27 by dclifton@dclifton\_r400

Added read-back capability to pa\_ag and updated tbmod\_rbbm\_pa to check any reads.

Change 54041 on 2002/09/27 by bhankins@fl\_bhankins\_r400\_win

remove redundant line

Change 54019 on 2002/09/27 by bhankins@fl\_bhankins\_r400\_win

fixed potential bug in clip\_vertex\_fifo control logic

Change 54008 on 2002/09/27 by bhankins@fl\_bhankins\_r400\_win

Eliminate separate primic\_event fifo.

Rename primic\_state fifo to vgt\_to\_clips.

Add null\_prim to vgt p bus.

Fix state select bug in pa\_cl\_vert\_store\_nopos.

Fix fifo depths to match csim.

Remade tbmod\_vgttoclip from scratch.

Change 53928 on 2002/09/26 by dclifton@dclifton\_r400

Increased input delay of deltas

Change 53567 on 2002/09/25 by dclifton@dclifton\_r400

Fixed bit assignment of sv readback.

Change 53403 on 2002/09/24 by dclifton@dclifton\_r400

Tightened up clock to improve timing.

Change 53101 on 2002/09/23 by bhankins@fl\_bhankins\_r400\_win

initialized full and empty signals of sx\_pending\_fifo

Change 53047 on 2002/09/23 by bhankins@fl\_bhankins\_r400\_win

renamed pa\_cl\_primic\_state\_fifo

Change 52655 on 2002/09/19 by dclifton@dclifton\_r400

Changes for timing improvement

Change 52466 on 2002/09/19 by bhankins@fl\_bhankins\_r400\_win

try to improve on timing. no functional change.

Change 52390 on 2002/09/18 by dclifton@dclifton\_r400

Updated for cumulative changes.

Change 52255 on 2002/09/18 by bhankins@fl\_bhankins\_r400\_win

removed unused signals in clipper-su interface

Change 52104 on 2002/09/17 by dclifton@dclifton\_r400

Combined pa\_su\_ieee\_mult32 into a pa\_su\_ge to make pa\_su\_ge\_mult32 for timing.

Change 52095 on 2002/09/17 by dclifton@dclifton\_r400

Fixed bug introduced by timing improvements.

Change 52092 on 2002/09/17 by bhankins@fl\_bhankins\_r400\_win

try to improve timing. no functional change.

Change 51863 on 2002/09/16 by dclifton@dclifton\_r400

More timing improvements

Change 51836 on 2002/09/16 by dclifton@dclifton\_r400

Another small change to improve timing

Change 51814 on 2002/09/16 by dclifton@dclifton\_r400

Improvements for timing.

Change 51686 on 2002/09/16 by bhankins@fl\_bhankins\_r400\_win

fixed ifdef SIM for declaration of current\_state\_edt debug signal

Change 51484 on 2002/09/13 by dclifton@dclifton\_r400

Increased width of event\_id to 5 bits

Change 51474 on 2002/09/13 by bhankins@fl\_bhankins\_r400\_win

removed unused bit from primic state fifo

Change 51437 on 2002/09/13 by dclifton@dclifton\_r400

Increased input delay on init\_point\_prim input

Change 51432 on 2002/09/13 by bhankins@fl\_bhankins\_r400\_win

increased event id through clipper from 4 to 5 bits

Change 51416 on 2002/09/13 by bhankins@fl\_bhankins\_r400\_win

fix logic error introduced with attempt to improve timing

Change 51407 on 2002/09/13 by dclifton@dclifton\_r400

Increased input delay of state variables

Change 51401 on 2002/09/13 by dclifton@dclifton\_r400

Increased input delay on input coming from ge0.

Change 51397 on 2002/09/13 by dclifton@dclifton\_r400

Increased input delay of inputs coming from mux.

Change 51353 on 2002/09/13 by dclifton@dclifton\_r400



Ditto.

Change 51351 on 2002/09/13 by dclifton@dclifton\_r400

fixed leda error

Change 51338 on 2002/09/13 by dclifton@dclifton\_r400

Fixed LEDA errors

Change 51103 on 2002/09/12 by bhankins@fl\_bhankins\_r400\_win

fixed two drivers on one signal

Change 51089 on 2002/09/12 by dclifton@dclifton\_r400

Fixed a bunch of leda errors

Change 51045 on 2002/09/12 by bhankins@fl\_bhankins\_r400\_win

sensitivity list fixes

Change 51043 on 2002/09/12 by bhankins@fl\_bhankins\_r400\_win

fix sensitivity lists

Change 50997 on 2002/09/12 by bhankins@fl\_bhankins\_r400\_win

sensitivity list fixes.

rename variable with var\_ prefix

Change 50981 on 2002/09/12 by bhankins@fl\_bhankins\_r400\_win

fix sensitivity list

Change 50977 on 2002/09/12 by bhankins@fl\_bhankins\_r400\_win

try to improve on timing. no functional changes.

Change 50959 on 2002/09/12 by bhankins@fl\_bhankins\_r400\_win

removed check of ps\_expand

Change 50958 on 2002/09/12 by bhankins@fl\_bhankins\_r400\_win

fix an overzealous fix

Change 50956 on 2002/09/12 by bhankins@fl\_bhankins\_r400\_win

change erroneous blocking assignments to non blocking

Change 50955 on 2002/09/12 by bhankins@fl\_bhankins\_r400\_win

change erroneous blocking assignments to non blocking

Change 50954 on 2002/09/12 by bhankins@fl\_bhankins\_r400\_win

change erroneous blocking assignments to non blocking

Change 50953 on 2002/09/12 by bhankins@fl\_bhankins\_r400\_win

changed erroneous blocking signals to non blocking

Change 50882 on 2002/09/11 by grayc@grayc\_crayola\_linux\_orl

file needed for leda

Change 50817 on 2002/09/11 by dclifton@dclifton\_r400

SX request also resets timeout count.

Change 50787 on 2002/09/11 by bhankins@fl\_bhankins\_r400\_win

make changes per clip.cpp; issues that Mang encountered while working on the new clipper design. this shouldn't break anything.

Change 50777 on 2002/09/11 by bhankins@fl\_bhankins\_r400\_win

try to improve on timing. no functional changes.

Change 50773 on 2002/09/11 by dclifton@dclifton\_r400

Increased input delay of state variables. Increased AREA\_LATENCY to accomodate.

Change 50771 on 2002/09/11 by dclifton@dclifton\_r400

fixed lint warnings

Change 50770 on 2002/09/11 by dclifton@dclifton\_r400

Fixed lint warnings, added vte\_busy to pa\_rbbm\_busy output

Change 50768 on 2002/09/11 by bhankins@fl\_bhankins\_r400\_win

fix lint warnings. no functional change.

Change 50763 on 2002/09/11 by bhankins@fl\_bhankins\_r400\_win

try to improve on timing. no functional changes.

Change 50492 on 2002/09/10 by bhankins@fl\_bhankins\_r400\_win

add unchecked clipper outputs

Change 50424 on 2002/09/10 by bhankins@fl\_bhankins\_r400\_win

change fifo instance names to align with convention

Change 50214 on 2002/09/09 by bhankins@fl\_bhankins\_r400\_win

fixed sensitivity list

Change 50204 on 2002/09/09 by dclifton@dclifton\_r400

Eliminated differences seen between different sim setups with similar vectors.

Change 50180 on 2002/09/09 by bhankins@fl\_bhankins\_r400\_win

bug fix

Change 49945 on 2002/09/06 by bhankins@fl\_bhankins\_r400\_win

removed unused bit from clip\_to\_arb bus

Change 49941 on 2002/09/06 by dclifton@dclifton\_r400

Disabled w sort on clipped points

Change 49896 on 2002/09/06 by dclifton@dclifton\_r400

Added trackers for ccg and clipper to arb signals

Change 49763 on 2002/09/05 by dclifton@dclifton\_r400

Turned off CLSA flag

Change 49751 on 2002/09/05 by dclifton@dclifton\_r400

Added trackers for ve input and output

Change 49645 on 2002/09/05 by bhankins@fl\_bhankins\_r400\_win

increased IDLE\_CLOCKS

Change 49637 on 2002/09/05 by bhankins@fl\_bhankins\_r400\_win

increased IDLE\_CLOCKS

Change 49628 on 2002/09/05 by bhankins@fl\_bhankins\_r400\_win

try to improve on timing. no functional change.

Change 49612 on 2002/09/05 by bhankins@fl\_bhankins\_r400\_win

added two more inputs into the generation of the clipper\_busy signal:

current\_state\_empty from the clipper state machine, and

sx\_pending\_fifo\_empty, from the shader export interface module.

Change 49504 on 2002/09/04 by bhankins@fl\_bhankins\_r400\_win

replace instances of ati\_fifo\_top with unique modules.

modified Makefile to reflect changes.

Change 49492 on 2002/09/04 by bhankins@fl\_bhankins\_r400\_win

try and improve on timing. no functional changes.

Change 49490 on 2002/09/04 by bhankins@fl\_bhankins\_r400\_win

initial checkin of renaming ati\_fifo\_top instances to individual names, and setting default parameters to actual values.

Change 49382 on 2002/09/03 by dclifton@dclifton\_r400

Fixed missing 'Done' at end of test

Change 49372 on 2002/09/03 by dclifton@dclifton\_r400

A few fixes

Change 49371 on 2002/09/03 by dclifton@dclifton\_r400

Fixed w latency in veu

Change 49339 on 2002/09/03 by dclifton@dclifton\_r400

Added trackers for vte inputs

Change 49326 on 2002/09/03 by dclifton@dclifton\_r400

Fixed these to work

Change 49280 on 2002/09/03 by dclifton@dclifton\_r400

Created separate trackers for clip and ccg streams out of vte.

Change 49269 on 2002/09/03 by bhankins@fl\_bhankins\_r400\_win

replace vgt\_to\_clips fifo with primic\_element\_fifo and primic\_state\_fifo.

Change 49256 on 2002/09/03 by bhankins@fl\_bhankins\_r400\_win

fix some memset problems that show up on null prims, where the csim outputs 0's.

Change 49117 on 2002/08/30 by dclifton@dclifton\_r400

Trackers for internal clipper data buses.

Change 49116 on 2002/08/30 by dclifton@dclifton\_r400

Fixed test bench for turn key switch to clipper stand-alone dumps.

Change 49057 on 2002/08/30 by bhankins@fl\_bhankins\_r400\_win

stop some hangs

Change 49009 on 2002/08/30 by dclifton@dclifton\_r400

Integrated pa\_vte\_seu into pa\_vte\_veu to reduce critical paths in synthesis.

Change 48767 on 2002/08/29 by bhankins@fl\_bhankins\_r400\_win

fix bug to force another vertex path write sequence when the number of unique verts exceeds 64.

Change 48710 on 2002/08/29 by bhankins@fl\_bhankins\_r400\_win

move state select back one clock

Change 48709 on 2002/08/29 by bhankins@fl\_bhankins\_r400\_win

modify to more closely match when csim does memset 0 to positions

Change 48650 on 2002/08/28 by dclifton@dclifton\_r400

Changed I/O timing requirements for seu to veu I/O to eliminate critical path.

Change 48543 on 2002/08/28 by bhankins@fl\_bhankins\_r400\_win

remove some commented lines

Change 48514 on 2002/08/28 by dclifton@dclifton\_r400

Removed all state locking for events.

Change 48493 on 2002/08/28 by dclifton@dclifton\_r400

Not locking state for cache flush

Change 48492 on 2002/08/28 by bhankins@fl\_bhankins\_r400\_win

changed state variable index used by vert\_store from that coming from ccg to that coming from primic interface, and removed state\_var\_indx from ccg to clip interface.

Change 48460 on 2002/08/28 by bhankins@fl\_bhankins\_r400\_win

Make change to match clip.cpp changelist #48374

Change 48459 on 2002/08/28 by bhankins@fl\_bhankins\_r400\_win

change the way we count unique verts in the primitive path to decide when it's time to force another write down the vertex path.

Change 48390 on 2002/08/27 by dclifton@dclifton\_r400

Fixed test bench and I/O for active high CG\_PA\_pm\_en

Change 48356 on 2002/08/27 by bhankins@fl\_bhankins\_r400\_win

rename vgt p bus null\_prim signal to event\_flag

Change 48354 on 2002/08/27 by bhankins@fl\_bhankins\_r400\_win

rename null\_prim on vgt p bus to event\_flag

Change 48348 on 2002/08/27 by sallen@sallen\_r400\_lin\_marlboro

update \_pm\_enb to use positive sense of clock

Change 48332 on 2002/08/27 by bhankins@fl\_bhankins\_r400\_win

change array preprocessor switch name to be less generic

Change 48300 on 2002/08/27 by dclifton@dclifton\_r400

Fixed w sort for degenerate triangles

Change 48209 on 2002/08/27 by bhankins@fl\_bhankins\_r400\_win

removed commented line.

Change 48120 on 2002/08/26 by dclifton@dclifton\_r400

Update to file name for clipper stand alone

Change 47996 on 2002/08/26 by bhankins@fl\_bhankins\_r400\_win

connect clip\_state\_var\_indx\_r0

Change 47822 on 2002/08/23 by dclifton@dclifton\_r400

File name hocus-pocus

Change 47817 on 2002/08/23 by bhankins@fl\_bhankins\_r400\_win

remove testing for rtr on vertex path before doing write to primitive path.

Change 47810 on 2002/08/23 by bhankins@fl\_bhankins\_r400\_win

fix bug where state machine wasn't sourcing point size value.

Change 47808 on 2002/08/23 by bhankins@fl\_bhankins\_r400\_win

enable clipper vert\_store to access point size memory when the ccg isn't.

Change 47801 on 2002/08/23 by dclifton@dclifton\_r400

Updated input data definition for clipper stand-alone

Change 47736 on 2002/08/23 by bhankins@fl\_bhankins\_r400\_win

try to improve on timing. no functional change.

Change 47735 on 2002/08/23 by bhankins@fl\_bhankins\_r400\_win

revert to 8-14 version

Change 47505 on 2002/08/22 by bhankins@fl\_bhankins\_r400\_win

mod to support pa\_cl\_vert\_store.v split into

pa\_cl\_vert\_store\_nopos.v and pa\_cl\_vert\_store\_pos.v

Change 47504 on 2002/08/22 by bhankins@fl\_bhankins\_r400\_win

initial checkin of splitting up pa\_cl\_vert\_store.v

Hierarchy:

pa\_cl\_vert\_store.v

pa\_cl\_vert\_store\_nopos.v

pa\_cl\_vert\_store\_pos.v

Change 47490 on 2002/08/22 by bhankins@fl\_bhankins\_r400\_win

fix to support vertex reuse. re-do the way we count unique vertices sent on the primitive bus.

Change 47280 on 2002/08/21 by bhankins@fl\_bhankins\_r400\_win

modify previous fix to try to prevent introducing a problem when

the vgt\_to\_ccgen fifo is full, of overwriting the fifo.

Change 47218 on 2002/08/21 by bhankins@fl\_bhankins\_r400\_win

remove vertex fifo rtr qualifier for reading from prim file.

Not sure if this will cause problems later, but fixes a test

that hangs when vertex fifo fills - clipper waits on new

prims to be received, while tbmod\_vgttclip waits for vertex rtr

before sending prims.

Change 46668 on 2002/08/17 by smoss@smoss\_crayola\_linux\_orl\_regress

New results directory

Change 46608 on 2002/08/16 by dclifton@dclifton\_r400

Fixed w sort for degenerate triangles-

Change 46494 on 2002/08/16 by dclifton@dclifton\_r400

fixed expand\_line\_width bit position



Change 46449 on 2002/08/16 by dclifton@dclifton\_r400

Added checking clipped bit

Change 46359 on 2002/08/15 by smoss@smoss\_crayola\_linux\_orl\_regress

Removed stop() from VGT used finish

Change 46047 on 2002/08/14 by dclifton@dclifton\_r400

Updated pa testbench to use dmp files for multiple contexts

Change 45964 on 2002/08/14 by bhankins@fl\_bhankins\_r400\_win

add support for tbmod\_vgt\_event

Change 45963 on 2002/08/14 by bhankins@fl\_bhankins\_r400\_win

connected tbmod\_vgt\_event to output port

Change 45930 on 2002/08/14 by dclifton@dclifton\_r400

Fix bit position of expand\_lw\_enable bit in sc\_line\_cntl

Change 45909 on 2002/08/14 by bhankins@fl\_bhankins\_r400\_win

bug fixes

Change 45698 on 2002/08/13 by bhankins@fl\_bhankins\_r400\_win

add some debug signals

Change 45626 on 2002/08/13 by dclifton@dclifton\_r400

Changes to fix tbmod\_rbbm\_wait

Change 45603 on 2002/08/13 by bhankins@fl\_bhankins\_r400\_win

output state\_var\_idx for clipped prims per clip.cpp, changelist 44700.

Change 45497 on 2002/08/12 by dclifton@dclifton\_r400

Doubled max sim length

Change 45488 on 2002/08/12 by dclifton@dclifton\_r400

Added checking for write to VGT\_EVENT\_INITIATOR register although it doesn't do

anything yet

Change 45450 on 2002/08/12 by dclifton@dclifton\_r400

Disabled clip bit on culled null prims.

Change 45400 on 2002/08/12 by dclifton@dclifton\_r400

Removed bit range for single bit signals

Change 45381 on 2002/08/12 by dclifton@dclifton\_r400

Enabled checking of zmin/zmax.

Change 45373 on 2002/08/12 by grayc@grayc\_r400\_win

temp fix for read data bus

Change 45371 on 2002/08/12 by dclifton@dclifton\_r400

Added statements that can be uncommented to run clipper stand-alone tests.

Change 45185 on 2002/08/09 by mmang@fl\_mmang\_r400\_win

Added logic to support state based point size ucp clipping in clipper.

Change 44985 on 2002/08/08 by dclifton@dclifton\_r400

Stand-alone testbench for pa\_cl\_ve

Change 44969 on 2002/08/08 by dclifton@dclifton\_r400

Fixed multiplier table for expanded line width.

Change 44956 on 2002/08/08 by bhankins@fl\_bhankins\_r400\_win

implement latest changes - nan discard, bad pipe support, and state

based point size during ucp clipping.

Change 44885 on 2002/08/08 by dclifton@dclifton\_r400

Widened zmin/zmax to allow clamp -8 to +8, forced backfacing to zero for normal lines and points.

Change 44390 on 2002/08/06 by smoss@smoss\_crayola\_linux\_orl\_regress

redistribution of tests

Change 44371 on 2002/08/06 by bhankins@fl\_bhankins\_r400\_win  
remove multi-dimensional access to please synopsys

Change 44298 on 2002/08/05 by dclifton@dclifton\_r400  
Fixed bug introduced when deleting inputs that were tied hi/low.

Change 44226 on 2002/08/05 by bhankins@fl\_bhankins\_r400\_win  
add comments for number of flops/process

Change 44221 on 2002/08/05 by bhankins@fl\_bhankins\_r400\_win  
removed unused vte\_positions\_vte\_orig\_nxt flops

Change 44214 on 2002/08/05 by bhankins@fl\_bhankins\_r400\_win  
don't reset prim\_back\_point\_valid if we're being stalled by the su.

Change 44124 on 2002/08/03 by bhankins@fl\_bhankins\_r400\_win  
fix bug to hold off from starting until receiving the first init

Change 44082 on 2002/08/02 by dclifton@dclifton\_r400  
Connected su\_busy to su\_status read.

Change 44078 on 2002/08/02 by dclifton@dclifton\_r400  
Deleting unused i/o between blocks.

Change 44075 on 2002/08/02 by dclifton@dclifton\_r400  
One of the buffered selects was not attached.

Change 44073 on 2002/08/02 by dclifton@dclifton\_r400  
Removed srst and vte\_vpipe\_rts connections to pa\_vte\_veu since they were not being used.

Change 44069 on 2002/08/02 by dclifton@dclifton\_r400  
Removed iEXP\_BIASED input and associated logic from pa\_su\_rcpeng32 to eliminate synthesis warnings.

Change 44036 on 2002/08/02 by dclifton@dclifton\_r400

Removed en input from pa\_vte\_pipe

Change 44034 on 2002/08/02 by dclifton@dclifton\_r400

Changed default depth to 2 to eliminate synthesis warning about loop not executed.

Change 44015 on 2002/08/02 by dclifton@dclifton\_r400

Corrected a few mismatches with polymode.

Change 43965 on 2002/08/02 by bhankins@fl\_bhankins\_r400\_win

bug fix in state variable indx output

Change 43949 on 2002/08/02 by bhankins@fl\_bhankins\_r400\_win

bug fix

Change 43928 on 2002/08/02 by bhankins@fl\_bhankins\_r400\_win

bug fix to stop inits when pa fifos are full

Change 43843 on 2002/08/01 by dclifton@dclifton\_r400

..

Change 43840 on 2002/08/01 by dclifton@dclifton\_r400

Reverting to rev 30

Change 43832 on 2002/08/01 by dclifton@dclifton\_r400

Reverted previous changes--they were invalid

Change 43821 on 2002/08/01 by dclifton@dclifton\_r400

Replaced zmin/zmax logic changes that had somehow been deleted.

Change 43733 on 2002/08/01 by bhankins@fl\_bhankins\_r400\_win

removed debug signal

Change 43725 on 2002/08/01 by bhankins@fl\_bhankins\_r400\_win

fixed some synopsys warnings

Change 43686 on 2002/08/01 by bhankins@fl\_bhankins\_r400\_win

remove point size from check

Change 43660 on 2002/08/01 by bhankins@fl\_bhankins\_r400\_win

fix bugs and make closer to csim

Change 43659 on 2002/08/01 by bhankins@fl\_bhankins\_r400\_win

add point size to check

Change 43657 on 2002/08/01 by bhankins@fl\_bhankins\_r400\_win

separate position and point size write addresses

Change 43584 on 2002/07/31 by grayc@grayc\_crayola\_linux\_orl

removed checking of zmin and zmax

Change 43542 on 2002/07/31 by grayc@grayc\_r400\_win

moved pli source to new location in src/common/mti\_pli

Change 43514 on 2002/07/31 by dclifton@dclifton\_r400

Fixed a problem with polymode where front and back sides drew the same prim.

Change 43506 on 2002/07/31 by grayc@grayc\_crayola\_linux\_orl

point to new location for pli code

Change 43495 on 2002/07/31 by smoss@smoss\_crayola\_linux\_orl\_regress

new path

Change 43462 on 2002/07/31 by smoss@smoss\_crayola\_linux\_orl\_regress

modified for cron

Change 43442 on 2002/07/31 by dclifton@dclifton\_r400

Fixes for polymode clipped lines.

Change 43351 on 2002/07/31 by bhankins@fl\_bhankins\_r400\_win

removed unused signals

Change 43338 on 2002/07/31 by bhankins@fl\_bhankins\_r400\_win

removed provoking\_vertex output from pa\_clipper.v

Change 43326 on 2002/07/31 by bhankins@fl\_bhankins\_r400\_win  
fixed sensitivity list

Change 43324 on 2002/07/31 by bhankins@fl\_bhankins\_r400\_win  
sensitivity list fix

Change 43319 on 2002/07/31 by bhankins@fl\_bhankins\_r400\_win  
bug fix in selection of point size memory read address

Change 43307 on 2002/07/31 by bhankins@fl\_bhankins\_r400\_win  
fixed primic\_to\_clprim width; removed point size.

Change 43304 on 2002/07/31 by bhankins@fl\_bhankins\_r400\_win  
increased pa s-bus input prim\_type from 3 to 4 bits

Change 43136 on 2002/07/30 by dclifton@dclifton\_r400  
Made all margins and tabs uniform

Change 42967 on 2002/07/29 by dclifton@dclifton\_r400  
Optimizations for polymode.

Change 42896 on 2002/07/29 by dclifton@dclifton\_r400  
Disabled polymode if front and back types are triangles. Enabled "one side fits all"  
polymode if front and back types are both lines or points.

Change 42747 on 2002/07/26 by dclifton@dclifton\_r400  
Fixed polymode zmin, zmax to give limits on just the z values used. Fixed problem with  
polymode & no edge flags set.

Change 42692 on 2002/07/26 by dclifton@dclifton\_r400  
Corrected ram depth values

Change 42624 on 2002/07/26 by dclifton@dclifton\_r400  
Added zmin, zmax checking.

Change 42621 on 2002/07/26 by dclifton@dclifton\_r400

Fixed zmin, zmax and added checking to tb

Change 42594 on 2002/07/26 by dclifton@dclifton\_r400

Update to cull clipped polymode points and sort baryc values of clipped polymode lines so that k values are always zero.

Change 42585 on 2002/07/26 by smoss@smoss\_crayola\_linux\_orl\_regress

added

Change 42412 on 2002/07/25 by dclifton@dclifton\_r400

Removed reset from pa\_rbiu

Change 42410 on 2002/07/25 by dclifton@dclifton\_r400

Updated sensitivity lists.

Change 42406 on 2002/07/25 by bhankins@fl\_bhankins\_r400\_win

undo previous change. hangs some tests. will investigate.

Change 42377 on 2002/07/25 by grayc@grayc\_r400\_win

files needed for regressions

Change 42375 on 2002/07/25 by grayc@grayc\_r400\_win

files for tb\_pa

Change 42353 on 2002/07/25 by bhankins@fl\_bhankins\_r400\_win

updates to point size. still needs work to match csim.

Change 42352 on 2002/07/25 by bhankins@fl\_bhankins\_r400\_win

updates

Change 42339 on 2002/07/25 by bhankins@fl\_bhankins\_r400\_win

altered the priority of read access to pointsize memory

Change 42317 on 2002/07/25 by bhankins@fl\_bhankins\_r400\_win

use point (not position) address, for writing to point and position memories, since it is updated last.

Change 42315 on 2002/07/25 by bhankins@fl\_bhankins\_r400\_win

removed duplicate logic

Change 42297 on 2002/07/24 by dclifton@dclifton\_r400

Put ram parameters in include file

Change 42293 on 2002/07/24 by dclifton@dclifton\_r400

Added an ij0\_pipe to pa\_su. Put all memory size info in pa\_su\_lat\_def.v.

Change 42286 on 2002/07/24 by dclifton@dclifton\_r400

Actually added the xyz\_pipe this time

Change 42283 on 2002/07/24 by dclifton@dclifton\_r400

Added another ram-based pipeline to setup. changed name of pa\_su\_geom\_pipe\_cntl to pa\_su\_pipe\_cntl

Change 42265 on 2002/07/24 by dclifton@dclifton\_r400

Changes to improve and fix polymode. Also removed parameter definition for pa\_su\_geom\_pipe in pa\_su.v.

Change 42205 on 2002/07/24 by bhankins@fl\_bhankins\_r400\_win

1. move event input from p to s bus
2. add in event and event\_id
3. start to add in point size logic. still has bugs.

Change 42201 on 2002/07/24 by bhankins@fl\_bhankins\_r400\_win

fix synthesis warning

Change 42161 on 2002/07/24 by bhankins@fl\_bhankins\_r400\_win

added logic for clipper read access to point size memory

Change 42091 on 2002/07/23 by grayc@grayc\_crayola\_linux\_orl

changes for linux an dv vcs compiles



Change 41997 on 2002/07/23 by grayc@grayc\_crayola\_linux\_orl

files needed for modelsim

Change 41853 on 2002/07/22 by dclifton@dclifton\_r400

Added check for event and event\_id

Change 41850 on 2002/07/22 by dclifton@dclifton\_r400

Fixed tracker to check all 40 bits of PA\_SC\_P1 output

Change 41508 on 2002/07/19 by dclifton@dclifton\_r400

Added syn\_stub code

Change 41503 on 2002/07/19 by dclifton@dclifton\_r400

Slight decrease in clock period to improve synthesis timing

Change 41472 on 2002/07/19 by dclifton@dclifton\_r400

Fixed a problem with draw direction on rectangles

Change 41438 on 2002/07/19 by bhankins@fl\_bhankins\_r400\_win

fix

Change 41392 on 2002/07/18 by dclifton@dclifton\_r400

Turned register pipe into ram-based pipe

Change 41391 on 2002/07/18 by dclifton@dclifton\_r400

Turned a register pipe into a ram-based pipe. Fixed a problem with attr\_indx2 on points and lines.

Change 41305 on 2002/07/18 by bhankins@fl\_bhankins\_r400\_win

add mechanism to keep sending input on vertex interface to pa for multiple (64-big) groups of vertices.

Change 41286 on 2002/07/18 by dclifton@dclifton\_r400

Fixed hang on send init at end of file

Change 41263 on 2002/07/18 by dclifton@dclifton\_r400

Consolidating several module compiler blocks to speed synthesis.

Change 41207 on 2002/07/18 by bhankins@fl\_bhankins\_r400\_win  
add readback of VTX\_KILL\_OR state bit

Change 41199 on 2002/07/18 by grayc@grayc\_crayola\_unix\_orl  
changed component name for Stub'd memory

Change 41186 on 2002/07/17 by efong@efong\_crayola\_linux\_cvd  
fixed syntax error on the parameter line

Change 41177 on 2002/07/17 by dclifton@dclifton\_r400  
Fixed precision issue with pa\_su\_rcpeng32. Enabled checking 32 bit mantissa in tb\_pa\_su

Change 41152 on 2002/07/17 by dclifton@dclifton\_r400  
removed infer\_mux directive

Change 41150 on 2002/07/17 by dclifton@dclifton\_r400  
Fixed 'for' loop bounds

Change 41047 on 2002/07/17 by dclifton@dclifton\_r400  
Fixed polymode operation to output facing triangle as a null prim so that scan converter can grab max Zx/Zy for polygon offset.

Change 41019 on 2002/07/17 by bhankins@fl\_bhankins\_r400\_win  
update to match dumps

Change 40997 on 2002/07/17 by bhankins@fl\_bhankins\_r400\_win  
moved srst to just after clock edge

Change 40996 on 2002/07/17 by dclifton@dclifton\_r400  
Replace updated version of pa\_cl\_ve.bvrl, reverted pa to use lower case I/O names in pa\_cl\_ve

Change 40989 on 2002/07/17 by grayc@grayc\_r400\_win  
fixed syntax errors from previous checkin

Change 40988 on 2002/07/17 by grayc@grayc\_crayola\_unix\_orl  
removed defparam (not supported by synthesis) ... added dum\_mem\_syn\_stub where needed

Change 40982 on 2002/07/17 by grayc@grayc\_crayola\_unix\_orl  
removed defparam (not supported by synthesis)

Change 40974 on 2002/07/17 by bhankins@fl\_bhankins\_r400\_win  
change to match pa\_cl\_ve i/o signal names

Change 40940 on 2002/07/16 by dclifton@dclifton\_r400  
pa\_su\_geom\_prep uses sign bit in determining if all w's equal for force-w-to-one function. All other files have just had the parameter statements removed from input list.

Change 40668 on 2002/07/15 by bhankins@fl\_bhankins\_r400\_win  
removed "===" from vhdl -> verilog translation utility

Change 40665 on 2002/07/15 by dclifton@dclifton\_r400  
Updated versions of bvrl's compiled with changes for synthesis.

Change 40652 on 2002/07/15 by mmang@fl\_mmang\_r400\_win  
Added AG logic for point sprite clipping states.

Change 40129 on 2002/07/12 by dclifton@dclifton\_r400  
Eliminated 28 bit versions of pa\_su\_ieee\_mult and pa\_su\_rcpeng.  
Removed dps files and updated mc files to use new synthesis flow.  
Removed pa\_rcpeng which is not being used.

Change 40040 on 2002/07/12 by dclifton@dclifton\_r400  
vgtpaclips file still has event flag in it.

Change 40037 on 2002/07/12 by dclifton@dclifton\_r400  
Delete several unused signals

Change 40010 on 2002/07/12 by dclifton@dclifton\_r400  
Fixed typo in for loop

Change 39973 on 2002/07/12 by dclifton@dclifton\_r400

First check-in of new state variable design.

Change 39963 on 2002/07/12 by bhankins@fl\_bhankins\_r400\_win

added support for event flag (needs to be uncommented)

Change 39950 on 2002/07/12 by bhankins@fl\_bhankins\_r400\_win

decrease ccgen to clip fifo depth

Change 39913 on 2002/07/12 by bhankins@fl\_bhankins\_r400\_win

add expect signals for debug

Change 39793 on 2002/07/11 by dclifton@dclifton\_r400

Fixed continue signals so that eop can be reached.

Change 39783 on 2002/07/11 by dclifton@dclifton\_r400

Fixed case where cid count is both incremented and decremented

Change 39751 on 2002/07/11 by dclifton@dclifton\_r400

More fixes for stalling

Change 39713 on 2002/07/11 by bhankins@fl\_bhankins\_r400\_win

minor bug fix

Change 39711 on 2002/07/11 by dclifton@dclifton\_r400

Added delay to continue signals to eliminate double send from same trigger

Change 39500 on 2002/07/10 by dclifton@dclifton\_r400

Update for 32-bit z precision

Change 39499 on 2002/07/10 by dclifton@dclifton\_r400

Updates for Z precision and provoking vtx changes

Change 39449 on 2002/07/10 by bhankins@fl\_bhankins\_r400\_win

change compare to use CompareVec

Change 39417 on 2002/07/10 by bhankins@fl\_bhankins\_r400\_win  
fix clip\_su\_st\_indx checker

Change 39416 on 2002/07/10 by bhankins@fl\_bhankins\_r400\_win  
fix vgt i/f drivers (again)

Change 39413 on 2002/07/10 by bhankins@fl\_bhankins\_r400\_win  
increased IDLE\_CLOCKS

Change 39358 on 2002/07/10 by grayc@grayc\_r400\_win  
initial release of rand script for tb\_pa\_su

Change 39324 on 2002/07/10 by dclifton@dclifton\_r400  
Connected continue signals to read\_data signals

Change 39301 on 2002/07/10 by bhankins@fl\_bhankins\_r400\_win  
bug fix

Change 39294 on 2002/07/10 by bhankins@fl\_bhankins\_r400\_win  
update

Change 39293 on 2002/07/10 by bhankins@fl\_bhankins\_r400\_win  
update

Change 39109 on 2002/07/09 by bhankins@fl\_bhankins\_r400\_win  
add test for context id

Change 39099 on 2002/07/09 by bhankins@fl\_bhankins\_r400\_win  
bug fix; state id not properly being passed to su interface

Change 39071 on 2002/07/09 by bhankins@fl\_bhankins\_r400\_win  
bug fix

Change 39026 on 2002/07/09 by bhankins@fl\_bhankins\_r400\_win  
cleanup baryc-su i/f, and add ability to get point size from ag.

Change 38733 on 2002/07/08 by dclifton@dclifton\_r400

A few fixes

Change 38665 on 2002/07/08 by bhankins@fl\_bhankins\_r400\_win

add separate cl/su baryc i/f

Change 38656 on 2002/07/08 by dclifton@dclifton\_r400

32-bit precision on p1 output

Change 38651 on 2002/07/08 by bhankins@fl\_bhankins\_r400\_win

add separate baryc i/f to su

Change 38413 on 2002/07/05 by dclifton@dclifton\_r400

Speeded up sv interaction between sv and prims

Change 37851 on 2002/07/03 by bhankins@fl\_bhankins\_r400\_win

bug fixes that show up when the su pushes back on the clipper

Change 37625 on 2002/07/02 by bhankins@fl\_bhankins\_r400\_win

increase skid size for now

Change 37623 on 2002/07/02 by bhankins@fl\_bhankins\_r400\_win

include su\_clip\_rtr as qualifier

Change 37405 on 2002/07/01 by dclifton@dclifton\_r400

Fixed float to fixed conversion of clip\_su\_pt\_size

Change 37375 on 2002/07/01 by dclifton@dclifton\_r400

Fixed sv\_load\_cont getting dropped on frz

Change 37374 on 2002/07/01 by bhankins@fl\_bhankins\_r400\_win

increase vector\_latency by 1

Change 37207 on 2002/06/28 by dclifton@dclifton\_r400

Fixed handling of rectangles

Change 37123 on 2002/06/28 by dclifton@dclifton\_r400  
bug fix for zero length lines

Change 37121 on 2002/06/28 by dclifton@dclifton\_r400  
Added unlimited prim capability

Change 37058 on 2002/06/28 by dclifton@dclifton\_r400  
Eliminated screening of user clip plane updates

Change 36931 on 2002/06/27 by dclifton@dclifton\_r400  
fixed another sort bug with degenerate triangles

Change 36923 on 2002/06/27 by dclifton@dclifton\_r400  
Increased prim capability

Change 36917 on 2002/06/27 by dclifton@dclifton\_r400  
bug fix for seeing degenerate triangles as right triangles

Change 36871 on 2002/06/27 by dclifton@dclifton\_r400  
increased primitive count capability

Change 36856 on 2002/06/27 by dclifton@dclifton\_r400  
Fixing use of getvec statements to account for pli\_mti.dll changes.

Change 36827 on 2002/06/27 by dclifton@dclifton\_r400  
Makefile for tb\_su

Change 36826 on 2002/06/27 by dclifton@dclifton\_r400  
Update for batch sims with su

Change 36790 on 2002/06/27 by bhankins@fl\_bhankins\_r400\_win  
fix rtrs to vgt

Change 36779 on 2002/06/27 by bhankins@fl\_bhankins\_r400\_win  
fix

Change 36756 on 2002/06/27 by bhankins@fl\_bhankins\_r400\_win  
add reset to remove unknowns

Change 36741 on 2002/06/27 by dclifton@dclifton\_r400  
Changes for new mti\_pli and vgt interface

Change 36737 on 2002/06/27 by bhankins@fl\_bhankins\_r400\_win  
fix sensitivity lists

Change 36717 on 2002/06/27 by bhankins@fl\_bhankins\_r400\_win  
add tbtrk\_clsu

Change 36710 on 2002/06/27 by bhankins@fl\_bhankins\_r400\_win  
wire in pa\_cl\_rei

Change 36461 on 2002/06/26 by bhankins@fl\_bhankins\_r400\_win  
extended reset by 2 clocks to remove some unknowns in pa\_cl\_rei.v

Change 36460 on 2002/06/26 by bhankins@fl\_bhankins\_r400\_win  
cleaned up vhdl to verilog translation

Change 36447 on 2002/06/26 by grayc@grayc\_r400\_win  
added new functions GetLineNum GetMisCompareCnt

Change 36419 on 2002/06/26 by grayc@grayc\_r400\_win  
modify random function more ...

Change 36417 on 2002/06/26 by grayc@grayc\_r400\_win  
modify reporting of compareVec to return validvectorcnt

Change 36366 on 2002/06/26 by bhankins@fl\_bhankins\_r400\_win  
fix

Change 36365 on 2002/06/26 by grayc@grayc\_r400\_win  
modify GetVec so that it returns a 0 when reading the last valid vector



Change 36255 on 2002/06/25 by rramsey@rramsey\_crayola\_linux\_orl

Modify get and compare vec so correct number of compares happen  
add maxargs to compare and get vec

Change 36172 on 2002/06/25 by bhankins@fl\_bhankins\_r400\_win

fixes

Change 36155 on 2002/06/25 by bhankins@fl\_bhankins\_r400\_win

fix

Change 36151 on 2002/06/25 by dclifton@dclifton\_r400

Removed clk waits from both drivers

Change 35871 on 2002/06/24 by dclifton@dclifton\_r400

Added capability to run batch mode

Change 35810 on 2002/06/24 by dclifton@dclifton\_r400

removed defparam statements because of synthesis limitations

Change 35800 on 2002/06/24 by bhankins@fl\_bhankins\_r400\_win

sensitivity list fix

Change 35774 on 2002/06/24 by dclifton@dclifton\_r400

Updating latencies

Change 35771 on 2002/06/24 by grayc@grayc\_r400\_win

fix to only put valid data for call to GetVec()

Change 35740 on 2002/06/24 by bhankins@fl\_bhankins\_r400\_win

used the right flop for busy signal

Change 35556 on 2002/06/21 by bhankins@fl\_bhankins\_r400\_win

put some more logic behind PA\_RBBM\_busy to include clipper and

input and output dff's.

Change 35524 on 2002/06/21 by bhankins@fl\_bhankins\_r400\_win

add mismatch signal for debug

Change 35100 on 2002/06/20 by bhankins@fl\_bhankins\_r400\_win

add tracker for clipper-to-su interface

Change 35095 on 2002/06/20 by bhankins@fl\_bhankins\_r400\_win

started to add event signal into pa. for now it pretty much passes through from vgt through l-clk clipper to su.

Change 35055 on 2002/06/19 by dclifton@dclifton\_r400

Fixed handshaking between tbmod\_rbbm\_pa and tbmod\_vgttoclip

Change 34987 on 2002/06/19 by dclifton@dclifton\_r400

Test bench update to add wait signal for tbmod\_rbbm\_pa block and to update InitVec routines.

Change 34962 on 2002/06/19 by rramsey@rramsey\_crayola\_linux\_orl

Add .tab file for vcs compiles

Update InitVec function to execute on REASON\_CALLTF

Update sc\_qdpr\_proc tb to run with VCS

Change 34912 on 2002/06/19 by bhankins@fl\_bhankins\_r400\_win

added 3rd parameter for InitVec to match latest mti\_pli.dll

Change 34889 on 2002/06/19 by bhankins@fl\_bhankins\_r400\_win

replace tbmod\_vgttoclipp/s/v.v with tbmod\_vgttoclip.v

Change 34805 on 2002/06/18 by dclifton@dclifton\_r400

fixed delay on vgt\_init and vgt\_cid output signals

Change 34785 on 2002/06/18 by dclifton@dclifton\_r400

Fixed endless loop condition

Change 34707 on 2002/06/18 by bhankins@fl\_bhankins\_r400\_win

fixed index to clip\_disable state bit

Change 34697 on 2002/06/18 by dclifton@dclifton\_r400

Align latency with vector engine

Change 34626 on 2002/06/17 by dclifton@dclifton\_r400

Added capability to screen out inapplicable rbbm writes.

Change 34579 on 2002/06/17 by dclifton@dclifton\_r400

Finishing multiple state variable capability in tb\_pa. Fixed bugs with copy in pa\_rbiu.

Change 34554 on 2002/06/17 by grayc@grayc\_r400\_win

fix for 0 valid vector files

Change 34526 on 2002/06/17 by bhankins@fl\_bhankins\_r400\_win

add 1 to param\_cache\_idx state

Change 34517 on 2002/06/17 by dclifton@dclifton\_r400

Fixing copy state

Change 34503 on 2002/06/17 by sallen@sallen\_r400\_lin\_marlboro

ferret: use GUI\_ACTIVE

- ferret: add help to construct files (cons -h)
- ferret: add idle counter reset when register driven

Change 34499 on 2002/06/17 by dclifton@dclifton\_r400

Fixed bugs in state variable update

Change 34459 on 2002/06/17 by dclifton@dclifton\_r400

fixed address bus shift

Change 34434 on 2002/06/17 by dclifton@dclifton\_r400

Fixed test bench to handle multiple states

Change 34149 on 2002/06/14 by bhankins@fl\_bhankins\_r400\_win

fix sensitivity list

Change 34052 on 2002/06/14 by bhankins@fl\_bhankins\_r400\_win

dumps to match current executable and test bench

Change 34051 on 2002/06/14 by bhankins@fl\_bhankins\_r400\_win

executable matches test bench and dumps in tbfiles

Change 34049 on 2002/06/14 by bhankins@fl\_bhankins\_r400\_win

files to match current test bench and executable

Change 33822 on 2002/06/13 by bhankins@fl\_bhankins\_r400\_win

executable used to test current version of

clipper and sxifccg

Change 33821 on 2002/06/13 by bhankins@fl\_bhankins\_r400\_win

misc fixes

Change 33578 on 2002/06/12 by dclifton@dclifton\_r400

Added new clipper/su baryc interface to SU, added VGT draw initiator state variable for SU

Change 33525 on 2002/06/12 by bhankins@fl\_bhankins\_r400\_win

update shader export interface, clip code generator and

clipper to match csim ccgen.cpp and clip.cpp

changelist #33001

Change 33524 on 2002/06/12 by mmang@fl\_mmang\_r400\_win

Added clipper decode support for SMC\_T\_BLEND\_(PREV/CURR)\_(0/1), SMC\_CLIP\_DIST\_(VV/UCP), SMC\_EDGE\_DISTANCE\_(0/1), and SMC\_T\_FACTOR\_(PREV/CURR)\_(0/1).

Change 33048 on 2002/06/10 by bhankins@fl\_bhankins\_r400\_win

fixes

Change 32927 on 2002/06/10 by bhankins@fl\_bhankins\_r400\_win

fix

Change 32698 on 2002/06/07 by bhankins@fl\_bhankins\_r400\_win

updates

Change 32689 on 2002/06/07 by bhankins@fl\_bhankins\_r400\_win

initial checkin

Change 32655 on 2002/06/07 by bhankins@fl\_bhankins\_r400\_win

updates

Change 32637 on 2002/06/07 by bhankins@fl\_bhankins\_r400\_win

initial checkin

Change 32636 on 2002/06/07 by bhankins@fl\_bhankins\_r400\_win

deleted

Change 32635 on 2002/06/07 by bhankins@fl\_bhankins\_r400\_win

updates

Change 32575 on 2002/06/07 by bhankins@fl\_bhankins\_r400\_win

initial checkin

Change 32552 on 2002/06/07 by bhankins@fl\_bhankins\_r400\_win

changed prim\_type to 3 bits

Change 32548 on 2002/06/07 by bhankins@fl\_bhankins\_r400\_win

changed prim\_type to 3 bits

Change 32546 on 2002/06/07 by bhankins@fl\_bhankins\_r400\_win

reversed order of xyzw from vte

Change 32421 on 2002/06/06 by mmantor@mmantor\_r400\_win

updated the mti\_pli.dll to handle 110 fields for getvec and cmpvec

fixed tilex,y width in sc\_dumps

first working sc\_packer code and associated files

Change 32397 on 2002/06/06 by dclifton@dclifton\_r400

Changed all internal signals in pa.v to lower case, carried change down into SU, VTE,

and VE

Change 32321 on 2002/06/06 by mmang@fl\_mmang\_r400\_win

1. Fix things lost in merge.
2. Added register to be compatible with ati\_lrp\_state\_storage.

Change 32308 on 2002/06/06 by mmang@fl\_mmang\_r400\_win

1. Increased src\_vertex\_indx from clip sm to 7 bits.
2. Decreased ve\_out\_addr to 6 bits.
3. Added decode for clip states SMC\_OUTPUT\_FIRST\_BARYC\_?, SMC\_OUTPUT\_FIRST\_CLIP\_POS\_?, SMC\_T\_BLEND\_PREV\_ABC\_?, and SMC\_T\_BLEND\_CURR\_ABC\_?.

Change 32279 on 2002/06/06 by dclifton@dclifton\_r400

Connected up some rcpeng signals

Change 32276 on 2002/06/06 by bhankins@fl\_bhankins\_r400\_win

reversed interpretation of the order of xyzw from the vte

Change 32270 on 2002/06/06 by bhankins@fl\_bhankins\_r400\_win

fix

Change 32262 on 2002/06/06 by bhankins@fl\_bhankins\_r400\_win

reversed order of xyzw for sidel, too

Change 32260 on 2002/06/06 by bhankins@fl\_bhankins\_r400\_win

reversed order of xyzw

Change 32245 on 2002/06/06 by bhankins@fl\_bhankins\_r400\_win

qualified decode on xfc

Change 32240 on 2002/06/06 by bhankins@fl\_bhankins\_r400\_win

fix

Change 32239 on 2002/06/06 by bhankins@fl\_bhankins\_r400\_win

changes

Change 32217 on 2002/06/06 by bhankins@fl\_bhankins\_r400\_win

fixed deallocate\_slot width

Change 32204 on 2002/06/06 by bhankins@fl\_bhankins\_r400\_win

fix to match csim

Change 32148 on 2002/06/05 by dclifton@dclifton\_r400

Connecting outputs of PA\_SX

Change 32129 on 2002/06/05 by dclifton@dclifton\_r400

Fixed pa\_sx output register connections

Change 32100 on 2002/06/05 by dclifton@dclifton\_r400

Fixed possible fall-through logic

Change 32081 on 2002/06/05 by dclifton@dclifton\_r400

Fixed address shift

Change 32048 on 2002/06/05 by bhankins@fl\_bhankins\_r400\_win

changed interface to arbiter:

removed high\_priority

increased src\_vertex\_indx to 7 bits

Change 32031 on 2002/06/05 by bhankins@fl\_bhankins\_r400\_win

increase deallocate\_slot to 3 bits

Change 32019 on 2002/06/05 by dclifton@dclifton\_r400

Turn off regclk\_enable after file is read.

Change 32015 on 2002/06/05 by dclifton@dclifton\_r400

Fixed so RBBM\_we and other outputs go inactive once file is read

Change 32013 on 2002/06/05 by dclifton@dclifton\_r400

RBBM\_waddr wasn't being driven--fixed

Change 31991 on 2002/06/05 by bhankins@fl\_bhankins\_r400\_win

don't start vgt to pa stimulus until rbbm finished

Change 31987 on 2002/06/05 by dclifton@dclifton\_r400

Fixed tbmod\_rbbm\_pa to drive outputs

Change 31980 on 2002/06/05 by bhankins@fl\_bhankins\_r400\_win

wait until reset is gone

Change 31978 on 2002/06/05 by bhankins@fl\_bhankins\_r400\_win

minor change

Change 31962 on 2002/06/05 by dclifton@dclifton\_r400

Connected up su\_busy to PA\_RBBM\_busy and deleted PA\_RBBM\_ntrrtr from pa (tie hi at rbbm)

Change 31956 on 2002/06/05 by grayc@grayc\_r400\_win

increased number of fields parsed to 60

Change 31955 on 2002/06/05 by grayc@grayc\_r400\_win

increased num fields to be parsed in a line to 60

Change 31954 on 2002/06/05 by bhankins@fl\_bhankins\_r400\_win

increased deallocate\_slot to 3 bits

Change 31951 on 2002/06/05 by bhankins@fl\_bhankins\_r400\_win

fix

Change 31943 on 2002/06/05 by bhankins@fl\_bhankins\_r400\_win

added tbtrk\_pasx

Change 31941 on 2002/06/05 by bhankins@fl\_bhankins\_r400\_win

added tbtrk\_pasx tracker

Change 31922 on 2002/06/05 by bhankins@fl\_bhankins\_r400\_win

increased deallocate\_slot to three bits



Change 31871 on 2002/06/04 by dclifton@dclifton\_r400  
connected up pa\_rbbm\_busy with su\_busy

Change 31854 on 2002/06/04 by bbuchner@fl\_bbuchner\_r400\_win  
changed dump file names

Change 31801 on 2002/06/04 by bhankins@fl\_bhankins\_r400\_win  
Initial checkin of tracker for pasx0/1 interfaces.

Change 31761 on 2002/06/04 by bhankins@fl\_bhankins\_r400\_win  
added vgt and sx interface stimulus generators

Change 31744 on 2002/06/04 by dclifton@dclifton\_r400  
Updates to get rid of unknowns

Change 31741 on 2002/06/04 by bhankins@fl\_bhankins\_r400\_win  
added tbmod\_sxpa

Change 31734 on 2002/06/04 by bhankins@fl\_bhankins\_r400\_win  
Initial checkin. provide test stimulus to u)/1\_SX\_PA interfaces

Change 31697 on 2002/06/04 by bhankins@fl\_bhankins\_r400\_win  
added tbmod\_vgttclipv/s/p

Change 31692 on 2002/06/04 by bhankins@fl\_bhankins\_r400\_win  
initial checkin

Change 31666 on 2002/06/04 by bhankins@fl\_bhankins\_r400\_win  
Initial checkin

Change 31664 on 2002/06/04 by bhankins@fl\_bhankins\_r400\_win  
update to provide asynchronous send response to rtr from uut.

Change 31616 on 2002/06/03 by dclifton@dclifton\_r400  
Tracker for PA outputs

Change 31615 on 2002/06/03 by dclifton@dclifton\_r400

Debugging--intermediate check in

Change 31578 on 2002/06/03 by dclifton@dclifton\_r400

Widened pa\_su\_cntl bus, temp fixed clip\_su\_dealloc\_slot and ove\_waddr mismatch.

Change 31557 on 2002/06/03 by dclifton@dclifton\_r400

Changed commas in sensitivity lists to "or"

Change 31459 on 2002/06/03 by grayc@grayc\_r400\_win

updates for integration

Change 31278 on 2002/05/31 by dclifton@dclifton\_r400

Functional for unclipped polygon, line, point, and polymode.

Change 31027 on 2002/05/31 by dclifton@dclifton\_r400

Runs vectors with more than 8 state variable contexts

Change 30429 on 2002/05/28 by dclifton@dclifton\_r400

testbench for setup unit

Change 30066 on 2002/05/24 by mmang@fl\_mmang\_r400\_win

1. Added VteIn.dmp and AgVeOut.dmp compares.
2. Added #0.5 delay to input drives and output compares.
3. Added agve\_dly\_valid to help sync AgVeOut compare.
4. Increased clip to AG state\_var\_indx to 3 bits.
5. Increased Ag to Vte opcode to 3 bits.
6. Fixed y swizzle select bug.
7. Renamed AgState.dmp to RbiuAg.dmp.

Change 29952 on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win

Initial checkin

Change 29945 on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win

fix to send state var indx from ccg to arbiter with requests

Change 29935 on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win

up'd clip\_to\_arb\_data\_state\_var\_idx to 3 bits

Change 29933 on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win

up'd clip\_to\_arb\_data\_state\_var\_idx to 3 bits

Change 29913 on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win

updates

Change 29904 on 2002/05/24 by grayc@grayc\_r400\_win

modified DONE statements

Change 29903 on 2002/05/24 by grayc@grayc\_r400\_win

modified DONE statements

Change 29889 on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win

Initial checkin. Not much more than uut instantiation.

Change 29888 on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win

deleted

Change 29886 on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win

updates

Change 29877 on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win

Initial checkin. not much more than uut instantiation.

Change 29863 on 2002/05/24 by grayc@grayc\_r400\_win

added DONE statements

Change 29862 on 2002/05/24 by grayc@grayc\_r400\_win

Added DONE statement

Change 29845 on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win

added rbiu\_ccg\_expntmd\_sel

Change 29839 on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win

backed state io down to just the bits for pa\_sxifccg.v

Change 29838 on 2002/05/24 by grayc@grayc\_r400\_win

fix for detecting END in compareVec

Change 29831 on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win

misc wiring fixes

Change 29830 on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win

support mods to pa\_clipper.v and pa\_sxifccg.v state i/o

Change 29827 on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win

fix on state i/o

Change 29825 on 2002/05/24 by bhankins@fl\_bhankins\_r400\_win

mod to state i/o

Change 29705 on 2002/05/23 by fhsien@fhsien\_r400\_unix\_marlboro

Update pa.v for GC core

Change 29699 on 2002/05/23 by dclifton@dclifton\_r400

Updated vte interface with lowercase names

Change 29695 on 2002/05/23 by bhankins@fl\_bhankins\_r400\_win

minor fix in i/o

Change 29694 on 2002/05/23 by bhankins@fl\_bhankins\_r400\_win

minor fix in state\_var\_idx width to SU

Change 29689 on 2002/05/23 by grayc@grayc\_r400\_win

one more fix

Change 29685 on 2002/05/23 by grayc@grayc\_r400\_win

okay ... here's the real makefile

Change 29680 on 2002/05/23 by grayc@grayc\_r400\_win

modified includes

Change 29655 on 2002/05/23 by grayc@grayc\_r400\_win

initial version

Change 29652 on 2002/05/23 by bhankins@fl\_bhankins\_r400\_win

minor mod to state interfaces of pa\_clipper and pa\_sxifccg

Change 29648 on 2002/05/23 by dclifton@dclifton\_r400

Changed extension.

Change 29627 on 2002/05/23 by bhankins@fl\_bhankins\_r400\_win

minor fix for point sprite tests

Change 29615 on 2002/05/23 by bhankins@fl\_bhankins\_r400\_win

minor state fix

Change 29614 on 2002/05/23 by bhankins@fl\_bhankins\_r400\_win

minor derived state fix

Change 29583 on 2002/05/22 by dclifton@dclifton\_r400

Fixed SQ\_PROGRAM\_CNTL id

Change 29521 on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win

updates

Change 29517 on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win

updates

Change 29516 on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win

updates on sxif state

Change 29497 on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win

deleted some unused signals, and initialized some 'variables'

Change 29486 on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win

minor fixes

Change 29474 on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win

updates

Change 29473 on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win

updates

Change 29469 on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win

make fixes to pa\_clipper/rbiu state interface.

added pa\_cl\_rei

Change 29468 on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win

removed debug-only signals from i/o

Change 29465 on 2002/05/22 by mmang@fl\_mmang\_r400\_win

remove include of header.v in this package

Change 29459 on 2002/05/22 by bhankins@fl\_bhankins\_r400\_win

updates to fix state i/o and use proper state\_storage modules

Change 29389 on 2002/05/21 by dclifton@dclifton\_r400

Added boilerplate header.

Change 29386 on 2002/05/21 by dclifton@dclifton\_r400

Precision fixes

Change 29339 on 2002/05/21 by dclifton@dclifton\_r400

vte testbench

Change 29338 on 2002/05/21 by dclifton@dclifton\_r400

Interface between rcpeng and clipper translated from r300 vhdl

Change 29319 on 2002/05/21 by dclifton@dclifton\_r400

A few updates

Change 29299 on 2002/05/21 by bhankins@fl\_bhankins\_r400\_win  
renamed subblocks from pa\_ to pa\_ccg\_

Change 29298 on 2002/05/21 by bhankins@fl\_bhankins\_r400\_win  
renamed pa\_ subblocks to pa\_cl\_

Change 29261 on 2002/05/21 by bhankins@fl\_bhankins\_r400\_win  
started to add pa\_clipper, pa\_sxifccg

Change 29235 on 2002/05/21 by bhankins@fl\_bhankins\_r400\_win  
update (changed names of instantiated modules)

Change 29233 on 2002/05/21 by bhankins@fl\_bhankins\_r400\_win  
initial checkin (changed names)

Change 29232 on 2002/05/21 by bhankins@fl\_bhankins\_r400\_win  
obsolete (changing name)

Change 29118 on 2002/05/20 by dclifton@dclifton\_r400  
Fixes for various bugs discovered by random vectors.

Change 29064 on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win  
comment out references to pa\_clip\_pkg.v

Change 29051 on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win  
added pa\_sxifccg.v and pa\_clipper.v

Change 29046 on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win  
obsolete

Change 29045 on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win  
obsolete

Change 29044 on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win  
update

Change 29043 on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win  
initial checkin

Change 29042 on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win  
update

Change 29041 on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win  
obsolete

Change 29040 on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win  
updated dumps for latest csim/test bench combination

Change 29038 on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win  
update test bench to instantiate pa\_clipper.v, same as component in pa.v

Change 29036 on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win  
updated hierarchy to flatten clipper to pa\_clipper.v

Change 29033 on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win  
obsolete

Change 29032 on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win  
updates to support integration into pa.v

Change 29029 on 2002/05/20 by bhankins@fl\_bhankins\_r400\_win  
Initial checkin

Change 29010 on 2002/05/20 by dclifton@dclifton\_r400  
Changed GFX\_SQ\_IMPORT\_EXPORT register to GFX\_SQ\_PROGRAM\_CONTROL

Change 28520 on 2002/05/16 by bbuchner@fl\_bbuchner\_r400\_win  
CompareVec returns false when last vector is compared.

Change 28426 on 2002/05/16 by sallen@sallen\_r400\_lin\_marlboro  
add gc\_test.tree (until gc stabilized enough to compile)  
use direct path to sq\_register\_addr.v



Change 28394 on 2002/05/16 by sallen@sallen\_r400\_lin\_marlboro

gc testbench/ferret tweaks as we approach a usable testbench

Change 28343 on 2002/05/16 by grayc@grayc\_r400\_win

another wiring error

Change 28339 on 2002/05/16 by grayc@grayc\_r400\_win

fix wiring errors

Change 28328 on 2002/05/16 by grayc@grayc\_crayola\_unix\_orl

added `include "header.v" on files

Change 27979 on 2002/05/14 by dclifton@dclifton\_r400

Changed copy address compare to account for 2 LSB's

Change 27954 on 2002/05/14 by grayc@grayc\_r400\_win

additional mods for interfacing registers, adding common blocks, etc

Change 27879 on 2002/05/14 by dclifton@dclifton\_r400

Fixed a few bugs with clip codes and ADD opcode.

Change 27877 on 2002/05/14 by bhankins@fl\_bhankins\_r400\_win

Initial checkin. While functionally correct, this will need a lot of work on I/O for integration.

Change 27834 on 2002/05/14 by dclifton@dclifton\_r400

More parts of increased z precision changes

Change 27800 on 2002/05/14 by grayc@grayc\_r400\_win

updates for clocks and reset ...

Change 27794 on 2002/05/13 by dclifton@dclifton\_r400

Part of update for Z precision

Change 27390 on 2002/05/10 by dclifton@dclifton\_r400

Update for SU I/O changes (event, provokingvtx)  
A few changes to state register implementation  
Added rbiu and su to pa top block

Change 27227 on 2002/05/09 by grayc@grayc\_r400\_win

mods for integration

Change 27226 on 2002/05/09 by dclifton@dclifton\_r400

Initial revision of pa/rbbm interface unit

Change 27098 on 2002/05/08 by dclifton@dclifton\_r400

These files have either been renamed or eliminated from the design.

Change 27097 on 2002/05/08 by dclifton@dclifton\_r400

This update adds the state register and rbiu interface, increases the reciprocal precision, removes area divide from all parameters but Z.

Change 26063 on 2002/05/02 by grayc@grayc\_r400\_win

fix to reading the last argument of a file

Change 26005 on 2002/05/02 by dclifton@dclifton\_r400

This is the reciprocal engine that is shared by the vte and the clipper.

Change 25817 on 2002/05/01 by grayc@grayc\_r400\_win

change printf to io\_printf so print msg will go to transcript

Change 24854 on 2002/04/24 by dclifton@dclifton\_r400

Added fifo to front of su and removed it from middle

Change 24852 on 2002/04/24 by dclifton@dclifton\_r400

polymode working in Setup Unit.

rounding working in vte.

Change 24826 on 2002/04/24 by grayc@grayc\_r400\_win

added capability to compare\_vec routine to skip compares for field name = "xxx"

Change 24801 on 2002/04/24 by grayc@grayc\_r400\_win

fix for case of number of arguments of compare\_vec() < number of arguments in file

Change 24394 on 2002/04/22 by mmantor@mmantor\_r400\_win

added initial pa\_ag code and testbench

Change 23011 on 2002/04/12 by dclifton@dclifton\_r400

Initial check-in of VTE and addition of prim fifo to SU

Change 23008 on 2002/04/12 by dclifton@dclifton\_r400

Intermediate update

Change 23001 on 2002/04/12 by dclifton@dclifton\_r400

First check-in of vte

Change 21844 on 2002/04/04 by bhankins@fl\_bhankins\_r400\_win

Initial checkin

Change 21649 on 2002/04/03 by bhankins@fl\_bhankins\_r400\_win

Initial checkin.

Change 21486 on 2002/04/02 by mmantor@mmantor\_r400\_win

old files

Change 21044 on 2002/03/29 by mmantor@mmantor\_r400\_win

added new signals from vgt and renamed two in the pa-> sx interface as a result of reviews

Change 20769 on 2002/03/27 by mmantor@mmantor\_r400\_win

updated for interface integration changes

Change 20474 on 2002/03/26 by mmantor@mmantor\_r400\_win

updated for spec changes

Change 20329 on 2002/03/25 by dclifton@dclifton\_r400

Fixed a few bugs with previous check-in. Lines, points, and triangles mostly functioning.

Change 19599 on 2002/03/19 by grayc@grayc\_r400\_win  
fixed crashing problem if file is missing

Change 19542 on 2002/03/18 by mmantor@mmantor\_r400\_win  
initial top level for the pa and sc verilog files

Change 19230 on 2002/03/15 by dclifton@dclifton\_r400  
Added support for lines and points

Change 18210 on 2002/03/08 by dclifton@dclifton\_r400  
First revision of setup--passes unclipped prims and handles stalls from clipper or scan converter

Change 14761 on 2002/02/06 by grayc@grayc\_r400\_win  
fixed bug with InitVec when sim halts and resumes

Change 14736 on 2002/02/06 by dclifton@dclifton\_r400  
Initial rev.--main gradient calculation pipe

Change 14688 on 2002/02/05 by grayc@grayc\_r400\_win  
fixed bug if dmp file only had one field  
enhanced "END-OF-FILE" print statement

Change 14367 on 2002/01/31 by dclifton@dclifton\_r400  
Initial setup revision for sorting and area calculation

Change 14338 on 2002/01/31 by grayc@grayc\_r400\_win  
clean-up

Change 14326 on 2002/01/31 by grayc@grayc\_r400\_win  
additional changes for end-of-file detection

Change 14322 on 2002/01/31 by grayc@grayc\_r400\_win  
changed to detect end of dump file

Change 14321 on 2002/01/31 by grayc@grayc\_r400\_win

changed to detect "END" at end of dump file

Change 14319 on 2002/01/31 by grayc@grayc\_r400\_win

added dependent file

Change 14298 on 2002/01/31 by grayc@grayc\_r400\_win

added new target 'verilog'

Change 14297 on 2002/01/31 by grayc@grayc\_r400\_win

moved

Change 14296 on 2002/01/31 by grayc@grayc\_r400\_win

moved dmp files

Change 14295 on 2002/01/31 by grayc@grayc\_r400\_win

PLI example code (for file IO)

Change 13941 on 2002/01/25 by dclifton@dclifton\_r400

Initial version

Change 11107 on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro

mv block dirs to gfx

Change 11107 on 2001/12/03 by pmitchel@pmitchel\_r400\_win\_marlboro

mv block dirs to gfx

Change 9586 on 2001/11/08 by dclifton@dclifton\_r400

new specs

Change 9408 on 2001/11/07 by mmantor@mmantor\_r400

moved the files from the re dir to the pa and then removed the pa directory

Change 6877 on 2001/09/25 by subad@MA\_SUBA

fixed it

Change 6857 on 2001/09/24 by subad@MA\_SUBA

scan converter block diagrams

Change 6846 on 2001/09/24 by subad@subad

added comments

Change 6743 on 2001/09/20 by subad@subad

checking it in as Orlando will work on it

Change 6535 on 2001/09/14 by subad@subad

completed pa\_sc\_walk\_incee2.v; made relebant changes in other blocks

Change 6318 on 2001/09/11 by subad@subad

initial revision

Change 6262 on 2001/09/10 by subad@subad

initial revision of pa\_sc\_walk\_inceel.v, renamed pa\_sc\_setup\_bb to ..ee.

Change 6095 on 2001/09/05 by subad@subad

renaming files