	<b>ORIGINATE DATE</b> 24 September, 2001	<b>EDIT DATE</b> <u>4 September, 2015</u> <small>March 2002, February</small>	<b>DOCUMENT-REV. NUM.</b> GEN-CXXXXX-REVA	<b>PAGE</b> 1 of 48
<b>Author:</b> Laurent Lefebvre				
<b>Issue To:</b>		<b>Copy No:</b>		
<h1>R400 Sequencer Specification</h1> <h2>SQ</h2> <h3>Version 1.87</h3>				
<p><b>Overview:</b> This is an architectural specification for the R400 Sequencer block (SEQ). It provides an overview of the required capabilities and expected uses of the block. It also describes the block interfaces, internal sub-blocks, and provides internal state diagrams.</p> <p>AUTOMATICALLY UPDATED FIELDS:  <b>Document Location:</b> C:\perforce\r400\doc_lib\design\blocks\sq\R400_Sequencer.doc  <b>Current Intranet Search Title:</b> R400 Sequencer Specification</p>				
<b>APPROVALS</b>				
<b>Name/Dept</b>		<b>Signature/Date</b>		
<b>Remarks:</b>				
<p>THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION THAT COULD BE SUBSTANTIALLY DETRIMENTAL TO THE INTEREST OF ATI TECHNOLOGIES INC. THROUGH UNAUTHORIZED USE OR DISCLOSURE.</p>				
<p>"Copyright 2001, ATI Technologies Inc. All rights reserved. The material in this document constitutes an unpublished work created in 2001. The use of this copyright notice is intended to provide notice that ATI owns a copyright in this unpublished work. The copyright notice is not an admission that publication has occurred. This work contains confidential, proprietary information and trade secrets of ATI. No part of this document may be used, reproduced, or transmitted in any form or by any means without the prior written permission of ATI Technologies Inc."</p>				

ATI 2024  
 LG v. ATI  
 IPR2015-00325

AMD1044\_0257135

ATI Ex. 2107  
 IPR2023-00922  
 Page 1 of 260



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 20154  
March, 20024

R400 Sequencer Specification

PAGE  
2 of 48

## Table Of Contents

<b>1. OVERVIEW .....</b>	<b>6</b>
1.1 Top Level Block Diagram .....	8
1.2 Data Flow graph (SP).....	10
1.3 Control Graph.....	11
<b>2. INTERPOLATED DATA BUS .....</b>	<b>11</b>
<b>3. INSTRUCTION STORE .....</b>	<b>14</b>
<b>4. SEQUENCER INSTRUCTIONS.....</b>	<b>16</b>
<b>5. CONSTANT STORES.....</b>	<b>16</b>
5.1 Memory organizations.....	16
5.2 Management of the re-mapping tables .....	16
5.2.1 Dirty bits .....	1948
5.2.2 Free List Block .....	1948
5.2.3 De-allocate Block .....	204948
5.2.4 Operation of Incremental model.....	204948
5.3 Constant Store Indexing.....	2049
5.4 Real Time Commands.....	212049
5.5 Constant Waterfalling.....	212049
<b>6. LOOPING AND BRANCHES .....</b>	<b>222120</b>
6.1 The controlling state.....	222120
6.2 The Control Flow Program .....	222120
6.3 Data dependant predicate instructions.....	2423
6.4 HW Detection of PV,PS .....	252423
6.5 Register file indexing.....	252423
6.6 Predicated Instruction support for Texture clauses .....	2624
6.7 Debugging the Shaders .....	262524
6.7.1 Method 1: Debugging registers .....	262524
6.7.2 Method 2: Exporting the values in the GPRs (12).....	2625
<b>7. PIXEL KILL MASK .....</b>	<b>2725</b>
<b>8. MULTIPASS VERTEX SHADERS (HOS).....</b>	<b>272625</b>
<b>9. REGISTER FILE ALLOCATION.....</b>	<b>272625</b>
<b>10. FETCH ARBITRATION.....</b>	<b>282726</b>
<b>11. ALU ARBITRATION .....</b>	<b>282726</b>
<b>12. HANDLING STALLS .....</b>	<b>292827</b>
<b>13. CONTENT OF THE RESERVATION STATION FIFOS.....</b>	<b>292827</b>
<b>14. THE OUTPUT FILE.....</b>	<b>292827</b>
<b>15. IJ FORMAT .....</b>	<b>292827</b>
15.1 Interpolation of constant attributes .....	302928
<b>16. STAGING REGISTERS .....</b>	<b>302928</b>
<b>17. THE PARAMETER CACHE.....</b>	<b>323130</b>
<b>18. VERTEX POSITION EXPORTING.....</b>	<b>333130</b>
<b>19. EXPORTING ARBITRATION .....</b>	<b>333130</b>
<b>20. EXPORT TYPES.....</b>	<b>333130</b>
20.1 Vertex Shading.....	333130



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
March 2004 February

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
3 of 48

20.2	Pixel Shading .....	333230
<b>21.</b>	<b>SPECIAL INTERPOLATION MODES .....</b>	<b>343231</b>
21.1	Real time commands .....	343231
21.2	Sprites/ XY screen coordinates/ FB information .....	343231
21.3	Auto generated counters .....	343331
21.3.1	Vertex shaders .....	343332
21.3.2	Pixel shaders .....	343332
<b>22.</b>	<b>STATE MANAGEMENT .....</b>	<b>353332</b>
22.1	Parameter cache synchronization .....	353332
<b>23.</b>	<b>XY ADDRESS IMPORTS .....</b>	<b>353432</b>
23.1	Vertex indexes imports .....	353433
<b>24.</b>	<b>REGISTERS .....</b>	<b>363433</b>
24.1	Control .....	363433
24.2	Context .....	363433
<b>25.</b>	<b>DEBUG REGISTERS .....</b>	<b>373534</b>
25.1	Context .....	373534
<b>26.</b>	<b>INTERFACES .....</b>	<b>373534</b>
26.1	External Interfaces .....	373534
26.1.1	SC to SQ : IJ Control bus .....	373634
26.1.2	SQ to SP: Interpolator bus .....	383635
26.1.3	SQ to SP: Parameter Cache Read control bus .....	383635
26.1.4	SQ to SX: Parameter Cache Mux control Bus .....	393736
26.1.5	SQ to SP: Staging Register Data .....	393736
26.1.6	PA to SQ : Vertex interface .....	393736
26.1.7	SQ to CP: State report .....	424139
26.1.8	SQ to SX: Control bus .....	424139
26.1.9	SX to SQ : Output file control .....	424139
26.1.10	SQ to TP: Control bus .....	424139
26.1.11	TP to SQ: Texture stall .....	434240
26.1.12	SQ to SP: Texture stall .....	434240
26.1.13	SQ to SP: GPR, Parameter cache control and auto counter .....	434240
26.1.14	SQ to SPx: Instructions .....	444341
26.1.15	SP to SQ: Constant address load .....	454441
26.1.16	SQ to SPx: constant broadcast .....	454441
26.1.17	SP0 to SQ: Kill vector load .....	454442
26.1.18	SQ to CP: RBBM bus .....	454442
26.1.19	CP to SQ: RBBM bus .....	454442
<b>27.</b>	<b>EXAMPLES OF PROGRAM EXECUTIONS .....</b>	<b>464442</b>
27.1.1	Sequencer Control of a Vector of Vertices .....	464442
27.1.2	Sequencer Control of a Vector of Pixels .....	474643
27.1.3	Notes .....	484644




ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
March, 2024

R400 Sequencer Specification

PAGE  
4 of 48

28. OPEN ISSUES .....484744





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
March, 2002, February,

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
5 of 48

## Revision Changes:

Rev 0.1 (Laurent Lefebvre) Date : May 7, 2001	First draft.
Rev 0.2 (Laurent Lefebvre) Date : July 9, 2001	Changed the interfaces to reflect the changes in the SP. Added some details in the arbitration section.
Rev 0.3 (Laurent Lefebvre) Date : August 6, 2001	Reviewed the Sequencer spec after the meeting on August 3, 2001.
Rev 0.4 (Laurent Lefebvre) Date : August 24, 2001	Added the dynamic allocation method for register file and an example (written in part by Vic) of the flow of pixels/vertices in the sequencer.
Rev 0.5 (Laurent Lefebvre) Date : September 7, 2001	Added timing diagrams (Vic)
Rev 0.6 (Laurent Lefebvre) Date : September 24, 2001	Changed the spec to reflect the new R400 architecture. Added interfaces.
Rev 0.7 (Laurent Lefebvre) Date : October 5, 2001	Added constant store management, instruction store management, control flow management and data dependant predication.
Rev 0.8 (Laurent Lefebvre) Date : October 8, 2001	Changed the control flow method to be more flexible. Also updated the external interfaces.
Rev 0.9 (Laurent Lefebvre) Date : October 17, 2001	Incorporated changes made in the 10/18/01 control flow meeting. Added a NOP instruction, removed the conditional_execute_or_jump. Added debug registers.
Rev 1.0 (Laurent Lefebvre) Date : October 19, 2001	Refined interfaces to RB. Added state registers.
Rev 1.1 (Laurent Lefebvre) Date : October 26, 2001	Added SEQ→SP0 interfaces. Changed delta precision. Changed VGT→SP0 interface. Debug Methods added.
Rev 1.2 (Laurent Lefebvre) Date : November 16, 2001	Interfaces greatly refined. Cleaned up the spec.
Rev 1.3 (Laurent Lefebvre) Date : November 26, 2001	Added the different interpolation modes.
Rev 1.4 (Laurent Lefebvre) Date : December 6, 2001	Added the auto incrementing counters. Changed the VGT→SQ interface. Added content on constant management. Updated GPRs.
Rev 1.5 (Laurent Lefebvre) Date : December 11, 2001	Removed from the spec all interfaces that weren't directly tied to the SQ. Added explanations on constant management. Added PA→SQ synchronization fields and explanation.
Rev 1.6 (Laurent Lefebvre) Date : January 7, 2002	Added more details on the staging register. Added detail about the parameter caches. Changed the call instruction to a Conditionnal_call instruction. Added details on constant management and updated the diagram.
Rev 1.7 (Laurent Lefebvre) Date : February 4, 2002	Added Real Time parameter control in the SX interface. Updated the control flow section.
Rev 1.8 (Laurent Lefebvre) Date : <u>March 4, 2002</u>	<u>New interfaces to the SX block. Added the end of clause modifier, removed the end of clause instructions.</u>



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
March, 2004

R400 Sequencer Specification

PAGE  
6 of 48


## 1. Overview

The sequencer is based on the R300 design. It chooses two ALU clauses and a fetch clause to execute, and executes all of the instructions in a clause before looking for a new clause of the same type. Two ALU clauses are executed interleaved to hide the ALU latency. Each vector will have eight fetch and eight ALU clauses, but clauses do not need to contain instructions. A vector of pixels or vertices ping-pongs along the sequencer FIFO, bouncing from fetch reservation station to alu reservation station. A FIFO exists between each reservation stage, holding up vectors until the vector currently occupying a reservation station has left. A vector at a reservation station can be chosen to execute. The sequencer looks at all eight alu reservation stations to choose an alu clause to execute and all eight fetch stations to choose a fetch clause to execute. The arbitrator will give priority to clauses/reservation stations closer to the bottom of the pipeline. It will not execute an alu clause until the fetch fetches initiated by the previous fetch clause have completed. There are two separate sets of reservation stations, one for pixel vectors and one for vertices vectors. This way a pixel can pass a vertex and a vertex can pass a pixel.

To support the shader pipe the sequencer also contains the shader instruction cache, constant store, control flow constants and texture state. The four shader pipes also execute the same instruction thus there is only one sequencer for the whole chip.

The sequencer first arbitrates between vectors of 64 vertices that arrive directly from primitive assembly and vectors of 16 quads (64 pixels) that are generated in the scan converter.

The vertex or pixel program specifies how many GPRs it needs to execute. The sequencer will not start the next vector until the needed space is available in the GPRs.

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 20154 <small>March 2004 Edition</small>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 7 of 48
---	--------------------------------------	--	---------------------------------------	-----------------





Figure 1: General Sequencer overview

Exhibit\_2024\_dgs1440\_Sequencer.dbo 71,268 Bytes\*\*\* © ATI Confidential. Reference Copyright Notice on Cover Page © \*\*\*



### 1.1 Top Level Block Diagram



**Figure 2: Reservation stations and arbiters**

There are two sets of the above figure, one for vertices and one for pixels.

Depending on the arbitration state, the sequencer will either choose a vertex or a pixel packet. The control packet consists of 3 bits of state, 7 bits for the base address of the Shader program and some information on the coverage to determine fetch LOD plus other various small state bits.





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
~~4 September, 2015~~  
~~March, 2004~~  
~~February~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
9 of 48

On receipt of a packet, the input state machine (not pictured but just before the first FIFO) allocated enough space in the GPRs to store the interpolated values and temporaries. Following this, the barycentric coordinates (and XY screen position if needed) are sent to the interpolator, which will use them to interpolate the parameters and place the results into the GPRs. Then, the input state machine stacks the packet in the first FIFO.

On receipt of a command, the level 0 fetch machine issues a fetch request to the TP and corresponding GPR address for the fetch address (ta). A small command (tcmd) is passed to the fetch system identifying the current level number (0) as well as the GPR write address for the fetch return data. One fetch request is sent every 4 clocks causing the texturing of sixteen 2x2s worth of data (or 64 vertices). Once all the requests are sent the packet is put in FIFO 1.

Upon receipt of the return data, the fetch unit writes the data to the register file using the write address that was provided by the level 0 fetch machine and sends the clause number (0) to the level 0 fetch state machine to signify that the write is done and thus the data is ready. Then, the level 0 fetch machine increments the counter of FIFO 1 to signify to the ALU 0 that the data is ready to be processed.

On receipt of a command, the level 0 ALU machine first decrements the input FIFO 1 counter and then issues a complete set of level 0 shader instructions. For each instruction, the ALU state machine generates 3 source addresses, one destination address and an instruction. Once the last instruction has been issued, the packet is put into FIFO 2.

**There will always be two active ALU clauses at any given time (and two arbiters). One arbiter will arbitrate over the odd instructions (4 clocks cycles) and the other one will arbitrate over the even instructions (4 clocks cycles). The only constraints between the two arbiters is that they are not allowed to pick the same clause number as the other one is currently working on if the packet is not of the same type (render state).**

If the packet is a vertex packet, upon reaching ALU clause 3, it can export the position if the position is ready. So the arbiter must prevent ALU clause 3 to be selected if the positional buffer is full (or can't be accessed). Along with the positional data, if needed the sprite size and/or edge flags can also be sent.

A special case is for multipass vertex shaders, which can export 12 parameters per last 6 clauses to the output buffer. If the output buffer is full or doesn't have enough space the sequencer will prevent such a vertex group to enter an exporting clause.

Multipass pixel shaders can export 12 parameters to memory from the last clause only (7).

All other clauses process in the same way until the packet finally reaches the last ALU machine (7).

Only one pair of interleaved ALU state machines may have access to the register file address bus or the instruction decode bus at one time. Similarly, only one fetch state machine may have access to the register file address bus at one time. Arbitration is performed by three arbiter blocks (two for the ALU state machines and one for the fetch state machines). The arbiters always favor the higher number state machines, preventing a bunch of half finished jobs from clogging up the register files.



### 1.2 Data Flow graph (SP)





Figure 3: The shader Pipe

The gray area represents blocks that are replicated 4 times per shader pipe (16 times on the overall chip).

### 1.3 Control Graph



**Figure 4: Sequencer Control interfaces**

In green is represented the Fetch control interface, in red the ALU control interface, in blue the Interpolated/Vector control interface and in purple is the output file control interface.

## 2. Interpolated data bus

The interpolators contain an IJ buffer to pack the information as much as possible before writing it to the register file.




Figure 5: Interpolation buffers





ORIGINATE DATE

24 September, 2001

EDIT DATE

4 September, 2015  
March 2004

R400 Sequencer Specification

PAGE

14 of 48

Above is an example of a tile the sequencer might receive from the SC. The write side is how the data get stacked into the XY and IJ buffers, the read side is how the data is passed to the GPRs. The IJ information is packed in the IJ buffer 4 quads at a time or two clocks. The sequencer allows at any given time as many as four quads to interpolate a parameter. They all have to come from the same primitive. Then the sequencer controls the write mask to the GPRs to write the valid data in.

{ISSUE : Do we do the center + centroid approach using both IJ buffers?}

### 3. Instruction Store

There is going to be only one instruction store for the whole chip. It will contain 4096 instructions of 96 bits each.

It is likely to be a 1 port memory; we use 1 clock to load the ALU instruction, 1 clocks to load the Fetch instruction, 1 clock to load 2 control flow instructions and 1 clock to write instructions.

The instruction store is loaded by the CP thru the register mapped registers.

The next picture shows the various modes the CP can load the memory. The Sequencer has to keep track of the loading modes in order to wrap around the correct boundaries. The wrap-around points are arbitrary and they are specified in the VS\_BASE and PIX\_BASE control registers. The VS\_BASE and PS\_BASE context registers are used to specify for each context where its shader is in the instruction memory.

For the Real time commands the story is quite the same but for some small differences. There are no wrap-around points for real time so the driver must be careful not to overwrite regular shader data. The shared code (shared subroutines) uses the same path as real time.

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 2015 <small>March 2004 Edition</small>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 15 of 48
---	--------------------------------------	---	---------------------------------------	------------------

Updated: 11/14/2001  
John A. Carey

## R400 CP's Views of Instruction Memory




Figure 7: The CP's view of the instruction memory



## 4. Sequencer Instructions

All control flow instructions and move instructions are handled by the sequencer only. The ALUs will perform NOPs during this time (MOV PV,PV, PS,PS) if they have nothing else to do.

## 5. Constant Stores

### 5.1 Memory organizations

A likely size for the ALU constant store is 1024x128 bits. The read BW from the ALU constant store is 128 bits/clock and the write bandwidth is 32 bits/clock (directed by the CP bus size not by memory ports).

The maximum logical size of the constant store for a given shader is 256 constants. Or 512 for the pixel/vertex shader pair. The size of the re-mapping table is 128 lines (each line addresses 4 constants). The write granularity is 4 constants or 512 bits. It takes 16 clocks to write the four constants. Real time requires 256 lines in the physical memory (this is physically register mapped).

The texture state is also kept in a similar memory. The size of this memory is 128x192 bits. The memory thus holds 128 texture states (192 bits per state). The logical size exposes 32 different states total, which are going to be shared between the pixel and the vertex shader. The size of the re-mapping table for the texture state memory is 32 lines (each line addresses 1 texture state lines in the real memory). The CP write granularity is 1 texture state lines (or 192 bits). The driver sends 512 bits but the CP ignores the top 320 bits. It thus takes 6 clocks to write the texture state. Real time requires 32 lines in the physical memory (this is physically register mapped).

The control flow constant memory doesn't sit behind a renaming table. It is register mapped and thus the driver must reload its content each time there is a state-change in the control flow constants. Its size is 320\*32 because it must hold 8 copies of the 32 dwords of control flow constants and the loop construct constants must be aligned.

The constant re-mapping tables for texture state and ALU constants are logically register mapped for regular mode and physically register mapped for RT operation.

### 5.2 Management of the Control Flow Constants

The control flow constants are register mapped, thus the CP writes to the according register to set the constant, the SQ decodes the address and writes to the block pointed by its current base pointer (CF\_VWR\_BASE). On the read side, one level of indirection is used. A register (SQ\_CONTEXT\_MISC.CF\_RD\_BASE) keeps the current base pointer to the control flow block. This register is copied whenever there is a state change. Should the CP write to CF after the state change, the base register is updated with the (current pointer number +1 )% number of states. This way, if the CP doesn't write to CF the state is going to use the previous CF constants.

Formatted: Bullets and Numbering

#### 5.2.15.3 Management of the re-mapping tables

##### 5.2.15.3.1 R400 Constant management

The sequencer is responsible to manage two re-mapping tables (one for the constant store and one for the texture state). On a state change (by the driver), the sequencer will broadside copy the contents of its re-mapping tables to a new one. We have 8 different re-mapping tables we can use concurrently.

The constant memory update will be incremental, the driver only need to update the constants that actually changed between the two state changes.

For this model to work in its simplest form, the requirement is that the physical memory MUST be at least twice as large as the logical address space + the space allocated for Real Time. In our case, since the logical address space

Formatted: Bullets and Numbering





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~March, 2004 February~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
17 of 48

is 512 and the reserved RT space can be up to 256 entries, the memory must be of sizes 1280 and above. Similarly the size of the texture store must be of  $32 \times 2 + 32 = 96$  entries and above.

### 5.2.25.3.2 Proposal for R400LE constant management

To make this scheme work with only  $512 + 256 = 768$  entries, upon reception of a CONTROL packet of state + 1, the sequencer would check for SQ\_IDLE and PA\_IDLE and if both are idle will erase the content of state to replace it with the new state (this is depicted in ~~Figure 9: De-allocation mechanism~~~~Figure 9: De-allocation mechanism~~~~Figure 9: De-allocation mechanism~~). Note that in the case a state is cleared a value of 0 is written to the corresponding de-allocation counter location so that when the SQ is going to report a state change, nothing will be de-allocated upon the first report.

The second path sets all context dirty bits that were used in the current state to 1 (thus allowing the new state to reuse these physical addresses if needed).

Formatted: Bullets and Numbering




Figure 8: Constant management




Figure 9: De-allocation mechanism for R400LE

### 5.2.35.3.3 Dirty bits

Two sets of dirty bits will be maintained per logical address. The first one will be set to zero on reset and set when the logical address is addressed. The second one will be set to zero whenever a new context is written and set for each address written while in this context. The reset dirty is not set, then writing to that logical address will not require de-allocation of whatever address stored in the renaming table. If it is set and the context dirty is not set, then the physical address store needs to be de-allocated and a new physical address is necessary to store the incoming data. If they are both set, then the data will be written into the physical address held in the renaming for the current logical address. No de-allocation or allocation takes place. This will happen when the driver does a set constant twice to the same logical address between context changes. NOTE: It is important to detect and prevent this, failure to do it will allow multiple writes to allocate all physical memory and thus hang because a context will not fit for rendering to start and thus free up space.

Formatted: Bullets and Numbering

### 5.2.45.3.4 Free List Block

A free list block that would consist of a counter (called the IFC or Initial Free Counter) that would reset to zero and incremented every time a chunk of physical memory is used until they have all been used once. This counter would be checked each time a physical block is needed, and if the original ones have not been used up, use a new one, else check the free list for an available physical block address. The count is the physical address for when getting a chunk from the counter.

Storage of a free list big enough to store all physical block addresses.

Maintain three pointers for the free list that are reset to zero. The first one we will call write\_ptr. This pointer will identify the next location to write the physical address of a block to be de-allocated. Note: we can never free more physical memory locations than we have. Once recording address the pointer will be incremented to walk the free list like a ring.

The second pointer will be called stop\_ptr. The stop\_ptr pointer will be advanced by the number of address chunks de-allocates when a context finishes. The address between the stop\_ptr and write\_ptr cannot be reused because they are still in use. But as soon as the context using them is dismissed the stop\_ptr will be advanced.

The third pointer will be called read\_ptr. This pointer will point to the next address that can be used for allocation as long as the read\_ptr does not equal the stop\_ptr and the IFC is at its maximum count.

Formatted: Bullets and Numbering



### 5.2.5.3.5 De-allocate Block

This block will maintain a free physical address block count for each context. While in current context, a count shall be maintained specifying how many blocks were written into the free list at the write\_ptr pointer. This count will be reset upon reset or when this context is active on the back and different than the previous context. It is actually a count of blocks in the previous context that will no longer be used. This count will be used to advance the write\_ptr pointer to make available the set of physical blocks freed when the previous context was done. This allows the discard or de-allocation of any number of blocks in one clock.

Formatted: Bullets and Numbering

### 5.2.6.3.6 Operation of Incremental model

The basic operation of the model would start with the write\_ptr, stop\_ptr, read\_ptr pointers in the free list set to zero and the free list counter is set to zero. Also all the dirty bits and the previous context will be initialized to zero. When the first set constants happen, the reset dirty bit will not be set, so we will allocate a physical location from the free list counter because its not at the max value. The data will be written into physical address zero. Both the additional copy of the renaming table and the context zeros of the big renaming table will be updated for the logical address that was written by set start with physical address of 0. This process will be repeated for any logical address that are not dirty until the context changes. If a logical address is hit that has its dirty bits set while in the same context, both dirty bits would be set, so the new data will be over-written to the last physical address assigned for this logical address. When the first draw command of the context is detected, the previous context stored in the additional renaming table will be copied to the larger renaming table in the current (new) context location. Then the set constant logical address with be loaded with a new physical address during the copy and if the reset dirty was set, the physical address it replaced in the renaming table would be entered at the write\_ptr pointer location on the free list and the write\_ptr will be incremented. The de-allocation counter for the previous context (eight) will be incremented. This as set states come in for this context one of the following will happen:

Formatted: Bullets and Numbering

- 1.) No dirty bits are set for the logical address being updated. A line will be allocated of the free-list counter or the free list at read\_ptr pointer if read\_ptr != to stop\_ptr .
- 2.) Reset dirty set and Context dirty not set. A new physical address is allocated, the physical address in the renaming table is put on the free list at write\_ptr and it is incremented along with the de-allocate counter for the last context.
- 3.) Context dirty is set then the data will be written into the physical address specified by the logical address.

This process will continue as long as set states arrive. This block will provide backpressure to the CP whenever he has not free list entries available (counter at max and stop\_ptr == read\_ptr). The command stream will keep a count of contexts of constants in use and prevent more than max constants contexts from being sent.

Whenever a draw packet arrives, the content of the re-mapping table is written to the correct re-mapping table for the context number. Also if the next context uses less constants than the current one all exceeding lines are moved to the free list to be de-allocated later. This happens in parallel with the writing of the re-mapping table to the correct memory.


Now preferable when the constant context leaves the last ALU clause it will be sent to this block and compared with the previous context that left. (init to zero) If they differ than the older context will no longer be referenced and thus can be de-allocated in the physical memory. This is accomplished by adding the number of blocks freed this context to the stop\_ptr pointer. This will make all the physical addresses used by this context available to the read\_ptr allocate pointer for future allocation.

This device allows representation of multiple contexts of constants data with N copies of the logical address space. It also allows the second context to be represented as the first set plus some new additional data by just storing the delta's. It allows memory to be efficiently used and when the constants updates are small it can store multiple context. However, if the updates are large, less contexts will be stored and potentially performance will be degraded. Although it will still perform as well as a ring could in this case.

### 5.3.5.4 Constant Store Indexing

In order to do constant store indexing, the sequencer must be loaded first with the indexes (that come from the GPRs). There are 144 wires from the exit of the SP to the sequencer (9 bits pointers x 16 vertexes/clock). Since the data must pass thru the Shader pipe for the float to fixed conversion, there is a latency of 4 clocks (1 instruction)

Formatted: Bullets and Numbering

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 20154 <del>March 20024 February</del>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 21 of 48
--	--------------------------------------	--	---------------------------------------	------------------

between the time the sequencer is loaded and the time one can index into the constant store. The assembly will look like this

```

MOVA R1.X,R2.X // Loads the sequencer with the content of R2.X, also copies the content of R2.X into R1.X
NOP // latency of the float to fixed conversion
ADD R3,R4,C0[R2.X]// Uses the state from the sequencer to add R4 to C0[R2.X] into R3

```

Note that we don't really care about what is in the brackets because we use the state from the MOVA instruction. R2.X is just written again for the sake of simplicity and coherency.

The storage needed in the sequencer in order to support this feature is  $2 \times 64 \times 9$  bits = 1152 bits.

### 5.45.5 Real Time Commands

The real time commands constants are written by the CP using the register mapped registers allocated for RT. It works is the same way than when dealing with regular constant loads BUT in this case the CP is not sending a logical address but rather a physical address and the reads are not passing thru the re-mapping table but are directly read from the memory. The boundary between the two zones is defined by the CONST\_EO\_RT control register. Similarly, for the fetch state, the boundary between the two zones is defined by the TSTATE\_EO\_RT control register.

### 5.55.6 Constant Waterfalling

In order to have a reasonable performance in the case of constant store indexing using the address register, we are going to have the possibility of using the physical memory port for read only. This way we can read 1 constant per clock and thus have a worst-case waterfall mode of 1 vertex per clock. There is a small synchronization issue related with this as we need for the SQ to make sure that the constants where actually written to memory (not only sent to the sequencer) before it can allow the first vector of pixels or vertices of the state to go thru the ALUs. To do so, the sequencer keeps 8 bits (one per render state) and sets the bits whenever the last render state is written to memory and clears the bit whenever a state is freed.




Figure 10: The instruction store

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering



## 6. Looping and Branches

Loops and branches are planned to be supported and will have to be dealt with at the sequencer level. We plan on supporting constant loops and branches using a control program.

### 6.1 The controlling state.

The R400 controlling state consists of:

```
Boolean[256:0]
Loop_count[7:0][31:0]
Loop_Start[7:0][31:0]
Loop_Step[7:0][31:0]
```

That is 256 Booleans and 32 loops.

We have a stack of 4 elements for nested calls of subroutines and 4 loop counters to allow for nested loops.

This state is available on a per shader program basis.

### 6.2 The Control Flow Program

Examples of control flow programs are located in the R400 programming guide document.

The basic model is as follows:

The render state defined the clause boundaries:

```
Vertex_shader_fetch[7:0][7:0] // eight 8 bit pointers to the location where each clauses control program is located
Vertex_shader_alu[7:0][7:0] // eight 8 bit pointers to the location where each clauses control program is located
Pixel_shader_fetch[7:0][7:0] // eight 8 bit pointers to the location where each clauses control program is located
Pixel_shader_alu[7:0][7:0] // eight 8 bit pointers to the location where each clauses control program is located
```

**A pointer value of FF means that the clause doesn't contain any instructions.**

The control program for a given clause is executed to completion before moving to another clause, (with the exception of the pick two nature of the alu execution). The control program is the only program aware of the clause boundaries.

The control program has ~~eleven~~nine basic instructions:

```
Execute
Conditional_execute
Conditional_Execute_Predicates
Conditional_jump
Conditionnal_Call
Return
Loop_start
Loop_end
End_of_clause
Conditional_End_of_clause
NOP
```

Execute, causes the specified number of instructions in instruction store to be executed.

Conditional\_execute checks a condition first, and if true, causes the specified number of instructions in instruction store to be executed.

Loop\_start resets the corresponding loop counter to the start value on the first pass after it checks for the end condition and if met jumps over to a specified address.

Loop\_end increments (decrements?) the loop counter and jumps back the specified number of instructions.



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~March 2002, February~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
23 of 48

Conditional\_Call jumps to an address and pushes the IP counter on the stack if the condition is met. On the return instruction, the IP is popped from the stack.  
 Conditional\_execute\_Predicates executes a block of instructions if all bits in the predicate vectors meet the condition.  
 End\_of\_clause marks the end of a clause.  
 Conditional\_End\_of\_clause marks the end of a clause if the condition is met.  
 Conditional\_jumps jumps to an address if the condition is met.  
 NOP is a regular NOP

NOTE THAT ALL JUMPS MUST JUMP TO EVEN CFP ADDRESSES since there are two control flow instructions per memory line. Thus the compiler must insert NOPs where needed to align the jumps on even CFP addresses.

Also if the jump is logically bigger than pshader\_cntl\_size (or vshader\_cntl\_size) we break the program (clause) and set the debug registers. If an execute or conditional\_execute is lower than cntl\_size or bigger than size we also break the program (clause) and set the debug registers.

We have to fit instructions into 48 bits in order to be able to put two control flow instruction per line in the instruction store.

Note that whenever a field is marked as RESERVED, it is assumed that all the bits of the field are cleared (0).

Execute					
47	46... 42	4141... 24	40 ... 24	23 ... 12	11 ... 0
Addressing	00001	LastRESERVE D	RESERVED	Instruction count	Exec Address

Execute up to 4k instructions at the specified address in the instruction memory. If Last is set, this is the last group of instructions of the clause.

NOP					
47	46 ... 42	4141...0	40 ... 0		
Addressing	00010	LastRESERVE D	RESERVED		

This is a regular NOP. If Last is set, this is the last instruction of the clause.

Conditional_Execute							
47	46 ... 42	41	40 ... 33	32	31 ... 24	23 ... 12	11 ... 0
Addressing	00011	RESERVED Last	Boolean address	Condition	RESERVED	Instruction count	Exec Address

If the specified Boolean (8 bits can address 256 Booleans) meets the specified condition then execute the specified instructions (up to 4k instructions). If Last is set, then if the condition is met, this is the last group of instructions to be executed in the clause. If the condition is not met, we go on to the next control flow instruction.

Conditional_Execute_Predicates								
47	46 ... 42	41	40 ... 35	34 ... 33	32	31 ... 24	23 ... 12	11 ... 0
Addressing	00100	Last RES ERV ED	RESERVED	Predicate vector	Condition	RESERVED	Instruction count	Exec Address

Check the AND/OR of all current predicate bits. If AND/OR matches the condition execute the specified number of instructions. We need to AND/OR this with the kill mask in order not to consider the pixels that aren't valid. If Last is set, then if the condition is met, this is the last group of instructions to be executed in the clause. If the condition is not met, we go on to the next control flow instruction.



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 20154  
March, 20024

R400 Sequencer Specification

PAGE  
24 of 48

Loop\_Start

47	46 ... 42	41 ... 17	16 ... 12	11 ... 0
Addressing	00101	RESERVED	loop ID	Jump address

Loop Start. Compares the loop iterator with the end value. If loop condition not met jump to the address. Forward jump only. Also computes the index value. The loop id must match between the start to end, and also indicates which control flow constants should be used with the loop.

Loop\_End

47	46 ... 42	41 ... 17	16 ... 12	11 ... 0
Addressing	00110	RESERVED	loop ID	start address

Loop end. Increments the counter by one, compares the loop count with the end value. If loop condition met, continue, else, jump BACK to the start of the loop.

The way this is described does not prevent nested loops, and the inclusion of the loop id make this easy to do.

Conditionnal\_Call

47	46 ... 42	41 ... 35	34 ... 33	32	31 ... 12	11 ... 0
Addressing	00111	RESERVED	Predicate vector	Condition	RESERVED	Jump address

If the condition is met, jumps to the specified address and pushes the control flow program counter on the stack.

Return

47	46 ... 42	41 ... 0
Addressing	01000	RESERVED

Pops the topmost address from the stack and jumps to that address. If nothing is on the stack, the program will just continue to the next instruction.

Conditionnal\_Jump

47	46 ... 42	41	40 ... 33	32	31	30 ... 12	11 ... 0
Addressing	01001	RESERVED	Boolean address	Condition	FW only	RESERVED	Jump address

If condition met, jumps to the address. FORWARD jump only allowed if bit 31 set. Bit 31 is only an optimization for the compiler and should NOT be exposed to the API.

This is an optimization in the case of very short shaders (where the control flow instruction can't be hidden anymore and thus are not free. In this case, if the condition is met, the clause is ended, else we continue the execution of the clause.

Marks the end of a clause.

To prevent infinite loops, we will keep 9 bits loop iterators instead of 8 (we are only able to loop 256 times). If the counter goes higher than 255 then the loop\_end or the loop\_start instruction is going to break the loop and set the debug GPRs.

### 6.3 Data dependant predicate instructions

Data dependant conditionals will be supported in the R400. The only way we plan to support those is by supporting three vector/scalar predicate operations of the form:





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~March 2002, February~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
25 of 48

PRED\_SETE\_# - similar to SETE except that the result is 'exported' to the sequencer.  
 PRED\_SETNE\_# - similar to SETNE except that the result is 'exported' to the sequencer.  
 PRED\_SETGT\_# - similar to SETGT except that the result is 'exported' to the sequencer  
 PRED\_SETGTE\_# - similar to SETGTE except that the result is 'exported' to the sequencer

For the scalar operations only we will also support the two following instructions:

PRED\_SETE0\_# – SETE0  
 PRED\_SETE1\_# – SETE1

The export is a single bit - 1 or 0 that is sent using the same data path as the MOVA instruction. The sequencer will maintain 4 sets of 64 bit predicate vectors (in fact 8 sets because we interleave two programs but only 4 will be exposed) and use it to control the write masking. This predicate is not maintained across clause boundaries. The # sign is used to specify which predicate set you want to use 0 thru 3.

Then we have two conditional execute bits. The first bit is a conditional execute "on" bit and the second bit tells us if we execute on 1 or 0. For example, the instruction:

PO\_ADD\_# R0,R1,R2

Is only going to write the result of the ADD into those GPRs whose predicate bit is 0. Alternatively, P1\_ADD\_# would only write the results to the GPRs whose predicate bit is set. The use of the P0 or P1 without precharging the sequencer with a PRED instruction is undefined.

{Issue: do we have to have a NOP between PRED and the first instruction that uses a predicate?}

## 6.4 HW Detection of PV,PS

Because of the control program, the compiler cannot detect statically dependant instructions. In the case of non-masked writes and subsequent reads the sequencer will insert uses of PV,PS as needed. This will be done by comparing the read address and the write address of consecutive instructions. For masked writes, the sequencer will insert NOPs wherever there is a dependant read/write.

The sequencer will also have to insert NOPs between PRED\_SET and MOVA instructions and their uses.

## 6.5 Register file indexing

Because we can have loops in fetch clause, we need to be able to index into the register file in order to retrieve the data created in a fetch clause loop and use it into an ALU clause. The instruction will include the base address for register indexing and the instruction will contain these controls:

Bit7	Bit 6	
0	0	'absolute register'
0	1	'relative register'
1	0	'previous vector'
1	1	'previous scalar'

In the case of an absolute register we just take the address as is. In the case of a relative register read we take the base address and we add to it the loop\_index and this becomes our new address that we give to the shader pipe.

The sequencer is going to keep a loop index computed as such:

Index = Loop\_iterator\*Loop\_step + Loop\_start.

We loop until loop\_iterator = loop\_count. Loop\_step is a signed value [-128...127]. The computed index value is a 10 bit counter that is also signed. Its real range is [-256,256]. The tenth bit is only there so that we can provide an out of range value to the "indexing logic" so that it knows when the provided index is out of range and thus can make the necessary arrangements.



## 6.6 Predicated Instruction support for Texture clauses

For texture clauses, we support the following optimization: we keep 1 bit (thus 4 bits for the four predicate vectors) per predicate vector in the reservation stations. A value of 1 means that one or more elements in the vector have a value of one (thus we have to do the texture fetches for the whole vector). A value of 0 means that no elements in the vector have his predicate bit set and we can thus skip over the texture fetch. **We have to make sure the invalid pixels aren't considered with this optimization.**

## 6.7 Debugging the Shaders

In order to be able to debug the pixel/vertex shaders efficiently, we provide 2 methods.

### 6.7.1 Method 1: Debugging registers

Current plans are to expose 2 debugging, or error notification, registers:

1. address register where the first error occurred
2. count of the number of errors

The sequencer will detect the following groups of errors:

- count overflow
- constant indexing overflow
- register indexing overflow

Compiler recognizable errors:

- jump errors
  - relative jump address > size of the control flow program
- call stack
  - call with stack full
  - return with stack empty

A jump error will always cause the program to break. In this case, a break means that a clause will halt execution, but allowing further clauses to be executed.

With all the other errors, program can continue to run, potentially to worst-case limits. The program will only break if the DB\_PROB\_BREAK register is set.

If indexing outside of the constant or the register range, causing an overflow error, the hardware is specified to return the value with an index of 0. This could be exploited to generate error tokens, by reserving and initializing the 0th register (or constant) for errors.

{ISSUE : Interrupt to the driver or not?}

### 6.7.2 Method 2: Exporting the values in the GPRs (12)

The sequencer will have a count register and an address register for this mode and 3 bits per clause specifying the execution mode for each clause. The modes can be :

- 1) Normal
- 2) Debug Kill
- 3) Debug Addr + Count

Under the normal mode execution follows the normal course. Under the kill mode, all control flow instructions are executed but all normal shader instructions of the clause are replaced by NOPs. Only debug\_export instructions of clause 7 will be executed under the debug kill setting. Under the other mode, normal execution is done until we reach an address specified by the address register and instruction count (useful for loops) specified by the count register. After we have hit the instruction n times (n=count) we switch the clause to the kill mode.

Under the debug mode (debug kill OR debug Addr + count), it is assumed that clause 7 is always exporting 12 debug vectors and that all other exports to the SX block (position, color, z, ect) will be turned off (changed into NOPs) by the sequencer (even if they occur before the address stated by the ADDR debug register).



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~March 2002, February~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
27 of 48

## 7. Pixel Kill Mask

A vector of 64 bits is kept by the sequencer per group of pixels/vertices. Its purpose is to optimize the texture fetch requests and allow the shader pipe to kill pixels using the following instructions:


```
MASK_SET  
MASK_SETNE  
MASK_SETGT  
MASK_SETGTE
```

## 8. Multipass vertex shaders (HOS)

Multipass vertex shaders are able to export from the 6 last clauses but to memory ONLY.

## 9. Register file allocation

The register file allocation for vertices and pixels can either be static or dynamic. In both cases, the register file is managed using two round robins (one for pixels and one for vertices). In the dynamic case the boundary between pixels and vertices is allowed to move, in the static case it is fixed to 128-VERTEX\_REG\_SIZE for vertices and PIXEL\_REG\_SIZE for pixels.



Above is an example of how the algorithm works. Vertices come in from top to bottom; pixels come in from bottom to top. Vertices are in orange and pixels in green. The blue line is the tail of the vertices and the green line is the tail of the pixels. Thus anything between the two lines is shared. When pixels meets vertices the line turns white and the boundary is static until both vertices and pixels share the same "unallocated bubble". Then the boundary is allowed to move again. The numbering of the GPRs starts from the bottom of the picture at index 0 and goes up to the top at index 127.

## 10. Fetch Arbitration

The fetch arbitration logic chooses one of the 8 potentially pending fetch clauses to be executed. The choice is made by looking at the fifos from 7 to 0 and picking the first one ready to execute. Once chosen, the clause state machine will send one 2x2 fetch per clock (or 4 fetches in one clock every 4 clocks) until all the fetch instructions of the clause are sent. This means that there cannot be any dependencies between two fetches of the same clause.

The arbitrator will not wait for the fetches to return prior to selecting another clause for execution. The fetch pipe will be able to handle up to X(?) in flight fetches and thus there can be a fair number of active clauses waiting for their fetch return data.

## 11. ALU Arbitration

ALU arbitration proceeds in almost the same way than fetch arbitration. The ALU arbitration logic chooses one of the 8 potentially pending ALU clauses to be executed. The choice is made by looking at the fifos from 7 to 0 and picking the first one ready to execute. There are two ALU arbiters, one for the even clocks and one for the odd clocks. For example, here is the sequencing of two interleaved ALU clauses (E and O stands for Even and Odd sets of 4 clocks):

Einst0 Oinst0 Einst1 Oinst1 Einst2 Oinst2 Einst3 Oinst3 Einst4 Oinst4 Einst5 Oinst5...

Proceeding this way hides the latency of 8 clocks of the ALUs. Also note that the interleaving also occurs across clause boundaries.



## 12. Handling Stalls

When the output file is full, the sequencer prevents the ALU arbitration logic from selecting the last clause (this way nothing can exit the shader pipe until there is place in the output file. If the packet is a vertex packet and the position buffer is full (POS\_FULL) then the sequencer also prevents a thread from entering the exporting clause (3?). The sequencer will set the OUT\_FILE\_FULL signal n clocks before the output file is actually full and thus the ALU arbiter will be able read this signal and act accordingly by not preventing exporting clauses to proceed.

## 13. Content of the reservation station FIFOs

The reservation FIFOs contain the state of the vector of pixels and vertices. We have two sets of those: one for pixels, and one for vertices. They contain 3 bits of Render State 7 bits for the base address of the GPRs, some bits for LOD correction and coverage mask information in order to fetch fetch for only valid pixels, the quad address.

## 14. The Output File

The output file is where pixels are put before they go to the RBs. The write BW to this store is 256 bits/clock. Just before this output file are staging registers with write BW 512 bits/clock and read BW 256 bits/clock. The staging registers are 4x128 (and there are 16 of those on the whole chip).

## 15. IJ Format

The IJ information sent by the PA is of this format on a per quad basis:

We have a vector of IJ's (one IJ per pixel at the centroid of the fragment or at the center of the pixel depending on the mode bit). The interpolation is done at a different precision across the 2x2. The upper left pixel's parameters are always interpolated at full 20x24 mantissa precision. Then the result of the interpolation along with the difference in IJ in reduced precision is used to interpolate the parameter for the other three pixels of the 2x2. Here is how we do it:

Assuming P0 is the interpolated parameter at Pixel 0 having the barycentric coordinates I(0), J(0) and so on for P1,P2 and P3. Also assuming that A is the parameter value at V0 (interpolated with I), B is the parameter value at V1 (interpolated with J) and C is the parameter value at V2 (interpolated with (1-I-J)).

$$\Delta 01I = I(1) - I(0)$$

$$\Delta 01J = J(1) - J(0)$$

$$\Delta 02I = I(2) - I(0)$$

$$\Delta 02J = J(2) - J(0)$$

$$\Delta 03I = I(3) - I(0)$$

$$\Delta 03J = J(3) - J(0)$$

P0	P1
P2	P3

$$P0 = C + I(0) * (A - C) + J(0) * (B - C)$$

$$P1 = P0 + \Delta 01I * (A - C) + \Delta 01J * (B - C)$$

$$P2 = P0 + \Delta 02I * (A - C) + \Delta 02J * (B - C)$$

$$P3 = P0 + \Delta 03I * (A - C) + \Delta 03J * (B - C)$$

P0 is computed at 20x24 mantissa precision and P1 to P3 are computed at 8x24 mantissa precision. So far no visual degradation of the image was seen using this scheme.

Multiplies (Full Precision): 2

Multiplies (Reduced precision): 6

Subtracts 19x24 (Parameters): 2



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
March, 2004

R400 Sequencer Specification

PAGE  
30 of 48

Adds: 8

FORMAT OF P0's IJ : Mantissa 20 Exp 4 for I + Sign  
Mantissa 20 Exp 4 for J + Sign

FORMAT of Deltas (x3): Mantissa 8 Exp 4 for I + Sign  
Mantissa 8 Exp 4 for J + Sign

Total number of bits :  $20*2 + 8*6 + 4*8 + 4*2 = 128$

All numbers are kept using the un-normalized floating point convention: if exponent is different than 0 the number is normalized if not, then the number is un-normalized. The maximum range for the IJs (Full precision) is +/- 63 and the range for the Deltas is +/- 127.

## 15.1 Interpolation of constant attributes

Because of the floating point imprecision, we need to take special provisions if all the interpolated terms are the same or if two of the barycentric coordinates are the same.

We start with the premise that if  $A = B$  and  $B = C$  and  $C = A$ , then  $P0,1,2,3 = A$ . Since one or more of the IJ terms may be zero, so we extend this to:

```

if (A=B and B=C and C=A)
    P0,1,2,3 = A;
else if ((I = 0) or (J = 0)) and
        ((J = 0) or (1-I-J = 0)) and
        ((1-J-I = 0) or (I = 0))) {
    if (I != 0) {
        P0 = A;
    } else if (J != 0) {
        P0 = B;
    } else {
        P0 = C;
    }
    //rest of the quad interpolated normally
}
else
{
    normal interpolation
}

```

## 16. Staging Registers

In order for the reuse of the vertices to be 14, the sequencer will have to re-order the data sent IN ORDER by the VGT for it to be aligned with the parameter cache memory arrangement. Given the following group of vertices sent by the VGT:

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 || 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 || 32 33 34 35 36 37 38 39  
40 41 42 43 44 45 46 47 || 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

The sequencer will re-arrange them in this fashion:

0 1 2 3 16 17 18 19 32 33 34 35 48 49 50 51 || 4 5 6 7 20 21 22 23 36 37 38 39 52 53 54 55 || 8 9 10 11 24 25 26 27  
40 41 42 43 56 57 58 59 || 12 13 14 15 28 29 30 31 44 45 46 47 60 61 62 63

The || markers show the SP divisions. In the event a shader pipe is broken, the VGT will send padding to account for the missing pipe. For example, if SP1 is broken, vertices 4 5 6 7 20 21 22 23 36 37 38 39 52 53 54 55 will still be sent by the VGT to the SQ BUT will not be processed by the SP and thus should be considered invalid (by the SU and VGT).



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
March, 2002 / February

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
31 of 48

The most straightforward, *non-compressed* interface method would be to convert, in the VGT, the data to 32-bit floating point prior to transmission to the VSISRs. In this scenario, the data would be transmitted to (and stored in) the VSISRs in full 32-bit floating point. This method requires three 24-bit fixed-to-float converters in the VGT. Unfortunately, it also requires an additional 3,072 bits of storage across the VSISRs. This interface is illustrated in [Figure 12](#). The area of the fixed-to-float converters and the VSISRs for this method is roughly estimated as 0.759sqmm using the R300 process. The gate count estimate is shown in [Figure 11](#).

Basis for 8-deep Latch Memory (from R300)			
8x24-bit	11631 $\mu^2$		60.57813 $\mu^2$ per bit
Area of 96x8-deep Latch Memory	46524 $\mu^2$		
Area of 24-bit Fix-to-float Converter	4712 $\mu^2$ per converter		
Method 1			
	<u>Block</u>	<u>Quantity</u>	<u>Area</u>
	F2F	3	14136
	8x96 Latch	16	744384
			<u>758520 <math>\mu^2</math></u>

Figure 11: Area Estimate for VGT to Shader Interface




Figure 12:VGT to Shader Interface

## 17. The parameter cache

The parameter cache is where the vertex shaders export their data. It consists of 16 128x128 memories (1R/1W). The reuse engine will make it so that all vertexes of a given primitive will hit different memories. The allocation method for these memories is a simple round robin. The parameter cache pointers are mapped in the following way: 4MSBs are the memory number and the 7 LSBs are the address within this memory.

MEMORY NUMBER	ADDRESS
4 bits	7 bits

The PA generates the parameter cache addresses as the positions come from the SQ. All it needs to do is keep a Current\_Location pointer (7 bits only) and as the positions comes increment the memory number. When the memory number field wraps around, the PA increments the Current\_Location by VS\_EXPORT\_COUNT\_7 (a snooped register from the SQ). As an example, say the memories are all empty to begin with and the vertex shader is exporting 8 parameters per vertex (VS\_EXPORT\_COUNT\_7 = 8). The first position received is going to have the PC address 0000000000 the second one 0001000000, third one 0010000000 and so on up to 1111000000. Then the next position received (the 17<sup>th</sup>) is going to have the address 0000001000, the 18<sup>th</sup> 00010001000, the 19<sup>th</sup> 00100001000 and so on. The Current\_location is NEVER reset BUT on chip resets. The only thing to be careful about is that if the SX doesn't send you a full group of positions (<64) then you need to fill the address space so that the next group starts correctly aligned (for example if you receive only 33 positions then you need to add 2\*VS\_EXPORT\_COUNT\_7to Current\_Location and reset the memory count to 0 before the next vector begins).





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~March 2002, February~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
33 of 48

## 18. Vertex position exporting

On clause 3 the vertex shader can export to the PA both the vertex position and the point sprite. It can also do so at clause 7 if not done at clause 3. The storage needed to perform the position export is at least 64x128 memories for the position and 64x32 memories for the sprite size. It is going to be taken in the pixel output fifo from the SX blocks. The clause where the position export occurs is specified by the EXPORT\_LATE register. If turned on, it means that the export is going to occur at ALU clause 7 if unset position export occurs at clause 3.

## 19. Exporting Arbitration

Here are the rules for co-issuing exporting ALU clauses.

- 1) Position exports and position exports cannot be co-issued.

All other types of exports can be co-issued as long as there is place in the receiving buffer.

{ISSUE: Do we move the parameter caches to the SX?}

## 20. Export Types

The export type (or the location where the data should be put) is specified using the destination address field in the ALU instruction. Here is a list of all possible export modes:

### 20.1 Vertex Shading

- 0:15 - 16 parameter cache
- 16:31 - Empty (Reserved?)
- 32:43 - 12 vertex exports to the frame buffer and index
- 44:47 - Empty
- 48:59 - 12 debug export (interpret as normal vertex export)
- 60 - export addressing mode
- 61 - Empty
- 62 - position
- 63 - sprite size export that goes with position export  
(point\_h,point\_w,edgeflag,misc)

### 20.2 Pixel Shading

- 0 - Color for buffer 0 (primary)
- 1 - Color for buffer 1
- 2 - Color for buffer 2
- 3 - Color for buffer 3
- 4:7 - Empty
- 8 - Buffer 0 Color/Fog (primary)
- 9 - Buffer 1 Color/Fog
- 10 - Buffer 2 Color/Fog
- 11 - Buffer 3 Color/Fog
- 12:15 - Empty
- 16:31 - Empty (Reserved?)
- 32:43 - 12 exports for multipass pixel shaders.
- 44:47 - Empty
- 48:59 - 12 debug exports (interpret as normal pixel export)
- 60 - export addressing mode
- 61:62 - Empty
- 63 - Z for primary buffer (Z exported to 'alpha' component)



## 21. Special Interpolation modes

### 21.1 Real time commands

We are unable to use the parameter memory since there is no way for a command stream to write into it. Instead we need to add three 16x128 memories (one for each of three vertices x 16 interpolants). These will be mapped onto the register bus and written by type 0 packets, and output to the parameter busses (the sequencer and/or PA need to be able to address the realtime parameter memory as well as the regular parameter store. For higher performance we should be able to view them as two banks of 16 and do double buffering allowing one to be loaded, while the other is rasterized with. Most overlay shaders will need 2 or 4 scalar coordinates, one option might be to restrict the memory to 16x64 or 32x64 allowing only two interpolated scalars per cycle, the only problem I see with this is, if we view support for 16 vector-4 interpolants important (true only if we map Microsoft's high priority stream to the realtime stream), then the PA/sequencer need to support a realtime-specific mode where we need to address 32 vectors of parameters instead of 16. This mode is triggered by the primitive type: REAL TIME. The actual memories are in the in the SX blocks. The parameter data memories are hooked on the RBBM bus and are loaded by the CP using register mapped memory.

### 21.2 Sprites/ XY screen coordinates/ FB information

When working with sprites, one may want to overwrite the parameter 0 with SC generated data. Also, XY screen coordinates may be needed in the shader program. This functionality is controlled by the gen\_I0 register (in SQ) in conjunction with the SND\_XY register (in SC). Also it is possible to send the faceness information (for OGL front/back special operations) to the shader using the same control register. Here is a list of all the modes and how they interact together:

Gen\_st is a bit taken from the interface between the SC and the SQ. This is the MSB of the primitive type. If the bit is set, it means we are dealing with Point AA, Line AA or sprite and in this case the vertex values are going to be generated between 0 and 1.

Param\_Gen\_I0 disable, snd\_xy disable, no gen\_st – I0 = No modification  
Param\_Gen\_I0 disable, snd\_xy disable, gen\_st – I0 = No modification  
Param\_Gen\_I0 disable, snd\_xy enable, no gen\_st – I0 = No modification  
Param\_Gen\_I0 disable, snd\_xy enable, gen\_st – I0 = No modification  
Param\_Gen\_I0 enable, snd\_xy disable, no gen\_st – I0 = garbage, garbage, garbage, faceness  
Param\_Gen\_I0 enable, snd\_xy disable, gen\_st – I0 = garbage, garbage, s, t  
Param\_Gen\_I0 enable, snd\_xy enable, no gen\_st – I0 = screen x, screen y, garbage, faceness  
Param\_Gen\_I0 enable, snd\_xy enable, gen\_st – I0 = screen x, screen y, s, t

### 21.3 Auto generated counters

In the cases we are dealing with multipass shaders, the sequencer is going to generate a vector count to be able to both use this count to write the 1<sup>st</sup> pass data to memory and then use the count to retrieve the data on the 2<sup>nd</sup> pass. The count is always generated in the same way but it is passed to the shader in a slightly different way depending on the shader type (pixel or vertex). This is toggled on and off using the GEN\_INDEX register. The sequencer is going to keep two counters, one for pixels and one for vertices. Every time a full vector of vertices or pixels is written to the GPRs the counter is incremented. Every time a state change is detected, the corresponding counter is reset. While there is only one count broadcast to the GPRs, the LSB are hardwired to specific values making the index different for all elements in the vector.

#### 21.3.1 Vertex shaders

In the case of vertex shaders, if GEN\_INDEX is set, the data will be put into the x field of the third register (it means that the compiler must allocate 3 GPRs in all multipass vertex shader modes).

#### 21.3.2 Pixel shaders

In the case of pixel shaders, if GEN\_INDEX is set and Param\_Gen\_I0 is enabled, the data will be put in the x field of the 2<sup>nd</sup> register (R1.x), else if GEN\_INDEX is set the data will be put into the x field of the 1<sup>st</sup> register (R0.x).




Figure 13: GPR input mux Control

## 22. State management

Every clock, the sequencer will report to the CP the oldest states still in the pipe. These are the states of the programs as they enter the last ALU clause.

### 22.1 Parameter cache synchronization

In order for the sequencer not to begin a group of pixels before the associated group of vertices has finished, the sequencer will keep a 6 bit count per state (for a total of 8 counters). These counters are initialized to 0 and every time a vertex shader exports its data TO THE PARAMETER CACHE, the corresponding pointer is incremented. When the SC sends a new vector of pixels with the SC\_SQ\_new\_vector bit asserted, the sequencer will first check if the count is greater than 0 before accepting the transmission (it will in fact accept the transmission but then lower its ready to receive). Then the sequencer waits for the count to go to one and decrements it. The sequencer can then issue the group of pixels to the interpolators. Every time the state changes, the new state counter is initialized to 0.

## 23. XY Address imports

The SC will be able to send the XY addresses to the GPRs. It does so by interleaving the writes of the IJs (to the IJ buffer) with XY writes (to the XY buffer). Then when writing the data to the GPRs, the sequencer is going to interpolate the IJ data or pass the XY data thru a Fix→float converter and expander and write the converted values to the GPRs. The Xys are currently SCREEN SPACE COORDINATES. The values in the XY buffers will wrap. See section 21.2 for details on how to control the interpolation in this mode.

### 23.1 Vertex indexes imports

In order to import vertex indexes, we have 16 8x96 staging registers. These are loaded one line at a time by the VGT block (96 bits). They are loaded in floating point format and can be transferred in 4 or 8 clocks to the GPRs.



## 24. Registers

### 24.1 Control

REG_DYNAMIC	Dynamic allocation (pixel/vertex) of the register file on or off.
REG_SIZE_PIX	Size of the register file's pixel portion (minimal size when dynamic allocation turned on)
REG_SIZE_VTX	Size of the register file's vertex portion (minimal size when dynamic allocation turned on)
ARBITRATION_POLICY	policy of the arbitration between vertexes and pixels
INST_STORE_ALLOC	interleaved, separate
INST_BASE_VTX	start point for the vertex instruction store (RT always ends at vertex_base and Begins at 0)
INST_BASE_PIX	start point for the pixel shader instruction store
ONE_THREAD	debug state register. Only allows one program at a time into the GPRs
ONE_ALU	debug state register. Only allows one ALU program at a time to be executed (instead of 2)
INSTRUCTION	This is where the CP puts the base address of the instruction writes and type (auto-incremented on reads/writes) Register mapped
CONSTANTS	512*4 ALU constants + 32*6 Texture state 32 bits registers (logically mapped)
CONSTANTS_RT	256*4 ALU constants + 32*6 texture states? (physically mapped)
CONSTANT_EO_RT	This is the size of the space reserved for real time in the constant store (from 0 to CONSTANT_EO_RT). The re-mapping table operates on the rest of the memory
TSTATE_EO_RT	This is the size of the space reserved for real time in the fetch state store (from 0 to TSTATE_EO_RT). The re-mapping table operates on the rest of the memory
EXPORT_LATE	Controls whether or not we are exporting position from clause 3. If set, position exports occur at clause 7.

### 24.2 Context

VS_FETCH_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
VS_ALU_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
PS_FETCH_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
PS_ALU_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
PS_BASE	base pointer for the pixel shader in the instruction store
VS_BASE	base pointer for the vertex shader in the instruction store
VS_CF_SIZE	size of the vertex shader (# of instructions in control program/2)
PS_CF_SIZE	size of the pixel shader (# of instructions in control program/2)
PS_SIZE	size of the pixel shader (cntl+instructions)
VS_SIZE	size of the vertex shader (cntl+instructions)
PS_NUM_REG	number of GPRs to allocate for pixel shader programs
VS_NUM_REG	number of GPRs to allocate for vertex shader programs
PARAM_SHADE	One 16 bit register specifying which parameters are to be gouraud shaded (0 = flat, 1 = gouraud)
PROVO_VERT	0 : vertex 0, 1: vertex 1, 2: vertex 2, 3: Last vertex of the primitive
PARAM_WRAP	64 bits: for which parameters (and channels (xyzw)) do we do the cyl wrapping (0=linear, 1=cylindrical).
PS_EXPORT_MODE	0xxxx : Normal mode 1xxxx : Multipass mode If normal, bbbz where bbb is how many colors (0-4) and z is export z or not If multipass 1-12 exports for color.
VS_EXPORT_MASK	which of the last 6 ALU clauses is exporting (multipass only)
VS_EXPORT_MODE	0: position (1 vector), 1: position (2 vectors), 3:multipass
VS_EXPORT_COUNT_{0...6}	Six 4 bit counters representing the # of interpolated parameters exported in clause 7 (located in VS_EXPORT_COUNT_6) OR
PARAM_GEN_I0	# of exported vectors to memory per clause in multipass mode (per clause) Do we overwrite or not the parameter 0 with XY data and generated T and S values



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~March 2004 February~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
37 of 48

GEN\_INDEX Auto generates an address from 0 to XX. Puts the results into R0-1 for pixel shaders and R2 for vertex shaders

CONST\_BASE\_VTX (9 bits) Logical Base address for the constants of the Vertex shader

CONST\_BASE\_PIX (9 bits) Logical Base address for the constants of the Pixel shader

CONST\_SIZE\_PIX (8 bits) Size of the logical constant store for pixel shaders

CONST\_SIZE\_VTX (8 bits) Size of the logical constant store for vertex shaders

INST\_PRED\_OPTIMIZE Turns on the predicate bit optimization (if of, conditional\_execute\_predicates is always executed).

CF\_BOOLEANS 256 boolean bits

CF\_LOOP\_COUNT 32x8 bit counters (number of times we traverse the loop)

CF\_LOOP\_START 32x8 bit counters (init value used in index computation)

CF\_LOOP\_STEP 32x8 bit counters (step value used in index computation)

## 25. DEBUG Registers

### 25.1 Context

DB\_PROB\_ADDR instruction address where the first problem occurred

DB\_PROB\_COUNT number of problems encountered during the execution of the program

DB\_PROB\_BREAK break the clause if an error is found.

DB\_INST\_COUNT instruction counter for debug method 2

DB\_BREAK\_ADDR break address for method number 2

DB\_CLAUSE

\_MODE\_ALU\_{0...7} clause mode for debug method 2 (0: normal, 1: addr, 2: kill)

DB\_CLAUSE

\_MODE\_FETCH\_{0...7} clause mode for debug method 2 (0: normal, 1: addr, 2: kill)

### 25.2 Control

DB\_ALUCST\_MEMSIZE Size of the physical ALU constant memory

DB\_TSTATE\_MEMSIZE Size of the physical texture state memory

## 26. Interfaces

### 26.1 External Interfaces

Whenever an x is used, it means that the bus is broadcast to all units of the same name. For example, if a bus is named SQ→SPx it means that SQ is going to broadcast the same information to all SP instances.

#### 26.1.1 *SC to SQ : IJ Control bus*

This is the control information sent to the sequencer in order to control the IJ fifos and all other information needed to execute a shader program on the sent pixels. This information is sent over 2 clocks, if SENDXY is asserted the next control packet is going to be ignored and XY information is going to be sent on the IJ bus (for the quads that were just sent). All pixels from the group of quads are from the same primitive, all quads of a vector are from the same render state.



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
March 2004

R400 Sequencer Specification

PAGE  
38 of 48

Name	Direction	Bits	Description
SC_SQ_q_wr_mask	SC→SQ	4	Quad Write mask left to right
SC_SQ_lod_correct	SC→SQ	24	LOD correction per quad (6 bits per quad)
SC_SQ_param_ptr0	SC→SQ	11	P Store pointer for vertex 0
SC_SQ_param_ptr1	SC→SQ	11	P Store pointer for vertex 1
SC_SQ_param_ptr2	SC→SQ	11	P Store pointer for vertex 2
SC_SQ_end_of_vect	SC→SQ	1	End of the vector
SC_SQ_store_dealloc	SC→SQ	1	Deallocation token for the P Store
SC_SQ_state	SC→SQ	3	State/constant pointer
SC_SQ_valid_pixel	SC→SQ	16	Valid bits for all pixels
SC_SQ_null_prim	SC→SQ	1	Null Primitive (for PC deallocation purposes)
SC_SQ_end_of_prim	SC→SQ	1	End Of the primitive
SC_SQ_send_xy	SC→SQ	1	Sending XY information [XY information is going to be sent on the next clock]
SC_SQ_prim_type	SC→SQ	3	Real time command need to load tex cords from alternate buffer. Line AA, Point AA and Sprite reads their parameters from GEN_T and GEN_S GPRs. 000 : Normal 011 : Real Time 100 : Line AA 101 : Point AA 110 : Sprite
SC_SQ_new_vector	SC→SQ	1	This primitive comes from a new vector of vertices. Make sure that the corresponding vertex shader has finished before starting the group of pixels.
SC_SQ_RTRn	SQ→SC	1	Stalls the PA in n clocks
SC_SQ_RTS	SC→SQ	1	SC ready to send data

### 26.1.2 SQ to SP: Interpolator bus

Name	Direction	Bits	Description
SQ_SPx_interp_prim_type	SQ→SPx	3	Type of the primitive 000 : Normal 011 : Real Time 100 : Line AA 101 : Point AA 110 : Sprite
SQ_SPx_interp_ijline	SQ→SPx	2	Line in the IJ/XY buffer to use to interpolate
SQ_SPx_interp_buff_swap	SQ→SPx	1	Swap the IJ/XY buffers at the end of the interpolation
SQ_SPx_interp_gen_I0	SQ→SPx	1	Generate I0 or not. This tells the interpolators not to use the parameter cache but rather overwrite the data with interpolated 1 and 0. Overwrite if gen_I0 is high.

### 26.1.3 SQ to SX: Interpolator bus

Name	Direction	Bits	Description
SQ_SPx_interp_flat_vtx	SQ→SPx	2	Provoking vertex for flat shading
SQ_SPx_interp_flat_gouraud	SQ→SPx	1	Flat or gouraud shading
SQ_SPx_interp_cyl_wrap	SQ→SPx	4	Wich channel needs to be cylindrical wrapped
SQ_SXx_mux0	SQ→SXx	11	Parameter Cache Pointer
SQ_SXx_mux1	SQ→SXx	11	Parameter Cache Pointer
SQ_SXx_mux2	SQ→SXx	11	Parameter Cache Pointer
SQ_SXx_RT_switch	SQ→SXx	1	Selects between RT and Normal data

### 26.1.4 SQ to SP: Parameter Cache Read control bus

The four following interfaces (SQ→SP, SQ→SX, SP→SX and SX→Interpolators) are all SYNCHRONIZED together.

Formatted: Bullets and Numbering



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~March 2004 February~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
39 of 48

### 26.1.4 SQ to SX: Parameter Cache Mux control Bus

#### 26.1.6 26.1.4 SQ to SP: Staging Register Data

This is a broadcast bus that sends the VSISR information to the staging registers of the shader pipes.

Name	Direction	Bits	Description
SQ_SPx_vgt_vsizr_data	SQ→SPx	96	Pointers of indexes or HOS surface information
SQ_SPx_vgt_vsizr_double	SQ→SPx	1	0: Normal 96 bits per vert 1: double 192 bits per vert
SQ_SP0_data_valid	SQ→SP0	1	Data is valid
SQ_SP1_data_valid	SQ→SP1	1	Data is valid
SQ_SP2_data_valid	SQ→SP2	1	Data is valid
SQ_SP3_data_valid	SQ→SP3	1	Data is valid

Formatted: Bullets and Numbering

### 26.1.7 26.1.5 PA to SQ : Vertex interface

#### 26.1.7.1 26.1.5.1 Interface Signal Table


The area difference between the two methods is not sufficient to warrant complicating the interface or the state requirements of the VSISRs. **Therefore, the POR for this interface is that the VGT will transmit the data to the VSISRs (via the Shader Sequencer) in full, 32-bit floating-point format.** The VGT can transmit up to six 32-bit floating-point values to each VSISR where four or more values require two transmission clocks. The data bus is 96 bits wide.

Name	Bits	Description
PA_SQ_vgt_vsizr_data	96	Pointers of indexes or HOS surface information
PA_SQ_vgt_vsizr_double	1	0: Normal 96 bits per vert 1: double 192 bits per vert
PA_SQ_vgt_end_of_vector	1	Indicates the last VSISR data set for the current process vector (for double vector data, "end_of_vector" is set on the second vector)
PA_SQ_vgt_vsizr_valid	1	Vsizr data is valid
PA_SQ_vgt_state	3	Render State (6*3+3 for constants). This signal is guaranteed to be correct when "PA_SQ_vgt_end_of_vector" is high.
PA_SQ_vgt_send	1	Data on the VGT_SQ is valid receive (see write-up for standard R400 SEND/RTR interface handshaking)
SQ_PA_vgt_rtr	1	Ready to receive (see write-up for standard R400 SEND/RTR interface handshaking)

Formatted: Bullets and Numbering


#### 26.1.7.2 26.1.5.2 Interface Diagrams

Formatted: Bullets and Numbering



	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 20154 Modsk_0004	R400 Sequencer Specification	PAGE 40 of 48
--	--------------------------------------	---	------------------------------	------------------



	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 20154 <small>March_20024_Enhancements</small>	DOCUMENT-REV. NUM. GEN-CXXXX-REVA	PAGE 41 of 48
---	--------------------------------------	--	--------------------------------------	------------------




Figure 1. Detailed Logical Diagram for PA\_SQ\_vgt Interface.



### 26.1.826.1.6 SQ to CP: State report

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SQ_CP_vrtx_state	SEQ→CP	3	Oldest vertex state still in the pipe
SQ_CP_pix_state	SEQ→CP	3	Oldest pixel state still in the pipe

### 26.1.926.1.7 SQ to SX: Control bus

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SQ_SXx_exp_Pixel	SQ→SXx	1	1: Pixel 0: Vertex
SQ_SXx_exp_start	SQ→SXx	1	Raised to indicate that the SQ is starting an exporting clause
SQ_SXx_exp_Clause	SQ→SXx	3	Clause number, which is needed for vertex clauses
SQ_SXx_exp_State	SQ→SXx	3	State ID, which is needed for vertex clauses
SQ_SXx_exp_VDest	SQ→SXx	6	Export Destination
SQ_SXx_exp_exportID	SQ→SXx	1	ALU ID

These fields are sent synchronously with SP export data, described in SP0→SX0 interface  
(ISSUE: Where are the PC pointers)

### 26.1.1026.1.8 SX to SQ : Output file control

Formatted: Bullets and Numbering


Name	Direction	Bits	Description
SXx_SQ_Export_count_rdy	SXx→SQ	1	Raised by SX0 to indicate that the following two fields reflect the result of the most recent export
SXx_SQ_Export_Position	SXx→SQ	1	Specifies whether there is room for another position.
SXx_SQ_Export_Buffer	SXx→SQ	7	Specifies the space available in the output buffers. 0: buffers are full 1: 2K-bits available (32-bits for each of the 64 pixels in a clause) ... 64: 128K-bits available (16 128-bit entries for each of 64 pixels) 65-127: RESERVED

### 26.1.1126.1.9 SQ to TP: Control bus

Formatted: Bullets and Numbering


Once every clock, the fetch unit sends to the sequencer on which clause it is now working and if the data in the GPRs is ready or not. This way the sequencer can update the fetch counters for the reservation station fifos. The sequencer also provides the instruction and constants for the fetch to execute and the address in the register file where to write the fetch return data.

Name	Direction	Bits	Description
TPx_SQ_data_rdy	TPx→SQ	1	Data ready
TPx_SQ_clause_num	TPx→SQ	3	Clause number
TPx_SQ_Type	TPx→SQ	1	Type of data sent (0:PIXEL, 1:VERTEX)
SQ_TPx_const	SQ→TPx	48	Fetch state sent over 4 clocks (192 bits total)
SQ_TPx_instruct	SQ→TPx	24	Fetch instruction sent over 4 clocks
SQ_TPx_end_of_clause	SQ→TPx	1	Last instruction of the clause
SQ_TPx_Type	SQ→TPx	1	Type of data sent (0:PIXEL, 1:VERTEX)
SQ_TPx_phase	SQ→TPx	2	Write phase signal
SQ_TP0_lod_correct	SQ→TP0	6	LOD correct 3 bits per comp 2 components per quad
SQ_TP0_pmask	SQ→TP0	4	Pixel mask 1 bit per pixel
SQ_TP1_lod_correct	SQ→TP1	6	LOD correct 3 bits per comp 2 components per quad
SQ_TP1_pmask	SQ→TP1	4	Pixel mask 1 bit per pixel
SQ_TP2_lod_correct	SQ→TP2	6	LOD correct 3 bits per comp 2 components per quad
SQ_TP2_pmask	SQ→TP2	4	Pixel mask 1 bit per pixel

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 20154 March 20024 February	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 43 of 48
SQ_TP3_lod_correct	SQ→TP3	6	LOD correct 3 bits per comp 2 components per quad	
SQ_TP3_pmask	SQ→TP3	4	Pixel mask 1 bit per pixel	
SQ_TPx_clause_num	SQ→TPx	3	Clause number	
SQ_TPx_write_gpr_index	SQ->TPx	7	Index into Register file for write of returned Fetch Data	

### 26.1.1226.1.10 TP to SQ: Texture stall

The TP sends this signal to the SQ when its input buffer is full. The SQ is going to send it to the SP X clocks after reception (maximum of 3 clocks of pipeline delay).



Formatted: Bullets and Numbering

Name	Direction	Bits	Description
TP_SQ_fetch_stall	TP→SQ	1	Do not send more texture request if asserted

### 26.1.1326.1.11 SQ to SP: Texture stall

Name	Direction	Bits	Description
SQ_SPx_fetch_stall	SQ→SPx	1	Do not send more texture request if asserted


Formatted: Bullets and Numbering

### 26.1.1426.1.12 SQ to SP: GPR, Parameter cache control and auto counter

Name	Direction	Bits	Description
SQ_SPx_wr_addr	SQ→SPx	7	Write address
SQ_SPx_gpr_rd_addr	SQ→SPx	7	Read address
SQ_SPx_gpr_re_addr	SQ→SPx	1	Read Enable
SQ_SPx_gpr_we_addr	SQ→SPx	1	Write Enable for the GPRs
SQ_SPx_gpr_phase_mux	SQ→SPx	2	The phase mux (arbitrates between inputs, ALU SRC reads and writes)
SQ_SPx_channel_mask	SQ→SPx	4	The channel mask
SQ_SP0_pixel_mask	SQ→SP0	4	The pixel mask
SQ_SP1_pixel_mask	SQ→SP1	4	The pixel mask
SQ_SP2_pixel_mask	SQ→SP2	4	The pixel mask
SQ_SP3_pixel_mask	SQ→SP3	4	The pixel mask
SQ_SPx_pc_we_addr	SQ→SPx	1	Write Enable for the parameter caches
SQ_SPx_gpr_input_mux	SQ→SPx	2	When the phase mux selects the inputs this tells from which source to read from: Interpolated data, VTX0, VTX1, autogen counter.
SQ_SPx_index_count	SQ→SPx	12?	Index count, common for all shader pipes

Formatted: Bullets and Numbering



	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 20154 <small>March 20024 February</small>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 45 of 48
SQ_SP3_export_pvalid	SQ→SP3	4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock	
SQ_SP3_export_wvalid	SQ→SP3	2	Specifies whether to write low and/or high 32-bit word of the 64-bit export data from each of the 16 pixels or vectors	

26.1.1626.1.14 *SP to SQ: Constant address load/ Predicate Set*

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SP0_SQ_const_addr	SP0→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer
SP0_SQ_valid	SP0→SQ	1	Data valid
SP1_SQ_const_addr	SP1→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer
SP1_SQ_valid	SP1→SQ	1	Data valid
SP2_SQ_const_addr	SP2→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer
SP2_SQ_valid	SP2→SQ	1	Data valid
SP3_SQ_const_addr	SP3→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer
SP3_SQ_valid	SP3→SQ	1	Data valid

26.1.1726.1.15 *SQ to SPx: constant broadcast*

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SQ_SPx_constant	SQ→SPx	128	Constant broadcast

26.1.1826.1.16 *SP0 to SQ: Kill vector load*

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SP0_SQ_kill_vect	SP0→SQ	4	Kill vector load
SP1_SQ_kill_vect	SP1→SQ	4	Kill vector load
SP2_SQ_kill_vect	SP2→SQ	4	Kill vector load
SP3_SQ_kill_vect	SP3→SQ	4	Kill vector load

26.1.1926.1.17 *SQ to CP: RBBM bus*

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SQ_RBB_rs	SQ→CP	1	Read Strobe
SQ_RBB_rd	SQ→CP	32	Read Data
SQ_RBBM_nrrtrtr	SQ→CP	1	Optional
SQ_RBBM_rtr	SQ→CP	1	Real-Time (Optional)

26.1.2026.1.18 *CP to SQ: RBBM bus*

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
rbbm_we	CP→SQ	1	Write Enable
rbbm_a	CP→SQ	15	Address -- Upper Extent is TBD (16:2)
rbbm_wd	CP→SQ	32	Data
rbbm_be	CP→SQ	4	Byte Enables
rbbm_re	CP→SQ	1	Read Enable
rbb_rs0	CP→SQ	1	Read Return Strobe 0
rbb_rs1	CP→SQ	1	Read Return Strobe 1
rbb_rd0	CP→SQ	32	Read Data 0
rbb_rd1	CP→SQ	32	Read Data 0
RBBM_SQ_soft_reset	CP→SQ	1	Soft Reset



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
March, 2004

R400 Sequencer Specification

PAGE  
46 of 48

## 27. Examples of program executions

### 27.1.1 Sequencer Control of a Vector of Vertices

1. PA sends a vector of 64 vertices (actually vertex indices – 32 bits/index for 2048 bit total) to the RE's Vertex FIFO
  - state pointer as well as tag into position cache is sent along with vertices
  - space was allocated in the position cache for transformed position before the vector was sent
  - also before the vector is sent to the RE, the CP has loaded the global instruction store with the vertex shader program (using the MH?)
  - The vertex program is assumed to be loaded when we receive the vertex vector.
    - the SEQ then accesses the IS base for this shader using the local state pointer (provided to all sequencers by the RBBM when the CP is done loading the program)
2. SEQ arbitrates between the Pixel FIFO and the Vertex FIFO – basically the Vertex FIFO always has priority
  - at this point the vector is removed from the Vertex FIFO
  - the arbiter is not going to select a vector to be transformed if the parameter cache is full unless the pipe as nothing else to do (ie no pixels are in the pixel fifo).
3. SEQ allocates space in the SP register file for index data plus GPRs used by the program
  - the number of GPRs required by the program is stored in a local state register, which is accessed using the state pointer that came down with the vertices
  - SEQ will not send vertex data until space in the register file has been allocated
4. SEQ sends the vector to the SP register file over the RE\_SP interface (which has a bandwidth of 2048 bits/cycle)
  - the 64 vertex indices are sent to the 64 register files over 4 cycles
    - RF0 of SU0, SU1, SU2, and SU3 is written the first cycle
    - RF1 of SU0, SU1, SU2, and SU3 is written the second cycle
    - RF2 of SU0, SU1, SU2, and SU3 is written the third cycle
    - RF3 of SU0, SU1, SU2, and SU3 is written the fourth cycle
  - the index is written to the least significant 32 bits (floating point format?) (what about compound indices) of the 128-bit location within the register file (w); the remaining data bits are set to zero (x, y, z)
5. SEQ constructs a control packet for the vector and sends it to the first reservation station (the FIFO in front of fetch state machine 0, or TSM0 FIFO)
  - the control packet contains the state pointer, the tag to the position cache and a register file base pointer.
6. TSM0 accepts the control packet and fetches the instructions for fetch clause 0 from the global instruction store
  - TSM0 was first selected by the TSM arbiter before it could start
7. all instructions of fetch clause 0 are issued by TSM0
8. the control packet is passed to the next reservation station (the FIFO in front of ALU state machine 0, or ASMO FIFO)
  - TSM0 does not wait for requests made to the Fetch Unit to complete; it passes the register file write index for the fetch data to the TU, which will write the data to the RF as it is received
  - once the TU has written all the data to the register files, it increments a counter that is associated with ASMO FIFO; a count greater than zero indicates that the ALU state machine can go ahead start to execute the ALU clause
9. ASMO accepts the control packet (after being selected by the ASM arbiter) and gets the instructions for ALU clause 0 from the global instruction store
10. all instructions of ALU clause 0 are issued by ASMO, then the control packet is passed to the next reservation station (the FIFO in front of fetch state machine 1, or TSM1 FIFO)
11. the control packet continues to travel down the path of reservation stations until all clauses have been executed
  - position can be exported in ALU clause 3 (or 4?); the data (and the tag) is sent over a position bus (which is shared with all four shader pipes) back to the PA's position cache
  - A parameter cache pointer is also sent along with the position data. This tells to the PA where the data is going to be in the parameter cache.
    - there is a position export FIFO in the SP that buffers position data before it gets sent back to the PA



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 20154  
March, 20024 February

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
47 of 48

- the ASM arbiter will prevent a packet from starting an exporting clause if the position export FIFO is full
- parameter data is exported in clause 7 (as well as position data if it was not exported earlier)
- parameter data is sent to the Parameter Cache over a dedicated bus
- the SEQ allocates storage in the Parameter Cache, and the SEQ deallocates that space when there is no longer a need for the parameters (it is told by the PA when using a token).
- the ASM arbiter will prevent a packet from starting on ASM7 if the parameter cache (or the position buffer if position is being exported) is full

12. after the shader program has completed, the SEQ will free up the GPRs so that they can be used by another shader program

### 27.1.2 Sequencer Control of a Vector of Pixels

1. As with vertex shader programs, pixel shaders are loaded into the global instruction store by the CP
  - At this point it is assumed that the pixel program is loaded into the instruction store and thus ready to be read.
2. the RE's Pixel FIFO is loaded with the barycentric coordinates for pixel quads by the detailed walker
  - the state pointer and the LOD correction bits are also placed in the Pixel FIFO
  - the Pixel FIFO is wide enough to source four quad's worth of barycentrics per cycle
3. SEQ arbitrates between Pixel FIFO and Vertex FIFO – when there are no vertices pending OR there is no space left in the register files for vertices, the Pixel FIFO is selected
4. SEQ allocates space in the SP register file for all the GPRs used by the program
  - the number of GPRs required by the program is stored in a local state register, which is accessed using the state pointer
  - SEQ will not allow interpolated data to be sent to the shader until space in the register file has been allocated
5. SEQ controls the transfer of interpolated data to the SP register file over the RE\_SP interface (which has a bandwidth of 2048 bits/cycle). See interpolated data bus diagrams for details.
6. SEQ constructs a control packet for the vector and sends it to the first reservation station (the FIFO in front of fetch state machine 0, or TSM0 FIFO)
  - note that there is a separate set of reservation stations/arbiters/state machines for vertices and for pixels
  - the control packet contains the state pointer, the register file base pointer, and the LOD correction bits
  - all other information (such as quad address for example) travels in a separate FIFO
7. TSM0 accepts the control packet and fetches the instructions for fetch clause 0 from the global instruction store
  - TSM0 was first selected by the TSM arbiter before it could start
8. all instructions of fetch clause 0 are issued by TSM0
9. the control packet is passed to the next reservation station (the FIFO in front of ALU state machine 0, or ASMO FIFO)
  - TSM0 does not wait for fetch requests made to the Fetch Unit to complete; it passes the register file write index for the fetch data to the TU, which will write the data to the RF as it is received
  - once the TU has written all the data for a particular clause to the register files, it increments a counter that is associated with the ASMO FIFO; a count greater than zero indicates that the ALU state machine can go ahead and pop the FIFO and start to execute the ALU clause
10. ASMO accepts the control packet (after being selected by the ASM arbiter) and gets the instructions for ALU clause 0 from the global instruction store
11. all instructions of ALU clause 0 are issued by ASMO, then the control packet is passed to the next reservation station (the FIFO in front of fetch state machine 1, or TSM1 FIFO)
12. the control packet continues to travel down the path of reservation stations until all clauses have been executed
  - pixel data is exported in the last ALU clause (clause 7)
    - it is sent to an output FIFO where it will be picked up by the render backend
    - the ASM arbiter will prevent a packet from starting on ASM7 if the output FIFO is full
13. after the shader program has completed, the SEQ will free up the GPRs so that they can be used by another shader program



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
March, 2004

R400 Sequencer Specification

PAGE  
48 of 48

### 27.1.3 Notes

14. The state machines and arbiters will operate ahead of time so that they will be able to immediately start the real threads or stall.
15. The register file base pointer for a vector needs to travel with the vector through the reservation stations, but the instruction store base pointer does not – this is because the RF pointer is different for all threads, but the IS pointer is only different for each state and thus can be accessed via the state pointer.

### 28. Open issues

Need to do some testing on the size of the register file as well as on the register file allocation method (dynamic VS static).

Saving power?

Parameter caches in SX?

Using both IJ buffers for center + centroid interpolation?





**Author:** Laurent Lefebvre

**Issue To:**

**Copy No:**

# R400 Sequencer Specification

## SQ

### Version 1.98

**Overview:** This is an architectural specification for the R400 Sequencer block (SEQ). It provides an overview of the required capabilities and expected uses of the block. It also describes the block interfaces, internal sub-blocks, and provides internal state diagrams.

**AUTOMATICALLY UPDATED FIELDS:**

**Document Location:** C:\perforce\r400\doc\_lib\design\blocks\sq\R400\_Sequencer.doc  
**Current Intranet Search Title:** R400 Sequencer Specification

**APPROVALS**

Name/Dept	Signature/Date

**Remarks:**

**THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION THAT COULD BE SUBSTANTIALLY DETRIMENTAL TO THE INTEREST OF ATI TECHNOLOGIES INC. THROUGH UNAUTHORIZED USE OR DISCLOSURE.**

"Copyright 2001, ATI Technologies Inc. All rights reserved. The material in this document constitutes an unpublished work created in 2001. The use of this copyright notice is intended to provide notice that ATI owns a copyright in this unpublished work. The copyright notice is not an admission that publication has occurred. This work contains confidential, proprietary information and trade secrets of ATI. No part of this document may be used, reproduced, or transmitted in any form or by any means without the prior written permission of ATI Technologies Inc."



## Table Of Contents

<b>1. OVERVIEW .....</b>	<b>86</b>
1.1 Top Level Block Diagram .....	108
1.2 Data Flow graph (SP).....	1240
1.3 Control Graph.....	1344
<b>2. INTERPOLATED DATA BUS .....</b>	<b>1344</b>
<b>3. INSTRUCTION STORE .....</b>	<b>1614</b>
<b>4. SEQUENCER INSTRUCTIONS .....</b>	<b>1816</b>
<b>5. CONSTANT STORES.....</b>	<b>1816</b>
5.1 Memory organizations.....	1846
5.2 Management of the Control Flow Constants .....	1846
5.3 Management of the re-mapping tables.....	1846
5.3.1 R400 Constant management.....	1846
5.3.2 Proposal for R400LE constant management.....	1947
5.3.3 Dirty bits .....	2149
5.3.4 Free List Block.....	2149
5.3.5 De-allocate Block .....	2220
5.3.6 Operation of Incremental model.....	2220
5.4 Constant Store Indexing.....	2220
5.5 Real Time Commands.....	2324
5.6 Constant Waterfalling.....	2324
<b>6. LOOPING AND BRANCHES.....</b>	<b>2422</b>
6.1 The controlling state.....	2422
6.2 The Control Flow Program .....	2422
6.3 Data dependant predicate instructions.....	2624
6.4 HW Detection of PV,PS.....	2725
6.5 Register file indexing.....	2725
6.6 Predicated Instruction support for Texture clauses .....	2725
6.7 Debugging the Shaders.....	2825
6.7.1 Method 1: Debugging registers .....	2825
6.7.2 Method 2: Exporting the values in the GPRs (12) .....	2826
<b>7. PIXEL KILL MASK .....</b>	<b>2826</b>
<b>8. MULTIPASS VERTEX SHADERS (HOS).....</b>	<b>2926</b>
<b>9. REGISTER FILE ALLOCATION.....</b>	<b>2926</b>
<b>10. FETCH ARBITRATION.....</b>	<b>3028</b>
<b>11. ALU ARBITRATION .....</b>	<b>3028</b>
<b>12. HANDLING STALLS .....</b>	<b>3129</b>
<b>13. CONTENT OF THE RESERVATION STATION FIFOS.....</b>	<b>3129</b>
<b>14. THE OUTPUT FILE.....</b>	<b>3129</b>
<b>15. IJ FORMAT.....</b>	<b>3129</b>
15.1 Interpolation of constant attributes .....	3230
<b>16. STAGING REGISTERS .....</b>	<b>3230</b>
<b>17. THE PARAMETER CACHE.....</b>	<b>3432</b>



<b>18. VERTEX POSITION EXPORTING</b> .....	<b>3532</b>
<b>19. EXPORTING ARBITRATION</b> .....	<b>3532</b>
<b>20. EXPORT TYPES</b> .....	<b>3532</b>
20.1 Vertex Shading.....	3532
20.2 Pixel Shading .....	3533
<b>21. SPECIAL INTERPOLATION MODES</b> .....	<b>3633</b>
21.1 Real time commands.....	3633
21.2 Sprites/ XY screen coordinates/ FB information.....	3633
21.3 Auto generated counters.....	3634
21.3.1 Vertex shaders .....	3634
21.3.2 Pixel shaders.....	3634
<b>22. STATE MANAGEMENT</b> .....	<b>3734</b>
22.1 Parameter cache synchronization .....	3734
<b>23. XY ADDRESS IMPORTS</b> .....	<b>3735</b>
23.1 Vertex indexes imports.....	3735
<b>24. REGISTERS</b> .....	<b>3835</b>
24.1 Control.....	3835
24.2 Context.....	3835
<b>25. DEBUG REGISTERS</b> .....	<b>3936</b>
25.1 Context.....	3936
25.2 Control.....	3936
<b>26. INTERFACES</b> .....	<b>3936</b>
26.1 External Interfaces.....	3936
26.1.1 SC to SQ : IJ Control bus.....	3937
26.1.2 SQ to SP: Interpolator bus .....	4037
26.1.3 SQ to SX: Interpolator bus .....	4037
26.1.4 SQ to SP: Staging Register Data .....	4138
26.1.5 PA to SQ : Vertex interface .....	4138
26.1.6 SQ to CP: State report .....	4441
26.1.7 SQ to SX: Control bus.....	4441
26.1.8 SX to SQ : Output file control .....	4441
26.1.9 SQ to TP: Control bus .....	4441
26.1.10 TP to SQ: Texture stall .....	4542
26.1.11 SQ to SP: Texture stall.....	4542
26.1.12 SQ to SP: GPR and auto counter.....	4542
26.1.13 SQ to SPx: Instructions .....	4643
26.1.14 SP to SQ: Constant address load/ Predicate Set .....	4744
26.1.15 SQ to SPx: constant broadcast.....	4744
26.1.16 SP0 to SQ: Kill vector load .....	4744
26.1.17 SQ to CP: RBBM bus .....	4744
26.1.18 CP to SQ: RBBM bus.....	4744
<b>27. EXAMPLES OF PROGRAM EXECUTIONS</b> .....	<b>4845</b>



27.1.1	Sequencer Control of a Vector of Vertices .....	4845
27.1.2	Sequencer Control of a Vector of Pixels .....	4946
27.1.3	Notes .....	5047
<b>28.</b>	<b>OPEN ISSUES .....</b>	<b>5047</b>
<b>1.</b>	<b>OVERVIEW .....</b>	<b>6</b>
1.1	Top-Level Block Diagram .....	8
1.2	Data Flow graph (SP) .....	10
1.3	Control Graph .....	11
<b>2.</b>	<b>INTERPOLATED DATA BUS .....</b>	<b>11</b>
<b>3.</b>	<b>INSTRUCTION STORE .....</b>	<b>14</b>
<b>4.</b>	<b>SEQUENCER INSTRUCTIONS .....</b>	<b>16</b>
<b>5.</b>	<b>CONSTANT STORES .....</b>	<b>16</b>
5.1	Memory organizations .....	16
5.2	Management of the re-mapping tables .....	16
5.2.1	Dirty bits .....	18
5.2.2	Free List Block .....	18
5.2.3	De-allocate Block .....	19
5.2.4	Operation of Incremental model .....	19
5.3	Constant Store Indexing .....	19
5.4	Real Time Commands .....	20
5.5	Constant Waterfalling .....	20
<b>6.</b>	<b>LOOPING AND BRANCHES .....</b>	<b>21</b>
6.1	The controlling state .....	21
6.2	The Control Flow Program .....	21
6.3	Data dependant predicate instructions .....	23
6.4	HW Detection of PV,PS .....	24
6.5	Register file indexing .....	24
6.6	Predicated Instruction support for Texture clauses .....	24
6.7	Debugging the Shaders .....	25
6.7.1	Method 1: Debugging registers .....	25
6.7.2	Method 2: Exporting the values in the GPRs (12) .....	25
<b>7.</b>	<b>PIXEL KILL MASK .....</b>	<b>25</b>
<b>8.</b>	<b>MULTIPASS VERTEX SHADERS (HOS) .....</b>	<b>26</b>
<b>9.</b>	<b>REGISTER FILE ALLOCATION .....</b>	<b>26</b>
<b>10.</b>	<b>FETCH ARBITRATION .....</b>	<b>27</b>
<b>11.</b>	<b>ALU ARBITRATION .....</b>	<b>27</b>
<b>12.</b>	<b>HANDLING STALLS .....</b>	<b>28</b>
<b>13.</b>	<b>CONTENT OF THE RESERVATION STATION FIFOS .....</b>	<b>28</b>
<b>14.</b>	<b>THE OUTPUT FILE .....</b>	<b>28</b>
<b>15.</b>	<b>IJ FORMAT .....</b>	<b>28</b>
15.1	Interpolation of constant attributes .....	29
<b>16.</b>	<b>STAGING REGISTERS .....</b>	<b>29</b>
<b>17.</b>	<b>THE PARAMETER CACHE .....</b>	<b>31</b>
<b>18.</b>	<b>VERTEX POSITION EXPORTING .....</b>	<b>31</b>
<b>19.</b>	<b>EXPORTING ARBITRATION .....</b>	<b>31</b>
<b>20.</b>	<b>EXPORT TYPES .....</b>	<b>31</b>

20.1	Vertex Shading.....	31
20.2	Pixel Shading.....	32
<b>21.</b>	<b>SPECIAL INTERPOLATION MODES.....</b>	<b>32</b>
21.1	Real time commands.....	32
21.2	Sprites/ XY screen coordinates/ FB information.....	32
21.3	Auto generated counters.....	33
21.3.1	Vertex shaders.....	33
21.3.2	Pixel shaders.....	33
<b>22.</b>	<b>STATE MANAGEMENT.....</b>	<b>33</b>
22.1	Parameter cache synchronization.....	33
<b>23.</b>	<b>XY ADDRESS IMPORTS.....</b>	<b>34</b>
23.1	Vertex indexes imports.....	34
<b>24.</b>	<b>REGISTERS.....</b>	<b>34</b>
24.1	Control.....	34
24.2	Context.....	34
<b>25.</b>	<b>DEBUG REGISTERS.....</b>	<b>35</b>
25.1	Context.....	35
<b>26.</b>	<b>INTERFACES.....</b>	<b>35</b>
26.1	External Interfaces.....	35
26.1.1	SC to SQ : IJ Control bus.....	36
26.1.2	SQ to SP: Interpolator bus.....	36
26.1.3	SQ to SP: Parameter Cache Read control bus.....	36
26.1.4	SQ to SX: Parameter Cache Mux control Bus.....	37
26.1.5	SQ to SP: Staging Register Data.....	37
26.1.6	PA to SQ : Vertex interface.....	37
26.1.7	SQ to CP: State report.....	41
26.1.8	SQ to SX: Control bus.....	41
26.1.9	SX to SQ : Output file control.....	41
26.1.10	SQ to TP: Control bus.....	41
26.1.11	TP to SQ: Texture stall.....	42
26.1.12	SQ to SP: Texture stall.....	42
26.1.13	SQ to SP: GPR, Parameter cache control and auto counter.....	42
26.1.14	SQ to SPx: Instructions.....	43
26.1.15	SP to SQ: Constant address load.....	44
26.1.16	SQ to SPx: constant broadcast.....	44
26.1.17	SP0 to SQ: Kill vector load.....	44
26.1.18	SQ to CP: RBBM bus.....	44
26.1.19	CP to SQ: RBBM bus.....	44
<b>27.</b>	<b>EXAMPLES OF PROGRAM EXECUTIONS.....</b>	<b>44</b>
27.1.1	Sequencer Control of a Vector of Vertices.....	44
27.1.2	Sequencer Control of a Vector of Pixels.....	46



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~March 2002~~ ~~March~~

R400 Sequencer Specification

PAGE  
6 of 50

27.1.3	Notes.....	46
28.	<b>OPEN ISSUES</b> .....	<b>47</b>



## Revision Changes:

### Rev 0.1 (Laurent Lefebvre)

Date: May 7, 2001

First draft.

### Rev 0.2 (Laurent Lefebvre)

Date : July 9, 2001

Changed the interfaces to reflect the changes in the SP. Added some details in the arbitration section.

### Rev 0.3 (Laurent Lefebvre)

Date : August 6, 2001

Reviewed the Sequencer spec after the meeting on August 3, 2001.

### Rev 0.4 (Laurent Lefebvre)

Date : August 24, 2001

Added the dynamic allocation method for register file and an example (written in part by Vic) of the flow of pixels/vertices in the sequencer.

### Rev 0.5 (Laurent Lefebvre)

Date : September 7, 2001

Added timing diagrams (Vic)

### Rev 0.6 (Laurent Lefebvre)

Date : September 24, 2001

Changed the spec to reflect the new R400 architecture. Added interfaces.

### Rev 0.7 (Laurent Lefebvre)

Date : October 5, 2001

Added constant store management, instruction store management, control flow management and data dependant predication.

### Rev 0.8 (Laurent Lefebvre)

Date : October 8, 2001

Changed the control flow method to be more flexible. Also updated the external interfaces.

### Rev 0.9 (Laurent Lefebvre)

Date : October 17, 2001

Incorporated changes made in the 10/18/01 control flow meeting. Added a NOP instruction, removed the conditional\_execute\_or\_jump. Added debug registers.

### Rev 1.0 (Laurent Lefebvre)

Date : October 19, 2001

Refined interfaces to RB. Added state registers.

### Rev 1.1 (Laurent Lefebvre)

Date : October 26, 2001

Added SEQ→SP0 interfaces. Changed delta precision. Changed VGT→SP0 interface. Debug Methods added.

### Rev 1.2 (Laurent Lefebvre)

Date : November 16, 2001

Interfaces greatly refined. Cleaned up the spec.

### Rev 1.3 (Laurent Lefebvre)

Date : November 26, 2001

Added the different interpolation modes.

### Rev 1.4 (Laurent Lefebvre)

Date : December 6, 2001

Added the auto incrementing counters. Changed the VGT→SQ interface. Added content on constant management. Updated GPRs.

### Rev 1.5 (Laurent Lefebvre)

Date : December 11, 2001

Removed from the spec all interfaces that weren't directly tied to the SQ. Added explanations on constant management. Added PA→SQ synchronization fields and explanation.

### Rev 1.6 (Laurent Lefebvre)

Date : January 7, 2002

Added more details on the staging register. Added detail about the parameter caches. Changed the call instruction to a Conditionnal\_call instruction. Added details on constant management and updated the diagram.

### Rev 1.7 (Laurent Lefebvre)

Date : February 4, 2002

Added Real Time parameter control in the SX interface. Updated the control flow section.

### Rev 1.8 (Laurent Lefebvre)

Date : March 4, 2002

New interfaces to the SX block. Added the end of clause modifier, removed the end of clause instructions.

### Rev 1.9 (Laurent Lefebvre)

Date :

Rearangement of the CF instruction bits in order to ensure byte alignment



## 1. Overview


The sequencer is based on the R300 design. It chooses two ALU clauses and a fetch clause to execute, and executes all of the instructions in a clause before looking for a new clause of the same type. Two ALU clauses are executed interleaved to hide the ALU latency. Each vector will have eight fetch and eight ALU clauses, but clauses do not need to contain instructions. A vector of pixels or vertices ping-pongs along the sequencer FIFO, bouncing from fetch reservation station to alu reservation station. A FIFO exists between each reservation stage, holding up vectors until the vector currently occupying a reservation station has left. A vector at a reservation station can be chosen to execute. The sequencer looks at all eight alu reservation stations to choose an alu clause to execute and all eight fetch stations to choose a fetch clause to execute. The arbitrator will give priority to clauses/reservation stations closer to the bottom of the pipeline. It will not execute an alu clause until the fetch fetches initiated by the previous fetch clause have completed. There are two separate sets of reservation stations, one for pixel vectors and one for vertices vectors. This way a pixel can pass a vertex and a vertex can pass a pixel.

To support the shader pipe the sequencer also contains the shader instruction cache, constant store, control flow constants and texture state. The four shader pipes also execute the same instruction thus there is only one sequencer for the whole chip.

The sequencer first arbitrates between vectors of 64 vertices that arrive directly from primitive assembly and vectors of 16 quads (64 pixels) that are generated in the scan converter.

The vertex or pixel program specifies how many GPRs it needs to execute. The sequencer will not start the next vector until the needed space is available in the GPRs.



	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 2015+18 <small>March 20024 March</small>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 9 of 50
---	--------------------------------------	---	---------------------------------------	-----------------





Figure 1: General Sequencer overview

Exhibit\_2025.docR400\_Sequencer.doc 7:630 Bytes\*\*\* © ATI Confidential. Reference Copyright Notice on Cover Page © \*\*\*

## 1.1 Top Level Block Diagram



**Figure 2: Reservation stations and arbiters**

There are two sets of the above figure, one for vertices and one for pixels.

Depending on the arbitration state, the sequencer will either choose a vertex or a pixel packet. The control packet consists of 3 bits of state, 7 bits for the base address of the Shader program and some information on the coverage to determine fetch LOD plus other various small state bits.



On receipt of a packet, the input state machine (not pictured but just before the first FIFO) allocated enough space in the GPRs to store the interpolated values and temporaries. Following this, the barycentric coordinates (and XY screen position if needed) are sent to the interpolator, which will use them to interpolate the parameters and place the results into the GPRs. Then, the input state machine stacks the packet in the first FIFO.

On receipt of a command, the level 0 fetch machine issues a fetch request to the TP and corresponding GPR address for the fetch address (ta). A small command (tcmd) is passed to the fetch system identifying the current level number (0) as well as the GPR write address for the fetch return data. One fetch request is sent every 4 clocks causing the texturing of sixteen 2x2s worth of data (or 64 vertices). Once all the requests are sent the packet is put in FIFO 1.

Upon receipt of the return data, the fetch unit writes the data to the register file using the write address that was provided by the level 0 fetch machine and sends the clause number (0) to the level 0 fetch state machine to signify that the write is done and thus the data is ready. Then, the level 0 fetch machine increments the counter of FIFO 1 to signify to the ALU 0 that the data is ready to be processed.

On receipt of a command, the level 0 ALU machine first decrements the input FIFO 1 counter and then issues a complete set of level 0 shader instructions. For each instruction, the ALU state machine generates 3 source addresses, one destination address and an instruction. Once the last instruction has been issued, the packet is put into FIFO 2.

**There will always be two active ALU clauses at any given time (and two arbiters). One arbiter will arbitrate over the odd instructions (4 clocks cycles) and the other one will arbitrate over the even instructions (4 clocks cycles). The only constraints between the two arbiters is that they are not allowed to pick the same clause number as the other one is currently working on if the packet is not of the same type (render state).**

If the packet is a vertex packet, upon reaching ALU clause 3, it can export the position if the position is ready. So the arbiter must prevent ALU clause 3 to be selected if the positional buffer is full (or can't be accessed). Along with the positional data, if needed the sprite size and/or edge flags can also be sent.

A special case is for multipass vertex shaders, which can export 12 parameters per last 6 clauses to the output buffer. If the output buffer is full or doesn't have enough space the sequencer will prevent such a vertex group to enter an exporting clause.

Multipass pixel shaders can export 12 parameters to memory from the last clause only (7).

All other clauses process in the same way until the packet finally reaches the last ALU machine (7).

Only one pair of interleaved ALU state machines may have access to the register file address bus or the instruction decode bus at one time. Similarly, only one fetch state machine may have access to the register file address bus at one time. Arbitration is performed by three arbiter blocks (two for the ALU state machines and one for the fetch state machines). The arbiters always favor the higher number state machines, preventing a bunch of half finished jobs from clogging up the register files.



### 1.2 Data Flow graph (SP)




Figure 3: The shader Pipe



The gray area represents blocks that are replicated 4 times per shader pipe (16 times on the overall chip).

### 1.3 Control Graph




Figure 4: Sequencer Control interfaces

In green is represented the Fetch control interface, in red the ALU control interface, in blue the Interpolated/Vector control interface and in purple is the output file control interface.

## 2. Interpolated data bus

The interpolators contain an IJ buffer to pack the information as much as possible before writing it to the register file.




Figure 5: Interpolation buffers





Above is an example of a tile the sequencer might receive from the SC. The write side is how the data get stacked into the XY and IJ buffers, the read side is how the data is passed to the GPRs. The IJ information is packed in the IJ buffer 4 quads at a time or two clocks. The sequencer allows at any given time as many as four quads to interpolate a parameter. They all have to come from the same primitive. Then the sequencer controls the write mask to the GPRs to write the valid data in.

{ISSUE : Do we do the center + centroid approach using both IJ buffers?}

### 3. Instruction Store

There is going to be only one instruction store for the whole chip. It will contain 4096 instructions of 96 bits each.


It is likely to be a 1 port memory; we use 1 clock to load the ALU instruction, 1 clocks to load the Fetch instruction, 1 clock to load 2 control flow instructions and 1 clock to write instructions.

The instruction store is loaded by the CP thru the register mapped registers.

The next picture shows the various modes the CP can load the memory. The Sequencer has to keep track of the loading modes in order to wrap around the correct boundaries. The wrap-around points are arbitrary and they are specified in the VS\_BASE and PIX\_BASE control registers. The VS\_BASE and PS\_BASE context registers are used to specify for each context where its shader is in the instruction memory.

For the Real time commands the story is quite the same but for some small differences. There are no wrap-around points for real time so the driver must be careful not to overwrite regular shader data. The shared code (shared subroutines) uses the same path as real time.



	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 2015 <small>4 September, 2015 48 March, 2004 March</small>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 17 of 50
--	--------------------------------------	---	---------------------------------------	------------------

# R400 CP's Views of Instruction Memory

Updated: 11/14/2001  
John A. Carey




Figure 7: The CP's view of the instruction memory



## 4. Sequencer Instructions

All control flow instructions and move instructions are handled by the sequencer only. The ALUs will perform NOPs during this time (MOV PV,PV, PS,PS) if they have nothing else to do.

## 5. Constant Stores

### 5.1 Memory organizations

A likely size for the ALU constant store is 1024x128 bits. The read BW from the ALU constant store is 128 bits/clock and the write bandwidth is 32 bits/clock (directed by the CP bus size not by memory ports).

The maximum logical size of the constant store for a given shader is 256 constants. Or 512 for the pixel/vertex shader pair. The size of the re-mapping table is 128 lines (each line addresses 4 constants). The write granularity is 4 constants or 512 bits. It takes 16 clocks to write the four constants. Real time requires 256 lines in the physical memory (this is physically register mapped).

The texture state is also kept in a similar memory. The size of this memory is ~~428x192~~ 320x96 bits (128 texture states for regular mode, 32 states for RT). The memory thus holds 128 texture states (192 bits per state). The logical size exposes 32 different states total, which are going to be shared between the pixel and the vertex shader. The size of the re-mapping table to for the texture state memory is 32 lines (each line addresses 1 texture state lines in the real memory). The CP write granularity is 1 texture state lines (or 192 bits). The driver sends 512 bits but the CP ignores the top 320 bits. It thus takes 6 clocks to write the texture state. Real time requires 32 lines in the physical memory (this is physically register mapped).

The control flow constant memory doesn't sit behind a renaming table. It is register mapped and thus the driver must reload its content each time there is a change in the control flow constants. Its size is 320\*32 because it must hold 8 copies of the 32 dwords of control flow constants and the loop construct constants must be aligned.

The constant re-mapping tables for texture state and ALU constants are logically register mapped for regular mode and physically register mapped for RT operation.

### 5.2 Management of the Control Flow Constants

The control flow constants are register mapped, thus the CP writes to the according register to set the constant, the SQ decodes the address and writes to the block pointed by its current base pointer (CF\_WR\_BASE). On the read side, one level of indirection is used. A register (SQ\_CONTEXT\_MISC.CF\_RD\_BASE) keeps the current base pointer to the control flow block. This register is copied whenever there is a state change. Should the CP write to CF after the state change, the base register is updated with the (current pointer number + 1) % number of states. This way, if the CP doesn't write to CF the state is going to use the previous CF constants.

### 5.3 Management of the re-mapping tables

#### 5.3.1 *R400 Constant management*

The sequencer is responsible to manage two re-mapping tables (one for the constant store and one for the texture state). On a state change (by the driver), the sequencer will broadcast copy the contents of its re-mapping tables to a new one. We have 8 different re-mapping tables we can use concurrently.

The constant memory update will be incremental, the driver only need to update the constants that actually changed between the two state changes.

For this model to work in its simplest form, the requirement is that the physical memory MUST be at least twice as large as the logical address space + the space allocated for Real Time. In our case, since the logical address space



is 512 and the reserved RT space can be up to 256 entries, the memory must be of sizes 1280 and above. Similarly the size of the texture store must be of  $32*2+32 = 96$  entries and above.

### 5.3.2 Proposal for R400LE constant management

To make this scheme work with only  $512+256 = 768$  entries, upon reception of a CONTROL packet of state + 1, the sequencer would check for SQ\_IDLE and PA\_IDLE and if both are idle will erase the content of state to replace it with the new state (this is depicted in ~~Figure 9: De-allocation mechanism~~~~Figure 9: De-allocation mechanism~~~~Figure 9: De-allocation mechanism~~). Note that in the case a state is cleared a value of 0 is written to the corresponding de-allocation counter location so that when the SQ is going to report a state change, nothing will be de-allocated upon the first report.

The second path sets all context dirty bits that were used in the current state to 1 (thus allowing the new state to reuse these physical addresses if needed).




Figure 8: Constant management




Figure 9: De-allocation mechanism for R400LE

### 5.3.3 Dirty bits

Two sets of dirty bits will be maintained per logical address. The first one will be set to zero on reset and set when the logical address is addressed. The second one will be set to zero whenever a new context is written and set for each address written while in this context. The reset dirty is not set, then writing to that logical address will not require de-allocation of whatever address stored in the renaming table. If it is set and the context dirty is not set, then the physical address store needs to be de-allocated and a new physical address is necessary to store the incoming data. If they are both set, then the data will be written into the physical address held in the renaming for the current logical address. No de-allocation or allocation takes place. This will happen when the driver does a set constant twice to the same logical address between context changes. NOTE: It is important to detect and prevent this, failure to do it will allow multiple writes to allocate all physical memory and thus hang because a context will not fit for rendering to start and thus free up space.

### 5.3.4 Free List Block

A free list block that would consist of a counter (called the IFC or Initial Free Counter) that would reset to zero and incremented every time a chunk of physical memory is used until they have all been used once. This counter would be checked each time a physical block is needed, and if the original ones have not been used up, use a new one, else check the free list for an available physical block address. The count is the physical address for when getting a chunk from the counter.

Storage of a free list big enough to store all physical block addresses.

Maintain three pointers for the free list that are reset to zero. The first one we will call write\_ptr. This pointer will identify the next location to write the physical address of a block to be de-allocated. Note: we can never free more physical memory locations than we have. Once recording address the pointer will be incremented to walk the free list like a ring.

The second pointer will be called stop\_ptr. The stop\_ptr pointer will be advanced by the number of address chunks de-allocates when a context finishes. The address between the stop\_ptr and write\_ptr cannot be reused because they are still in use. But as soon as the context using then is dismissed the stop\_ptr will be advanced.

The third pointer will be called read\_ptr. This pointer will point to the next address that can be used for allocation as long as the read\_ptr does not equal the stop\_ptr and the IFC is at its maximum count.



### 5.3.5 De-allocate Block

This block will maintain a free physical address block count for each context. While in current context, a count shall be maintained specifying how many blocks were written into the free list at the write\_ptr pointer. This count will be reset upon reset or when this context is active on the back and different than the previous context. It is actually a count of blocks in the previous context that will no longer be used. This count will be used to advance the write\_ptr pointer to make available the set of physical blocks freed when the previous context was done. This allows the discard or de-allocation of any number of blocks in one clock.

### 5.3.6 Operation of Incremental model

The basic operation of the model would start with the write\_ptr, stop\_ptr, read\_ptr pointers in the free list set to zero and the free list counter is set to zero. Also all the dirty bits and the previous context will be initialized to zero. When the first set constants happen, the reset dirty bit will not be set, so we will allocate a physical location from the free list counter because its not at the max value. The data will be written into physical address zero. Both the additional copy of the renaming table and the context zeros of the big renaming table will be updated for the logical address that was written by set start with physical address of 0. This process will be repeated for any logical address that are not dirty until the context changes. If a logical address is hit that has its dirty bits set while in the same context, both dirty bits would be set, so the new data will be over-written to the last physical address assigned for this logical address. When the first draw command of the context is detected, the previous context stored in the additional renaming table will be copied to the larger renaming table in the current (new) context location. Then the set constant logical address with be loaded with a new physical address during the copy and if the reset dirty was set, the physical address it replaced in the renaming table would be entered at the write\_ptr pointer location on the free list and the write\_ptr will be incremented. The de-allocation counter for the previous context (eight) will be incremented. This as set states come in for this context one of the following will happen:

- 1.) No dirty bits are set for the logical address being updated. A line will be allocated of the free-list counter or the free list at read\_ptr pointer if read\_ptr != to stop\_ptr .
- 2.) Reset dirty set and Context dirty not set. A new physical address is allocated, the physical address in the renaming table is put on the free list at write\_ptr and it is incremented along with the de-allocate counter for the last context.
- 3.) Context dirty is set then the data will be written into the physical address specified by the logical address.

This process will continue as long as set states arrive. This block will provide backpressure to the CP whenever he has not free list entries available (counter at max and stop\_ptr == read\_ptr). The command stream will keep a count of contexts of constants in use and prevent more than max constants contexts from being sent.

Whenever a draw packet arrives, the content of the re-mapping table is written to the correct re-mapping table for the context number. Also if the next context uses less constants than the current one all exceeding lines are moved to the free list to be de-allocated later. This happens in parallel with the writing of the re-mapping table to the correct memory.

Now preferable when the constant context leaves the last ALU clause it will be sent to this block and compared with the previous context that left. (Init to zero) If they differ than the older context will no longer be referenced and thus can be de-allocated in the physical memory. This is accomplished by adding the number of blocks freed this context to the stop\_ptr pointer. This will make all the physical addresses used by this context available to the read\_ptr allocate pointer for future allocation.

This device allows representation of multiple contexts of constants data with N copies of the logical address space. It also allows the second context to be represented as the first set plus some new additional data by just storing the delta's. It allows memory to be efficiently used and when the constants updates are small it can store multiple context. However, if the updates are large, less contexts will be stored and potentially performance will be degraded. Although it will still perform as well as a ring could in this case.

## 5.4 Constant Store Indexing

In order to do constant store indexing, the sequencer must be loaded first with the indexes (that come from the GPRs). There are 144 wires from the exit of the SP to the sequencer (9 bits pointers x 16 vertexes/clock). Since the data must pass thru the Shader pipe for the float to fixed conversion, there is a latency of 4 clocks (1 instruction)

between the time the sequencer is loaded and the time one can index into the constant store. The assembly will look like this

```

MOVA R1.X,R2.X    // Loads the sequencer with the content of R2.X, also copies the content of R2.X into R1.X
NOP              // latency of the float to fixed conversion
ADD   R3,R4,C0[R2.X]// Uses the state from the sequencer to add R4 to C0[R2.X] into R3

```

Note that we don't really care about what is in the brackets because we use the state from the MOVA instruction. R2.X is just written again for the sake of simplicity and coherency.

The storage needed in the sequencer in order to support this feature is  $2*64*9$  bits = 1152 bits.

## 5.5 Real Time Commands

The real time commands constants are written by the CP using the register mapped registers allocated for RT. It works the same way than when dealing with regular constant loads BUT in this case the CP is not sending a logical address but rather a physical address and the reads are not passing thru the re-mapping table but are directly read from the memory. The boundary between the two zones is defined by the CONST\_EO\_RT control register. Similarly, for the fetch state, the boundary between the two zones is defined by the TSTATE\_EO\_RT control register.

## 5.6 Constant Waterfalling

In order to have a reasonable performance in the case of constant store indexing using the address register, we are going to have the possibility of using the physical memory port for read only. This way we can read 1 constant per clock and thus have a worst-case waterfall mode of 1 vertex per clock. There is a small synchronization issue related with this as we need for the SQ to make sure that the constants were actually written to memory (not only sent to the sequencer) before it can allow the first vector of pixels or vertices of the state to go thru the ALUs. To do so, the sequencer keeps 8 bits (one per render state) and sets the bits whenever the last render state is written to memory and clears the bit whenever a state is freed.




Figure 10: The instruction store



## 6. Looping and Branches

Loops and branches are planned to be supported and will have to be dealt with at the sequencer level. We plan on supporting constant loops and branches using a control program.

### 6.1 The controlling state.

The R400 controlling state consists of:

```
Boolean[256:0]
Loop_count[7:0][31:0]
Loop_Start[7:0][31:0]
Loop_Step[7:0][31:0]
```

That is 256 Booleans and 32 loops.

We have a stack of 4 elements for nested calls of subroutines and 4 loop counters to allow for nested loops.

This state is available on a per shader program basis.

### 6.2 The Control Flow Program

Examples of control flow programs are located in the R400 programming guide document.

The basic model is as follows:

The render state defined the clause boundaries:

```
Vertex_shader_fetch[7:0][7:0] // eight 8 bit pointers to the location where each clauses control program is located
Vertex_shader_alu[7:0][7:0] // eight 8 bit pointers to the location where each clauses control program is located
Pixel_shader_fetch[7:0][7:0] // eight 8 bit pointers to the location where each clauses control program is located
Pixel_shader_alu[7:0][7:0] // eight 8 bit pointers to the location where each clauses control program is located
```

**A pointer value of FF means that the clause doesn't contain any instructions.**

The control program for a given clause is executed to completion before moving to another clause, (with the exception of the pick two nature of the alu execution). The control program is the only program aware of the clause boundaries.

The control program has nine basic instructions:

```
Execute
Conditional_execute
Conditional_Execute_Predicates
Conditional_jump
Conditionnal_Call
Return
Loop_start
Loop_end
NOP
```

Execute, causes the specified number of instructions in instruction store to be executed.

Conditional\_execute checks a condition first, and if true, causes the specified number of instructions in instruction store to be executed.

Loop\_start resets the corresponding loop counter to the start value on the first pass after it checks for the end condition and if met jumps over to a specified address.

Loop\_end increments (decrements?) the loop counter and jumps back the specified number of instructions.

Conditionnal\_Call jumps to an address and pushes the IP counter on the stack if the condition is met. On the return instruction, the IP is popped from the stack.





Conditional\_execute\_Predicates executes a block of instructions if all bits in the predicate vectors meet the condition.  
Conditional\_jumps jumps to an address if the condition is met.  
NOP is a regular NOP

NOTE THAT ALL JUMPS MUST JUMP TO EVEN CFP ADDRESSES since there are two control flow instructions per memory line. Thus the compiler must insert NOPs where needed to align the jumps on even CFP addresses.

Also if the jump is logically bigger than pshader\_cntl\_size (or vshader\_cntl\_size) we break the program (clause) and set the debug registers. If an execute or conditional\_execute is lower than cntl\_size or bigger than size we also break the program (clause) and set the debug registers.

We have to fit instructions into 48 bits in order to be able to put two control flow instruction per line in the instruction store.

A value of 1 in the Addressing means that the address specified in the Exec Address field (or in the jump address field) is an ABSOLUTE address. If the addressing field is cleared (should be the default) then the address is relative to the base of the current shader program.

Note that whenever a field is marked as RESERVED, it is assumed that all the bits of the field are cleared (0).

Execute					
47	46... 42	41	40 ... 24	23 ... 12	11 ... 0
Addressing	00001	Last	RESERVED	Instruction count	Exec Address

Execute up to 4k instructions at the specified address in the instruction memory. If Last is set, this is the last group of instructions of the clause.

NOP					
47	46 ... 42	41	40 ... 0		
Addressing	00010	Last	RESERVED		

This is a regular NOP. If Last is set, this is the last instruction of the clause.

Conditional_Execute								
47	46 ... 42	41	40	40-39 ... 3332	3231	31-30 ... 24	23 ... 12	11 ... 0
Addressing	00011	Last	RESERVED	Boolean address	Condition	RESERVED	Instruction count	Exec Address

If the specified Boolean (8 bits can address 256 Booleans) meets the specified condition then execute the specified instructions (up to 4k instructions). If Last is set, then if the condition is met, this is the last group of instructions to be executed in the clause. If the condition is not met, we go on to the next control flow instruction.

Conditional_Execute_Predicates								
47	46 ... 42	41	40-40 ... 3534	34-33 ... 3332	3231	31-30 ... 24	23 ... 12	11 ... 0
Addressing	00100	Last	RESERVED	Predicate vector	Condition	RESERVED	Instruction count	Exec Address

Check the AND/OR of all current predicate bits. If AND/OR matches the condition execute the specified number of instructions. We need to AND/OR this with the kill mask in order not to consider the pixels that aren't valid. If Last is set, then if the condition is met, this is the last group of instructions to be executed in the clause. If the condition is not met, we go on to the next control flow instruction.

Loop_Start					
47	46 ... 42		41 ... 17	16 ... 12	11 ... 0



Addressing	00101	RESERVED	loop ID	Jump address
------------	-------	----------	---------	--------------

Loop Start. Compares the loop iterator with the end value. If loop condition not met jump to the address. Forward jump only. Also computes the index value. The loop id must match between the start to end, and also indicates which control flow constants should be used with the loop.

Loop End				
47	46 ... 42	41 ... 17	16 ... 12	11 ... 0
Addressing	00110	RESERVED	loop ID	start address

Loop end. Increments the counter by one, compares the loop count with the end value. If loop condition met, continue, else, jump BACK to the start of the loop.

The way this is described does not prevent nested loops, and the inclusion of the loop id make this easy to do.

Conditionnal Call						
47	46 ... 42	41 ... 3534	34-33 ... 3332	312	34-30 ... 12	11 ... 0
Addressing	00111	RESERVED	Predicate vector	Condition	RESERVED	Jump address

If the condition is met, jumps to the specified address and pushes the control flow program counter on the stack.

Return		
47	46 ... 42	41 ... 0
Addressing	01000	RESERVED

Pops the topmost address from the stack and jumps to that address. If nothing is on the stack, the program will just continue to the next instruction.

Conditionnal Jump							
47	46 ... 42	41 ... 404	40-39 ... 3332	3231	3430	30-29 ... 12	11 ... 0
Addressing	01001	RESERVED	Boolean address	Condition	FW only	RESERVED	Jump address

If condition met, jumps to the address. FORWARD jump only allowed if bit 31 set. Bit 31 is only an optimization for the compiler and should NOT be exposed to the API.

To prevent infinite loops, we will keep 9 bits loop iterators instead of 8 (we are only able to loop 256 times). If the counter goes higher than 255 then the loop\_end or the loop\_start instruction is going to break the loop and set the debug GPRs.

### 6.3 Data dependant predicate instructions

Data dependant conditionals will be supported in the R400. The only way we plan to support those is by supporting three vector/scalar predicate operations of the form:

- PRED\_SETE\_# - similar to SETE except that the result is 'exported' to the sequencer.
- PRED\_SETNE\_# - similar to SETNE except that the result is 'exported' to the sequencer.
- PRED\_SETGT\_# - similar to SETGT except that the result is 'exported' to the sequencer
- PRED\_SETGTE\_# - similar to SETGTE except that the result is 'exported' to the sequencer

For the scalar operations only we will also support the two following instructions:

PRED\_SETE0\_# – SETE0

PRED\_SETE1\_# – SETE1

The export is a single bit - 1 or 0 that is sent using the same data path as the MOVA instruction. The sequencer will maintain 4 sets of 64 bit predicate vectors (in fact 8 sets because we interleave two programs but only 4 will be exposed) and use it to control the write masking. This predicate is not maintained across clause boundaries. The # sign is used to specify which predicate set you want to use 0 thru 3.

Then we have two conditional execute bits. The first bit is a conditional execute “on” bit and the second bit tells us if we execute on 1 or 0. For example, the instruction:

P0\_ADD\_# R0,R1,R2

Is only going to write the result of the ADD into those GPRs whose predicate bit is 0. Alternatively, P1\_ADD\_# would only write the results to the GPRs whose predicate bit is set. The use of the P0 or P1 without precharging the sequencer with a PRED instruction is undefined.

{Issue: do we have to have a NOP between PRED and the first instruction that uses a predicate?}

## 6.4 HW Detection of PV,PS

Because of the control program, the compiler cannot detect statically dependant instructions. In the case of non-masked writes and subsequent reads the sequencer will insert uses of PV,PS as needed. This will be done by comparing the read address and the write address of consecutive instructions. For masked writes, the sequencer will insert NOPs wherever there is a dependant read/write.

The sequencer will also have to insert NOPs between PRED\_SET and MOVA instructions and their uses.

## 6.5 Register file indexing

Because we can have loops in fetch clause, we need to be able to index into the register file in order to retrieve the data created in a fetch clause loop and use it into an ALU clause. The instruction will include the base address for register indexing and the instruction will contain these controls:

Bit7	Bit 6	
0	0	'absolute register'
0	1	'relative register'
1	0	'previous vector'
1	1	'previous scalar'

In the case of an absolute register we just take the address as is. In the case of a relative register read we take the base address and we add to it the loop\_index and this becomes our new address that we give to the shader pipe.

The sequencer is going to keep a loop index computed as such:

$$\text{Index} = \text{Loop\_iterator} * \text{Loop\_step} + \text{Loop\_start}.$$

We loop until loop\_iterator = loop\_count. Loop\_step is a signed value [-128... 127]. The computed index value is a 10 bit counter that is also signed. Its real range is [-256,256]. The tenth bit is only there so that we can provide an out of range value to the “indexing logic” so that it knows when the provided index is out of range and thus can make the necessary arrangements.

## 6.6 Predicated Instruction support for Texture clauses

For texture clauses, we support the following optimization: we keep 1 bit (thus 4 bits for the four predicate vectors) per predicate vector in the reservation stations. A value of 1 means that one ore more elements in the vector have a value of one (thus we have to do the texture fetches for the whole vector). A value of 0 means that no elements in the vector have his predicate bit set and we can thus skip over the texture fetch. **We have to make sure the invalid pixels aren't considered with this optimization.**



## 6.7 Debugging the Shaders

In order to be able to debug the pixel/vertex shaders efficiently, we provide 2 methods.

### 6.7.1 Method 1: Debugging registers

Current plans are to expose 2 debugging, or error notification, registers:

1. address register where the first error occurred
2. count of the number of errors

The sequencer will detect the following groups of errors:

- count overflow
- constant indexing overflow
- register indexing overflow

Compiler recognizable errors:

- jump errors
  - relative jump address > size of the control flow program
- call stack
  - call with stack full
  - return with stack empty

A jump error will always cause the program to break. In this case, a break means that a clause will halt execution, but allowing further clauses to be executed.

With all the other errors, program can continue to run, potentially to worst-case limits. The program will only break if the DB\_PROB\_BREAK register is set.

If indexing outside of the constant or the register range, causing an overflow error, the hardware is specified to return the value with an index of 0. This could be exploited to generate error tokens, by reserving and initializing the 0th register (or constant) for errors.

{ISSUE : Interrupt to the driver or not?}

### 6.7.2 Method 2: Exporting the values in the GPRs (12)

The sequencer will have a count register and an address register for this mode and 3 bits per clause specifying the execution mode for each clause. The modes can be :

- 1) Normal
- 2) Debug Kill
- 3) Debug Addr + Count


Under the normal mode execution follows the normal course. Under the kill mode, all control flow instructions are executed but all normal shader instructions of the clause are replaced by NOPs. Only debug\_export instructions of clause 7 will be executed under the debug kill setting. Under the other mode, normal execution is done until we reach an address specified by the address register and instruction count (useful for loops) specified by the count register. After we have hit the instruction n times (n=count) we switch the clause to the kill mode.

Under the debug mode (debug kill OR debug Addr + count), it is assumed that clause 7 is always exporting 12 debug vectors and that all other exports to the SX block (position, color, z, ect) will be turned off (changed into NOPs) by the sequencer (even if they occur before the address stated by the ADDR debug register).

## 7. Pixel Kill Mask

A vector of 64 bits is kept by the sequencer per group of pixels/vertices. Its purpose is to optimize the texture fetch requests and allow the shader pipe to kill pixels using the following instructions:

```
MASK_SETE
MASK_SETNE
MASK_SETGT
```

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 2015 <del>March, 2002</del> <del>March</del>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 29 of 50
--	--------------------------------------	--	---------------------------------------	------------------


MASK\_SETGTE

## 8. Multipass vertex shaders (HOS)

Multipass vertex shaders are able to export from the 6 last clauses but to memory ONLY.

## 9. Register file allocation

The register file allocation for vertices and pixels can either be static or dynamic. In both cases, the register file is managed using two round robins (one for pixels and one for vertices). In the dynamic case the boundary between pixels and vertices is allowed to move, in the static case it is fixed to 128-VERTEX\_REG\_SIZE for vertices and PIXEL\_REG\_SIZE for pixels.



Above is an example of how the algorithm works. Vertices come in from top to bottom; pixels come in from bottom to top. Vertices are in orange and pixels in green. The blue line is the tail of the vertices and the green line is the tail of the pixels. Thus anything between the two lines is shared. When pixels meets vertices the line turns white and the boundary is static until both vertices and pixels share the same "unallocated bubble". Then the boundary is allowed to move again. The numbering of the GPRs starts from the bottom of the picture at index 0 and goes up to the top at index 127.

## 10. Fetch Arbitration

The fetch arbitration logic chooses one of the 8 potentially pending fetch clauses to be executed. The choice is made by looking at the fifos from 7 to 0 and picking the first one ready to execute. Once chosen, the clause state machine will send one 2x2 fetch per clock (or 4 fetches in one clock every 4 clocks) until all the fetch instructions of the clause are sent. This means that there cannot be any dependencies between two fetches of the same clause.

The arbitrator will not wait for the fetches to return prior to selecting another clause for execution. The fetch pipe will be able to handle up to X(?) in flight fetches and thus there can be a fair number of active clauses waiting for their fetch return data.

## 11. ALU Arbitration

ALU arbitration proceeds in almost the same way than fetch arbitration. The ALU arbitration logic chooses one of the 8 potentially pending ALU clauses to be executed. The choice is made by looking at the fifos from 7 to 0 and picking the first one ready to execute. There are two ALU arbiters, one for the even clocks and one for the odd clocks. For example, here is the sequencing of two interleaved ALU clauses (E and O stands for Even and Odd sets of 4 clocks):

Einst0 Oinst0 Einst1 Oinst1 Einst2 Oinst2 Einst0 Oinst3 Einst1 Oinst4 Einst2 Oinst0...

Proceeding this way hides the latency of 8 clocks of the ALUs. Also note that the interleaving also occurs across clause boundaries.



## 12. Handling Stalls

When the output file is full, the sequencer prevents the ALU arbitration logic from selecting the last clause (this way nothing can exit the shader pipe until there is place in the output file. If the packet is a vertex packet and the position buffer is full (POS\_FULL) then the sequencer also prevents a thread from entering the exporting clause (3?). The sequencer will set the OUT\_FILE\_FULL signal n clocks before the output file is actually full and thus the ALU arbiter will be able read this signal and act accordingly by not preventing exporting clauses to proceed.

## 13. Content of the reservation station FIFOs

The reservation FIFOs contain the state of the vector of pixels and vertices. We have two sets of those: one for pixels, and one for vertices. They contain 3 bits of Render State 7 bits for the base address of the GPRs, some bits for LOD correction and coverage mask information in order to fetch fetch for only valid pixels, the quad address.

## 14. The Output File

The output file is where pixels are put before they go to the RBs. The write BW to this store is 256 bits/clock. Just before this output file are staging registers with write BW 512 bits/clock and read BW 256 bits/clock. The staging registers are 4x128 (and there are 16 of those on the whole chip).

## 15. IJ Format

The IJ information sent by the PA is of this format on a per quad basis:

We have a vector of IJ's (one IJ per pixel at the centroid of the fragment or at the center of the pixel depending on the mode bit). The interpolation is done at a different precision across the 2x2. The upper left pixel's parameters are always interpolated at full 20x24 mantissa precision. Then the result of the interpolation along with the difference in IJ in reduced precision is used to interpolate the parameter for the other three pixels of the 2x2. Here is how we do it:

Assuming P0 is the interpolated parameter at Pixel 0 having the barycentric coordinates I(0), J(0) and so on for P1,P2 and P3. Also assuming that A is the parameter value at V0 (interpolated with I), B is the parameter value at V1 (interpolated with J) and C is the parameter value at V2 (interpolated with (1-I-J).

$$\Delta 01I = I(1) - I(0)$$

$$\Delta 01J = J(1) - J(0)$$

$$\Delta 02I = I(2) - I(0)$$

$$\Delta 02J = J(2) - J(0)$$

$$\Delta 03I = I(3) - I(0)$$

$$\Delta 03J = J(3) - J(0)$$

P0	P1
P2	P3

$$P0 = C + I(0) * (A - C) + J(0) * (B - C)$$

$$P1 = P0 + \Delta 01I * (A - C) + \Delta 01J * (B - C)$$

$$P2 = P0 + \Delta 02I * (A - C) + \Delta 02J * (B - C)$$

$$P3 = P0 + \Delta 03I * (A - C) + \Delta 03J * (B - C)$$

P0 is computed at 20x24 mantissa precision and P1 to P3 are computed at 8X24 mantissa precision. So far no visual degradation of the image was seen using this scheme.

Multiplies (Full Precision): 2

Multiplies (Reduced precision): 6

Subtracts 19x24 (Parameters): 2



Adds: 8

FORMAT OF P0's IJ : Mantissa 20 Exp 4 for I + Sign  
Mantissa 20 Exp 4 for J + Sign

FORMAT of Deltas (x3): Mantissa 8 Exp 4 for I + Sign  
Mantissa 8 Exp 4 for J + Sign

Total number of bits :  $20*2 + 8*6 + 4*8 + 4*2 = 128$

All numbers are kept using the un-normalized floating point convention: if exponent is different than 0 the number is normalized if not, then the number is un-normalized. The maximum range for the IJs (Full precision) is +/- 63 and the range for the Deltas is +/- 127.

## 15.1 Interpolation of constant attributes

Because of the floating point imprecision, we need to take special provisions if all the interpolated terms are the same or if two of the barycentric coordinates are the same.

We start with the premise that if  $A = B$  and  $B = C$  and  $C = A$ , then  $P0,1,2,3 = A$ . Since one or more of the IJ terms may be zero, so we extend this to:

```

if (A=B and B=C and C=A)
  P0,1,2,3 = A;
else if ((I = 0) or (J = 0)) and
  ((J = 0) or (1-I-J = 0)) and
  ((1-J-I = 0) or (I = 0)) {
  if (I != 0) {
    P0 = A;
  } else if (J != 0) {
    P0 = B;
  } else {
    P0 = C;
  }
  //rest of the quad interpolated normally
}
else
{
  normal interpolation
}

```

## 16. Staging Registers

In order for the reuse of the vertices to be 14, the sequencer will have to re-order the data sent IN ORDER by the VGT for it to be aligned with the parameter cache memory arrangement. Given the following group of vertices sent by the VGT:

```

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 || 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 || 32 33 34 35 36 37 38 39
40 41 42 43 44 45 46 47 || 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

```

The sequencer will re-arrange them in this fashion:

```

0 1 2 3 16 17 18 19 32 33 34 35 48 49 50 51 || 4 5 6 7 20 21 22 23 36 37 38 39 52 53 54 55 || 8 9 10 11 24 25 26 27
40 41 42 43 56 57 58 59 || 12 13 14 15 28 29 30 31 44 45 46 47 60 61 62 63

```

The || markers show the SP divisions. In the event a shader pipe is broken, the VGT will send padding to account for the missing pipe. For example, if SP1 is broken, vertices 4 5 6 7 20 21 22 23 36 37 38 39 52 53 54 55 will still be sent by the VGT to the SQ BUT will not be processed by the SP and thus should be considered invalid (by the SU and VGT).



The most straightforward, *non-compressed* interface method would be to convert, in the VGT, the data to 32-bit floating point prior to transmission to the VSISRs. In this scenario, the data would be transmitted to (and stored in) the VSISRs in full 32-bit floating point. This method requires three 24-bit fixed-to-float converters in the VGT. Unfortunately, it also requires and additional 3,072 bits of storage across the VSISRs. This interface is illustrated in [Figure 12](#). The area of the fixed-to-float converters and the VSISRs for this method is roughly estimated as 0.759sqmm using the R300 process. The gate count estimate is shown in [Figure 11](#).

Basis for 8-deep Latch Memory (from R300)			
8x24-bit	11631 $\mu^2$		60.57813 $\mu^2$ per bit
Area of 96x8-deep Latch Memory	46524 $\mu^2$		
Area of 24-bit Fix-to-float Converter	4712 $\mu^2$ per converter		
Method 1	Block	Quantity	Area
	F2F	3	14136
	8x96 Latch	16	744384
			<u>758520 <math>\mu^2</math></u>

Figure 11: Area Estimate for VGT to Shader Interface




Figure 12: VGT to Shader Interface

## 17. The parameter cache

The parameter cache is where the vertex shaders export their data. It consists of 16 128x128 memories (1R/1W). The reuse engine will make it so that all vertexes of a given primitive will hit different memories. The allocation method for these memories is a simple round robin. The parameter cache pointers are mapped in the following way: 4MSBs are the memory number and the 7 LSBs are the address within this memory.

MEMORY NUMBER	ADDRESS
4 bits	7 bits

The PA generates the parameter cache addresses as the positions come from the SQ. All it needs to do is keep a Current\_Location pointer (7 bits only) and as the positions comes increment the memory number. When the memory number field wraps around, the PA increments the Current\_Location by VS\_EXPORT\_COUNT\_7 (a snooped register from the SQ). As an example, say the memories are all empty to begin with and the vertex shader is exporting 8 parameters per vertex (VS\_EXPORT\_COUNT\_7 = 8). The first position received is going to have the PC address 0000000000 the second one 0001000000, third one 0010000000 and so on up to 1111000000. Then the next position received (the 17<sup>th</sup>) is going to have the address 0000001000, the 18<sup>th</sup> 00010001000, the 19<sup>th</sup> 00100001000 and so on. The Current\_location is NEVER reset BUT on chip resets. The only thing to be careful about is that if the SX doesn't send you a full group of positions (<64) then you need to fill the address space so that the next group starts correctly aligned (for example if you receive only 33 positions then you need to add 2\*VS\_EXPORT\_COUNT\_7 to Current\_Location and reset the memory count to 0 before the next vector begins).



## 18. Vertex position exporting

On clause 3 the vertex shader can export to the PA both the vertex position and the point sprite. It can also do so at clause 7 if not done at clause 3. The storage needed to perform the position export is at least 64x128 memories for the position and 64x32 memories for the sprite size. It is going to be taken in the pixel output fifo from the SX blocks. The clause where the position export occurs is specified by the EXPORT\_LATE register. If turned on, it means that the export is going to occur at ALU clause 7 if unset position export occurs at clause 3.

## 19. Exporting Arbitration

Here are the rules for co-issuing exporting ALU clauses.

- 1) Position exports and position exports cannot be co-issued.

All other types of exports can be co-issued as long as there is place in the receiving buffer.

{ISSUE: Do we move the parameter caches to the SX?}

## 20. Export Types

The export type (or the location where the data should be put) is specified using the destination address field in the ALU instruction. Here is a list of all possible export modes:

### 20.1 Vertex Shading

- 0:15 - 16 parameter cache
- 16:31 - Empty (Reserved?)
- 32:43 - 12 vertex exports to the frame buffer and index
- 44:47 - Empty
- 48:59 - 12 debug export (interpret as normal vertex export)
- 60 - export addressing mode
- 61 - Empty
- 62 - position
- 63 - sprite size export that goes with position export  
(point\_h,point\_w,edgeflag,misc)

### 20.2 Pixel Shading

- 0 - Color for buffer 0 (primary)
- 1 - Color for buffer 1
- 2 - Color for buffer 2
- 3 - Color for buffer 3
- 4:7 - Empty
- 8 - Buffer 0 Color/Fog (primary)
- 9 - Buffer 1 Color/Fog
- 10 - Buffer 2 Color/Fog
- 11 - Buffer 3 Color/Fog
- 12:15 - Empty
- 16:31 - Empty (Reserved?)
- 32:43 - 12 exports for multipass pixel shaders.
- 44:47 - Empty
- 48:59 - 12 debug exports (interpret as normal pixel export)
- 60 - export addressing mode
- 61:62 - Empty
- 63 - Z for primary buffer (Z exported to 'alpha' component)



## 21. Special Interpolation modes

### 21.1 Real time commands

We are unable to use the parameter memory since there is no way for a command stream to write into it. Instead we need to add three 16x128 memories (one for each of three vertices x 16 interpolants). These will be mapped onto the register bus and written by type 0 packets, and output to the the parameter busses (the sequencer and/or PA need to be able to address the realtime parameter memory as well as the regular parameter store. For higher performance we should be able to view them as two banks of 16 and do double buffering allowing one to be loaded, while the other is rasterized with. Most overlay shaders will need 2 or 4 scalar coordinates, one option might be to restrict the memory to 16x64 or 32x64 allowing only two interpolated scalars per cycle, the only problem I see with this is, if we view support for 16 vector-4 interpolants important (true only if we map Microsoft's high priority stream to the realtime stream), then the PA/sequencer need to support a realtime-specific mode where we need to address 32 vectors of parameters instead of 16. This mode is triggered by the primitive type: REAL TIME. The actual memories are in the in the SX blocks. The parameter data memories are hooked on the RBBM bus and are loaded by the CP using register mapped memory.

### 21.2 Sprites/ XY screen coordinates/ FB information

When working with sprites, one may want to overwrite the parameter 0 with SC generated data. Also, XY screen coordinates may be needed in the shader program. This functionality is controlled by the gen\_I0 register (in SQ) in conjunction with the SND\_XY register (in SC). Also it is possible to send the faceness information (for OGL front/back special operations) to the shader using the same control register. Here is a list of all the modes and how they interact together:

Gen\_st is a bit taken from the interface between the SC and the SQ. This is the MSB of the primitive type. If the bit is set, it means we are dealing with Point AA, Line AA or sprite and in this case the vertex values are going to generated between 0 and 1.

Param\_Gen\_I0 disable, snd\_xy disable, no gen\_st – I0 = No modification  
 Param\_Gen\_I0 disable, snd\_xy disable, gen\_st – I0 = No modification  
 Param\_Gen\_I0 disable, snd\_xy enable, no gen\_st – I0 = No modification  
 Param\_Gen\_I0 disable, snd\_xy enable, gen\_st – I0 = No modification  
 Param\_Gen\_I0 enable, snd\_xy disable, no gen\_st – I0 = garbage, garbage, garbage, faceness  
 Param\_Gen\_I0 enable, snd\_xy disable, gen\_st – I0 = garbage, garbage, s, t  
 Param\_Gen\_I0 enable, snd\_xy enable, no gen\_st – I0 = screen x, screen y, garbage, faceness  
 Param\_Gen\_I0 enable, snd\_xy enable, gen\_st – I0 = screen x, screen y, s, t

### 21.3 Auto generated counters

In the cases we are dealing with multipass shaders, the sequencer is going to generate a vector count to be able to both use this count to write the 1<sup>st</sup> pass data to memory and then use the count to retrieve the data on the 2<sup>nd</sup> pass. The count is always generated in the same way but it is passed to the shader in a slightly different way depending on the shader type (pixel or vertex). This is toggled on and off using the GEN\_INDEX register. The sequencer is going to keep two counters, one for pixels and one for vertices. Every time a full vector of vertices or pixels is written to the GPRs the counter is incremented. Every time a state change is detected, the corresponding counter is reset. While there is only one count broadcast to the GPRs, the LSB are hardwired to specific values making the index different for all elements in the vector.

#### 21.3.1 Vertex shaders

In the case of vertex shaders, if GEN\_INDEX is set, the data will be put into the x field of the third register (it means that the compiler must allocate 3 GPRs in all multipass vertex shader modes).

#### 21.3.2 Pixel shaders

In the case of pixel shaders, if GEN\_INDEX is set and Param\_Gen\_I0 is enabled, the data will be put in the x field of the 2<sup>nd</sup> register (R1.x), else if GEN\_INDEX is set the data will be put into the x field of the 1<sup>st</sup> register (R0.x).




Figure 13: GPR input mux Control

## 22. State management

Every clock, the sequencer will report to the CP the oldest states still in the pipe. These are the states of the programs as they enter the last ALU clause.

### 22.1 Parameter cache synchronization

In order for the sequencer not to begin a group of pixels before the associated group of vertices has finished, the sequencer will keep a 6 bit count per state (for a total of 8 counters). These counters are initialized to 0 and every time a vertex shader exports its data TO THE PARAMETER CACHE, the corresponding pointer is incremented. When the SC sends a new vector of pixels with the SC\_SQ\_new\_vector bit asserted, the sequencer will first check if the count is greater than 0 before accepting the transmission (it will in fact accept the transmission but then lower its ready to receive). Then the sequencer waits for the count to go to one and decrements it. The sequencer can then issue the group of pixels to the interpolators. Every time the state changes, the new state counter is initialized to 0.

## 23. XY Address imports

The SC will be able to send the XY addresses to the GPRs. It does so by interleaving the writes of the IJs (to the IJ buffer) with XY writes (to the XY buffer). Then when writing the data to the GPRs, the sequencer is going to interpolate the IJ data or pass the XY data thru a Fix→float converter and expander and write the converted values to the GPRs. The Xys are currently SCREEN SPACE COORDINATES. The values in the XY buffers will wrap. See section 21.2 for details on how to control the interpolation in this mode.

### 23.1 Vertex indexes imports

In order to import vertex indexes, we have 16 8x96 staging registers. These are loaded one line at a time by the VGT block (96 bits). They are loaded in floating point format and can be transferred in 4 or 8 clocks to the GPRs.



## 24. Registers

### 24.1 Control

REG_DYNAMIC	Dynamic allocation (pixel/vertex) of the register file on or off.
REG_SIZE_PIX	Size of the register file's pixel portion (minimal size when dynamic allocation turned on)
REG_SIZE_VTX	Size of the register file's vertex portion (minimal size when dynamic allocation turned on)
ARBITRATION_POLICY	policy of the arbitration between vertexes and pixels
INST_STORE_ALLOC	interleaved, separate
INST_BASE_VTX	start point for the vertex instruction store (RT always ends at vertex_base and Begins at 0)
INST_BASE_PIX	start point for the pixel shader instruction store
ONE_THREAD	debug state register. Only allows one program at a time into the GPRs
ONE_ALU	debug state register. Only allows one ALU program at a time to be executed (instead of 2)
INSTRUCTION	This is where the CP puts the base address of the instruction writes and type (auto-incremented on reads/writes) Register mapped
CONSTANTS	512*4 ALU constants + 32*6 Texture state 32 bits registers (logically mapped)
CONSTANTS_RT	256*4 ALU constants + 32*6 texture states? (physically mapped)
CONSTANT_EO_RT	This is the size of the space reserved for real time in the constant store (from 0 to CONSTANT_EO_RT). The re-mapping table operates on the rest of the memory
TSTATE_EO_RT	This is the size of the space reserved for real time in the fetch state store (from 0 to TSTATE_EO_RT). The re-mapping table operates on the rest of the memory
EXPORT_LATE	Controls whether or not we are exporting position from clause 3. If set, position exports occur at clause 7.

### 24.2 Context

VS_FETCH_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
VS_ALU_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
PS_FETCH_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
PS_ALU_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
PS_BASE	base pointer for the pixel shader in the instruction store
VS_BASE	base pointer for the vertex shader in the instruction store
VS_CF_SIZE	size of the vertex shader (# of instructions in control program/2)
PS_CF_SIZE	size of the pixel shader (# of instructions in control program/2)
PS_SIZE	size of the pixel shader (cntl+instructions)
VS_SIZE	size of the vertex shader (cntl+instructions)
PS_NUM_REG	number of GPRs to allocate for pixel shader programs
VS_NUM_REG	number of GPRs to allocate for vertex shader programs
PARAM_SHADE	One 16 bit register specifying which parameters are to be gouraud shaded (0 = flat, 1 = gouraud)
PROVO_VERT	0 : vertex 0, 1: vertex 1, 2: vertex 2, 3: Last vertex of the primitive
PARAM_WRAP	64 bits: for which parameters (and channels (xyzw)) do we do the cyl wrapping (0=linear, 1=cylindrical).
PS_EXPORT_MODE	0xxxx : Normal mode 1xxxx : Multipass mode If normal, bbbz where bbb is how many colors (0-4) and z is export z or not If multipass 1-12 exports for color.
VS_EXPORT_MASK	which of the last 6 ALU clauses is exporting (multipass only)
VS_EXPORT_MODE	0: position (1 vector), 1: position (2 vectors), 3:multipass
VS_EXPORT_COUNT_{0...6}	Six 4 bit counters representing the # of interpolated parameters exported in clause 7 (located in VS_EXPORT_COUNT_6) OR # of exported vectors to memory per clause in multipass mode (per clause)
PARAM_GEN_I0	Do we overwrite or not the parameter 0 with XY data and generated T and S values

GEN\_INDEX Auto generates an address from 0 to XX. Puts the results into R0-1 for pixel shaders and R2 for vertex shaders

CONST\_BASE\_VTX (9 bits) Logical Base address for the constants of the Vertex shader

CONST\_BASE\_PIX (9 bits) Logical Base address for the constants of the Pixel shader

CONST\_SIZE\_PIX (8 bits) Size of the logical constant store for pixel shaders

CONST\_SIZE\_VTX (8 bits) Size of the logical constant store for vertex shaders

INST\_PRED\_OPTIMIZE Turns on the predicate bit optimization (if of, conditional\_execute\_predicates is always executed).

CF\_BOOLEANS 256 boolean bits

CF\_LOOP\_COUNT 32x8 bit counters (number of times we traverse the loop)

CF\_LOOP\_START 32x8 bit counters (init value used in index computation)

CF\_LOOP\_STEP 32x8 bit counters (step value used in index computation)

## 25. DEBUG Registers

### 25.1 Context

DB\_PROB\_ADDR instruction address where the first problem occurred

DB\_PROB\_COUNT number of problems encountered during the execution of the program

DB\_PROB\_BREAK break the clause if an error is found.

DB\_INST\_COUNT instruction counter for debug method 2

DB\_BREAK\_ADDR break address for method number 2

DB\_CLAUSE

\_MODE\_ALU\_{0...7} clause mode for debug method 2 (0: normal, 1: addr, 2: kill)

DB\_CLAUSE

\_MODE\_FETCH\_{0...7} clause mode for debug method 2 (0: normal, 1: addr, 2: kill)

### 25.2 Control

DB\_ALUCST\_MEMSIZE Size of the physical ALU constant memory

DB\_TSTATE\_MEMSIZE Size of the physical texture state memory

## 26. Interfaces

### 26.1 External Interfaces

Whenever an x is used, it means that the bus is broadcast to all units of the same name. For example, if a bus is named SQ→SPx it means that SQ is going to broadcast the same information to all SP instances.

#### 26.1.1 *SC to SQ : IJ Control bus*

This is the control information sent to the sequencer in order to control the IJ fifos and all other information needed to execute a shader program on the sent pixels. This information is sent over 2 clocks, if SENDXY is asserted the next control packet is going to be ignored and XY information is going to be sent on the IJ bus (for the quads that were just sent). All pixels from the group of quads are from the same primitive, all quads of a vector are from the same render state.



Name	Direction	Bits	Description
SC_SQ_q_wr_mask	SC→SQ	4	Quad Write mask left to right
SC_SQ_lod_correct	SC→SQ	24	LOD correction per quad (6 bits per quad)
SC_SQ_param_ptr0	SC→SQ	11	P Store pointer for vertex 0
SC_SQ_param_ptr1	SC→SQ	11	P Store pointer for vertex 1
SC_SQ_param_ptr2	SC→SQ	11	P Store pointer for vertex 2
SC_SQ_end_of_vect	SC→SQ	1	End of the vector
SC_SQ_store_dealloc	SC→SQ	1	Deallocation token for the P Store
SC_SQ_state	SC→SQ	3	State/constant pointer
SC_SQ_valid_pixel	SC→SQ	16	Valid bits for all pixels
SC_SQ_null_prim	SC→SQ	1	Null Primitive (for PC deallocation purposes)
SC_SQ_end_of_prim	SC→SQ	1	End Of the primitive
SC_SQ_send_xy	SC→SQ	1	Sending XY information [XY information is going to be sent on the next clock]
SC_SQ_prim_type	SC→SQ	3	Real time command need to load tex cords from alternate buffer. Line AA, Point AA and Sprite reads their parameters from GEN_T and GEN_S GPRs. 000 : Normal 011 : Real Time 100 : Line AA 101 : Point AA 110 : Sprite
SC_SQ_new_vector	SC→SQ	1	This primitive comes from a new vector of vertices. Make sure that the corresponding vertex shader has finished before starting the group of pixels.
SC_SQ_RTRn	SQ→SC	1	Stalls the PA in n clocks
SC_SQ_RTS	SC→SQ	1	SC ready to send data

### 26.1.2 SQ to SP: Interpolator bus

Name	Direction	Bits	Description
SQ_SPx_interp_prim_type	SQ→SPx	3	Type of the primitive 000 : Normal 011 : Real Time 100 : Line AA 101 : Point AA 110 : Sprite
SQ_SPx_interp_ijline	SQ→SPx	2	Line in the IJ/XY buffer to use to interpolate
SQ_SPx_interp_mode	SQ→SPx	1	0: Use centroid buffer 1: Use center buffer
SQ_SPx_interp_buff_swap	SQ→SPx	1	Swap the IJ/XY buffers at the end of the interpolation
SQ_SPx_interp_gen_i0	SQ→SPx	1	Generate I0 or not. This tells the interpolators not to use the parameter cache but rather overwrite the data with interpolated 1 and 0. Overwrite if gen_i0 is high.

### 26.1.3 SQ to SX: Interpolator bus

Name	Direction	Bits	Description
SQ_SPx_interp_flat_vtx	SQ→SPx	2	Provoking vertex for flat shading
SQ_SPx_interp_flat_gouraud	SQ→SPx	1	Flat or gouraud shading
SQ_SPx_interp_cyl_wrap	SQ→SPx	4	Wich channel needs to be cylindrical wrapped
SQ_SXx_ptr1mux0	SQ→SXx	11	Parameter Cache Pointer
SQ_SXx_ptr2mux1	SQ→SXx	11	Parameter Cache Pointer
SQ_SXx_ptr3mux2	SQ→SXx	11	Parameter Cache Pointer
SQ_SXx_RT_switch	SQ→SXx	1	Selects between RT and Normal data
SQ_SXx_pc_wr_en	SQ→SXx	1	Write enable for the PC memories
SQ_SXx_pc_wr_addr	SQ→SXx	7	Write address for the PCs





### 26.1.4 SQ to SP: Staging Register Data

This is a broadcast bus that sends the VSISR information to the staging registers of the shader pipes.

Name	Direction	Bits	Description
SQ_SPx_vgt_vsizr_data	SQ→SPx	96	Pointers of indexes or HOS surface information
SQ_SPx_vgt_vsizr_double	SQ→SPx	1	0: Normal 96 bits per vert 1: double 192 bits per vert
SQ_SP0_data_valid	SQ→SP0	1	Data is valid
SQ_SP1_data_valid	SQ→SP1	1	Data is valid
SQ_SP2_data_valid	SQ→SP2	1	Data is valid
SQ_SP3_data_valid	SQ→SP3	1	Data is valid

### 26.1.5 PA to SQ : Vertex interface


#### 26.1.5.1 Interface Signal Table


The area difference between the two methods is not sufficient to warrant complicating the interface or the state requirements of the VSISRs. **Therefore, the POR for this interface is that the VGT will transmit the data to the VSISRs (via the Shader Sequencer) in full, 32-bit floating-point format.** The VGT can transmit up to six 32-bit floating-point values to each VSISR where four or more values require two transmission clocks. The data bus is 96 bits wide.

Name	Bits	Description
PA_SQ_vgt_vsizr_data	96	Pointers of indexes or HOS surface information
PA_SQ_vgt_vsizr_double	1	0: Normal 96 bits per vert 1: double 192 bits per vert
PA_SQ_vgt_end_of_vector	1	Indicates the last VSISR data set for the current process vector (for double vector data, "end_of_vector" is set on the second vector)
PA_SQ_vgt_vsizr_valid	1	Vsizr data is valid
PA_SQ_vgt_state	3	Render State (6*3+3 for constants). This signal is guaranteed to be correct when "PA_SQ_vgt_end_of_vector" is high.
PA_SQ_vgt_send	1	Data on the VGT_SQ is valid receive (see write-up for standard R400 SEND/RTR interface handshaking)
SQ_PA_vgt_rtr	1	Ready to receive (see write-up for standard R400 SEND/RTR interface handshaking)

#### 26.1.5.2 Interface Diagrams

PROTECTIVE ORDER MATERIAL

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 201518 <small>Marab 20024 Marab</small>	R400 Sequencer Specification	PAGE 42 of 50
---	--------------------------------------	--	------------------------------	------------------





PROTECTIVE ORDER MATERIAL

ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 201518 <i>March 2002, March</i>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 43 of 50
--------------------------------------	--	---------------------------------------	------------------




Figure 1. Detailed Logical Diagram for PA\_SQ\_vgt Interface.



### 26.1.6 SQ to CP: State report

Name	Direction	Bits	Description
SQ_CP_vrtx_state	SEQ→CP	3	Oldest vertex state still in the pipe
SQ_CP_pix_state	SEQ→CP	3	Oldest pixel state still in the pipe

### 26.1.7 SQ to SX: Control bus

Name	Direction	Bits	Description
SQ_SXx_exp_Pixel	SQ→SXx	1	1: Pixel 0: Vertex
SQ_SXx_exp_Clause	SQ→SXx	3	Clause number, which is needed for vertex clauses
SQ_SXx_exp_State	SQ→SXx	3	State ID
SQ_SXx_exp_exportID	SQ→SXx	1	ALU ID

These fields are sent synchronously with SP export data, described in SP0→SX0 interface every time the sequencer picks an exporting clause for execution.

### 26.1.8 SX to SQ : Output file control

Name	Direction	Bits	Description
SXx_SQ_Export_count_rdy	SXx→SQ	1	Raised by SX0 to indicate that the following two fields reflect the result of the most recent export
SXx_SQ_Export_Position	SXx→SQ	1	Specifies whether there is room for another position.
SXx_SQ_Export_Buffer	SXx→SQ	7	Specifies the space available in the output buffers. 0: buffers are full 1: 2K-bits available (32-bits for each of the 64 pixels in a clause) ... 64: 128K-bits available (16 128-bit entries for each of 64 pixels) 65-127: RESERVED

### 26.1.9 SQ to TP: Control bus


Once every clock, the fetch unit sends to the sequencer on which clause it is now working and if the data in the GPRs is ready or not. This way the sequencer can update the fetch counters for the reservation station fifos. The sequencer also provides the instruction and constants for the fetch to execute and the address in the register file where to write the fetch return data.

Name	Direction	Bits	Description
TPx_SQ_data_rdy	TPx→SQ	1	Data ready
TPx_SQ_clause_num	TPx→SQ	3	Clause number
TPx_SQ_Type	TPx→SQ	1	Type of data sent (0:PIXEL, 1:VERTEX)
SQ_TPx_const	SQ→TPx	48	Fetch state sent over 4 clocks (192 bits total)
SQ_TPx_instuct	SQ→TPx	24	Fetch instruction sent over 4 clocks
SQ_TPx_end_of_clause	SQ→TPx	1	Last instruction of the clause
SQ_TPx_Type	SQ→TPx	1	Type of data sent (0:PIXEL, 1:VERTEX)
SQ_TPx_phase	SQ→TPx	2	Write phase signal
SQ_TP0_lod_correct	SQ→TP0	6	LOD correct 3 bits per comp 2 components per quad
SQ_TP0_pmask	SQ→TP0	4	Pixel mask 1 bit per pixel
SQ_TP1_lod_correct	SQ→TP1	6	LOD correct 3 bits per comp 2 components per quad
SQ_TP1_pmask	SQ→TP1	4	Pixel mask 1 bit per pixel
SQ_TP2_lod_correct	SQ→TP2	6	LOD correct 3 bits per comp 2 components per quad
SQ_TP2_pmask	SQ→TP2	4	Pixel mask 1 bit per pixel
SQ_TP3_lod_correct	SQ→TP3	6	LOD correct 3 bits per comp 2 components per quad
SQ_TP3_pmask	SQ→TP3	4	Pixel mask 1 bit per pixel

SQ_TPx_clause_num	SQ→TPx	3	Clause number
SQ_TPx_write_gpr_index	SQ->TPx	7	Index into Register file for write of returned Fetch Data

### 26.1.10 TP to SQ: Texture stall

The TP sends this signal to the SQ when its input buffer is full. The SQ is going to send it to the SP X clocks after reception (maximum of 3 clocks of pipeline delay).



Name	Direction	Bits	Description
TP_SQ_fetch_stall	TP→SQ	1	Do not send more texture request if asserted

### 26.1.11 SQ to SP: Texture stall

Name	Direction	Bits	Description
SQ_SPx_fetch_stall	SQ→SPx	1	Do not send more texture request if asserted

### 26.1.12 SQ to SP: GPR, Parameter cache control and auto counter

Name	Direction	Bits	Description
SQ_SPx_gpr_wr_addr	SQ→SPx	7	Write address
SQ_SPx_gpr_rd_addr	SQ→SPx	7	Read address
SQ_SPx_gpr_red_addr_en	SQ→SPx	1	Read Enable
SQ_SPx_gpr_wewr_addr_en	SQ→SPx	1	Write Enable for the GPRs
SQ_SPx_gpr_phase_mux	SQ→SPx	2	The phase mux (arbitrates between inputs, ALU SRC reads and writes)
SQ_SPx_channel_mask	SQ→SPx	4	The channel mask
SQ_SP0_pixel_mask	SQ→SP0	4	The pixel mask
SQ_SP1_pixel_mask	SQ→SP1	4	The pixel mask
SQ_SP2_pixel_mask	SQ→SP2	4	The pixel mask
SQ_SP3_pixel_mask	SQ→SP3	4	The pixel mask
SQ_SPx_gpr_input_mux	SQ→SPx	2	When the phase mux selects the inputs this tells from which source to read from: Interpolated data, VTX0, VTX1, autogen counter.
SQ_SPx_index_count	SQ→SPx	12?	Index count, common for all shader pipes



## 26.1.13 SQ to SPx: Instructions

Name	Direction	Bits	Description
SQ_SPx_instruct_start	SQ→SPx	1	Instruction start
SQ_SPx_instruct	SQ→SPx	21	Transferred over 4 cycles 0: SRC A Select 2:0 SRC A Argument Modifier 3:3 SRC A swizzle 11:4 VectorDst 17:12 Unused 20:18 ----- 1: SRC B Select 2:0 SRC B Argument Modifier 3:3 SRC B swizzle 11:4 ScalarDst 17:12 Unused 20:18 ----- 2: SRC C Select 2:0 SRC C Argument Modifier 3:3 SRC C swizzle 11:4 Unused 20:12 ----- 3: Vector Opcode 4:0 Scalar Opcode 10:5 Vector Clamp 11:11 Scalar Clamp 12:12 Vector Write Mask 16:13 Scalar Write Mask 20:17
SQ_SPx_exp_exportID	SQ→SPx	1	ALU ID
SQ_SPx_stall	SQ→SPx	1	Stall signal
SQ_SPx_export_count	SQ→SPx	3	Each set of four pixels or vectors is exported over eight clocks. This field specifies where the SP is in that sequence.
SQ_SPx_export_last	SQ→SPx	1	Asserted on the first shader count of the last export of the clause
SQ_SP0_export_pvalid	SQ→SP0	4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock
SQ_SP0_export_wvalid	SQ→SP0	2	Specifies whether to write low and/or high 32-bit word of the 64-bit export data from each of the 16 pixels or vectors
SQ_SP1_export_pvalid	SQ→SP1	4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock
SQ_SP1_export_wvalid	SQ→SP1	2	Specifies whether to write low and/or high 32-bit word of the 64-bit export data from each of the 16 pixels or vectors
SQ_SP2_export_pvalid	SQ→SP2	4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock
SQ_SP2_export_wvalid	SQ→SP2	2	Specifies whether to write low and/or high 32-bit word of the 64-bit export data from each of the 16 pixels or vectors
SQ_SP3_export_pvalid	SQ→SP3	4	Result of pixel kill in the shader pipe, which must be



			output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock
SQ_SP3_export_wvalid	SQ→SP3	2	Specifies whether to write low and/or high 32-bit word of the 64-bit export data from each of the 16 pixels or vectors

### 26.1.14 SP to SQ: Constant address load/ Predicate Set

Name	Direction	Bits	Description
SP0_SQ_const_addr	SP0→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer
SP0_SQ_valid	SP0→SQ	1	Data valid
SP1_SQ_const_addr	SP1→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer
SP1_SQ_valid	SP1→SQ	1	Data valid
SP2_SQ_const_addr	SP2→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer
SP2_SQ_valid	SP2→SQ	1	Data valid
SP3_SQ_const_addr	SP3→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer
SP3_SQ_valid	SP3→SQ	1	Data valid

### 26.1.15 SQ to SPx: constant broadcast

Name	Direction	Bits	Description
SQ_SPx_constant	SQ→SPx	128	Constant broadcast

### 26.1.16 SP0 to SQ: Kill vector load

Name	Direction	Bits	Description
SP0_SQ_kill_vect	SP0→SQ	4	Kill vector load
SP1_SQ_kill_vect	SP1→SQ	4	Kill vector load
SP2_SQ_kill_vect	SP2→SQ	4	Kill vector load
SP3_SQ_kill_vect	SP3→SQ	4	Kill vector load

### 26.1.17 SQ to CP: RBBM bus

Name	Direction	Bits	Description
SQ_RBB_rs	SQ→CP	1	Read Strobe
SQ_RBB_rd	SQ→CP	32	Read Data
SQ_RBBM_nrtrtr	SQ→CP	1	Optional
SQ_RBBM_rtr	SQ→CP	1	Real-Time (Optional)

### 26.1.18 CP to SQ: RBBM bus

Name	Direction	Bits	Description
rbbm_we	CP→SQ	1	Write Enable
rbbm_a	CP→SQ	15	Address -- Upper Extent is TBD (16:2)
rbbm_wd	CP→SQ	32	Data
rbbm_be	CP→SQ	4	Byte Enables
rbbm_re	CP→SQ	1	Read Enable
rbb_rs0	CP→SQ	1	Read Return Strobe 0
rbb_rs1	CP→SQ	1	Read Return Strobe 1
rbb_rd0	CP→SQ	32	Read Data 0
rbb_rd1	CP→SQ	32	Read Data 0
RBBM_SQ_soft_reset	CP→SQ	1	Soft Reset



## 27. Examples of program executions

### 27.1.1 Sequencer Control of a Vector of Vertices

1. PA sends a vector of 64 vertices (actually vertex indices – 32 bits/index for 2048 bit total) to the RE's Vertex FIFO
  - state pointer as well as tag into position cache is sent along with vertices
  - space was allocated in the position cache for transformed position before the vector was sent
  - **also before the vector is sent to the RE, the CP has loaded the global instruction store with the vertex shader program (using the MH?)**
  - The vertex program is assumed to be loaded when we receive the vertex vector.
    - the SEQ then accesses the IS base for this shader using the local state pointer (provided to all sequencers by the RBBM when the CP is done loading the program)
2. SEQ arbitrates between the Pixel FIFO and the Vertex FIFO – basically the Vertex FIFO always has priority
  - at this point the vector is removed from the Vertex FIFO
  - the arbiter is not going to select a vector to be transformed if the parameter cache is full unless the pipe as nothing else to do (ie no pixels are in the pixel fifo).
3. SEQ allocates space in the SP register file for index data plus GPRs used by the program
  - the number of GPRs required by the program is stored in a local state register, which is accessed using the state pointer that came down with the vertices
  - SEQ will not send vertex data until space in the register file has been allocated
4. SEQ sends the vector to the SP register file over the RE\_SP interface (which has a bandwidth of 2048 bits/cycle)
  - the 64 vertex indices are sent to the 64 register files over 4 cycles
    - RF0 of SU0, SU1, SU2, and SU3 is written the first cycle
    - RF1 of SU0, SU1, SU2, and SU3 is written the second cycle
    - RF2 of SU0, SU1, SU2, and SU3 is written the third cycle
    - RF3 of SU0, SU1, SU2, and SU3 is written the fourth cycle
  - the index is written to the least significant 32 bits (**floating point format?**) (**what about compound indices**) of the 128-bit location within the register file (w); the remaining data bits are set to zero (x, y, z)
5. SEQ constructs a control packet for the vector and sends it to the first reservation station (the FIFO in front of fetch state machine 0, or TSM0 FIFO)
  - the control packet contains the state pointer, the tag to the position cache and a register file base pointer.
6. TSM0 accepts the control packet and fetches the instructions for fetch clause 0 from the global instruction store
  - TSM0 was first selected by the TSM arbiter before it could start
7. all instructions of fetch clause 0 are issued by TSM0
8. the control packet is passed to the next reservation station (the FIFO in front of ALU state machine 0, or ASM0 FIFO)
  - TSM0 does not wait for requests made to the Fetch Unit to complete; it passes the register file write index for the fetch data to the TU, which will write the data to the RF as it is received
  - once the TU has written all the data to the register files, it increments a counter that is associated with ASM0 FIFO; a count greater than zero indicates that the ALU state machine can go ahead start to execute the ALU clause
9. ASM0 accepts the control packet (after being selected by the ASM arbiter) and gets the instructions for ALU clause 0 from the global instruction store
10. all instructions of ALU clause 0 are issued by ASM0, then the control packet is passed to the next reservation station (the FIFO in front of fetch state machine 1, or TSM1 FIFO)
11. the control packet continues to travel down the path of reservation stations until all clauses have been executed
  - position can be exported in ALU clause 3 (or 4?); the data (and the tag) is sent over a position bus (which is shared with all four shader pipes) back to the PA's position cache
  - A parameter cache pointer is also sent along with the position data. This tells to the PA where the data is going to be in the parameter cache.
    - there is a position export FIFO in the SP that buffers position data before it gets sent back to the PA





- the ASM arbiter will prevent a packet from starting an exporting clause if the position export FIFO is full
- parameter data is exported in clause 7 (as well as position data if it was not exported earlier)
  - parameter data is sent to the Parameter Cache over a dedicated bus
  - the SEQ allocates storage in the Parameter Cache, and the SEQ deallocates that space when there is no longer a need for the parameters (it is told by the PA when using a token).
  - the ASM arbiter will prevent a packet from starting on ASM7 if the parameter cache (or the position buffer if position is being exported) is full

12. after the shader program has completed, the SEQ will free up the GPRs so that they can be used by another shader program

### 27.1.2 Sequencer Control of a Vector of Pixels

#### 1. As with vertex shader programs, pixel shaders are loaded into the global instruction store by the CP

- At this point it is assumed that the pixel program is loaded into the instruction store and thus ready to be read.
- the RE's Pixel FIFO is loaded with the barycentric coordinates for pixel quads by the detailed walker
    - the state pointer and the LOD correction bits are also placed in the Pixel FIFO
    - the Pixel FIFO is wide enough to source four quad's worth of barycentrics per cycle
  - SEQ arbitrates between Pixel FIFO and Vertex FIFO – when there are no vertices pending OR there is no space left in the register files for vertices, the Pixel FIFO is selected
  - SEQ allocates space in the SP register file for all the GPRs used by the program
    - the number of GPRs required by the program is stored in a local state register, which is accessed using the state pointer
    - SEQ will not allow interpolated data to be sent to the shader until space in the register file has been allocated
  - SEQ controls the transfer of interpolated data to the SP register file over the RE\_SP interface (which has a bandwidth of 2048 bits/cycle). See interpolated data bus diagrams for details.
  - SEQ constructs a control packet for the vector and sends it to the first reservation station (the FIFO in front of fetch state machine 0, or TSM0 FIFO)
    - note that there is a separate set of reservation stations/arbiters/state machines for vertices and for pixels
    - the control packet contains the state pointer, the register file base pointer, and the LOD correction bits
    - all other information (such as quad address for example) travels in a separate FIFO
  - TSM0 accepts the control packet and fetches the instructions for fetch clause 0 from the global instruction store
    - TSM0 was first selected by the TSM arbiter before it could start
  - all instructions of fetch clause 0 are issued by TSM0
  - the control packet is passed to the next reservation station (the FIFO in front of ALU state machine 0, or ASM0 FIFO)
    - TSM0 does not wait for fetch requests made to the Fetch Unit to complete; it passes the register file write index for the fetch data to the TU, which will write the data to the RF as it is received
    - once the TU has written all the data for a particular clause to the register files, it increments a counter that is associated with the ASM0 FIFO; a count greater than zero indicates that the ALU state machine can go ahead and pop the FIFO and start to execute the ALU clause
  - ASM0 accepts the control packet (after being selected by the ASM arbiter) and gets the instructions for ALU clause 0 from the global instruction store
  - all instructions of ALU clause 0 are issued by ASM0, then the control packet is passed to the next reservation station (the FIFO in front of fetch state machine 1, or TSM1 FIFO)
  - the control packet continues to travel down the path of reservation stations until all clauses have been executed
    - pixel data is exported in the last ALU clause (clause 7)
      - it is sent to an output FIFO where it will be picked up by the render backend
      - the ASM arbiter will prevent a packet from starting on ASM7 if the output FIFO is full
  - after the shader program has completed, the SEQ will free up the GPRs so that they can be used by another shader program



### 27.1.3 Notes

- 14. The state machines and arbiters will operate ahead of time so that they will be able to immediately start the real threads or stall.
- 15. The register file base pointer for a vector needs to travel with the vector through the reservation stations, but the instruction store base pointer does not – this is because the RF pointer is different for all threads, but the IS pointer is only different for each state and thus can be accessed via the state pointer.


## 28. Open issues

Need to do some testing on the size of the register file as well as on the register file allocation method (dynamic VS static).

Saving power?

Parameter caches in SX?

Using both IJ buffers for center + centroid interpolation?

	<b>ORIGINATE DATE</b> 24 September, 2001	<b>EDIT DATE</b> <u>4 September, 2015</u> <small>March 2002, March</small>	<b>DOCUMENT-REV. NUM.</b> GEN-CXXXXX-REVA	<b>PAGE</b> 1 of 52
<b>Author:</b> Laurent Lefebvre				
<b>Issue To:</b>		<b>Copy No:</b>		
<h1>R400 Sequencer Specification</h1> <h2>SQ</h2> <h3>Version 1.108</h3>				
<p><b>Overview:</b> This is an architectural specification for the R400 Sequencer block (SEQ). It provides an overview of the required capabilities and expected uses of the block. It also describes the block interfaces, internal sub-blocks, and provides internal state diagrams.</p> <p>AUTOMATICALLY UPDATED FIELDS:  <b>Document Location:</b> C:\perforce\r400\doc_lib\design\blocks\sq\R400_Sequencer.doc  <b>Current Intranet Search Title:</b> R400 Sequencer Specification</p>				
<b>APPROVALS</b>				
<b>Name/Dept</b>		<b>Signature/Date</b>		
<b>Remarks:</b>				
<p>THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION THAT COULD BE SUBSTANTIALLY DETRIMENTAL TO THE INTEREST OF ATI TECHNOLOGIES INC. THROUGH UNAUTHORIZED USE OR DISCLOSURE.</p>				
<p>"Copyright 2001, ATI Technologies Inc. All rights reserved. The material in this document constitutes an unpublished work created in 2001. The use of this copyright notice is intended to provide notice that ATI owns a copyright in this unpublished work. The copyright notice is not an admission that publication has occurred. This work contains confidential, proprietary information and trade secrets of ATI. No part of this document may be used, reproduced, or transmitted in any form or by any means without the prior written permission of ATI Technologies Inc."</p>				

ATI 2026  
 LG v. ATI  
 IPR2015-00325

AMD1044\_0257233

ATI Ex. 2107  
 IPR2023-00922  
 Page 99 of 260



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201525  
March, 20024 March

R400 Sequencer Specification

PAGE  
2 of 52

## Table Of Contents

<b>1. OVERVIEW</b> .....	<b>86</b>
1.1 Top Level Block Diagram.....	108
1.2 Data Flow graph (SP).....	1240
1.3 Control Graph.....	1311
<b>2. INTERPOLATED DATA BUS</b> .....	<b>1311</b>
<b>3. INSTRUCTION STORE</b> .....	<b>1614</b>
<b>4. SEQUENCER INSTRUCTIONS</b> .....	<b>1816</b>
<b>5. CONSTANT STORES</b> .....	<b>1816</b>
5.1 Memory organizations.....	1816
5.2 Management of the Control Flow Constants.....	1816
5.3 Management of the re-mapping tables.....	1816
5.3.1 R400 Constant management.....	1816
5.3.2 Proposal for R400LE constant management.....	1947
5.3.3 Dirty bits.....	2149
5.3.4 Free List Block.....	2149
5.3.5 De-allocate Block.....	2220
5.3.6 Operation of Incremental model.....	2220
5.4 Constant Store Indexing.....	2220
5.5 Real Time Commands.....	2324
5.6 Constant Waterfalling.....	2324
<b>6. LOOPING AND BRANCHES</b> .....	<b>2422</b>
6.1 The controlling state.....	2422
6.2 The Control Flow Program.....	2422
6.3 Data dependant predicate instructions.....	2624
6.4 HW Detection of PV,PS.....	2725
6.5 Register file indexing.....	2725
6.6 Predicated Instruction support for Texture clauses.....	2725
6.7 Debugging the Shaders.....	2825
6.7.1 Method 1: Debugging registers.....	2825
6.7.2 Method 2: Exporting the values in the GPRs (12).....	2826
<b>7. PIXEL KILL MASK</b> .....	<b>2826</b>
<b>8. MULTIPASS VERTEX SHADERS (HOS)</b> .....	<b>2926</b>
<b>9. REGISTER FILE ALLOCATION</b> .....	<b>2926</b>
<b>10. FETCH ARBITRATION</b> .....	<b>3028</b>
<b>11. ALU ARBITRATION</b> .....	<b>3028</b>
<b>12. HANDLING STALLS</b> .....	<b>3129</b>
<b>13. CONTENT OF THE RESERVATION STATION FIFOS</b> .....	<b>3129</b>
<b>14. THE OUTPUT FILE</b> .....	<b>3129</b>
<b>15. IJ FORMAT</b> .....	<b>3129</b>
15.1 Interpolation of constant attributes.....	3230
<b>16. STAGING REGISTERS</b> .....	<b>3230</b>
<b>17. THE PARAMETER CACHE</b> .....	<b>3432</b>
<b>18. VERTEX POSITION EXPORTING</b> .....	<b>3532</b>



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201525  
March 20024 March

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
3 of 52

<b>19. EXPORTING ARBITRATION .....</b>	<b>3532</b>
<b>20. EXPORT TYPES.....</b>	<b>3532</b>
20.1 Vertex Shading.....	3532
20.2 Pixel Shading.....	3533
<b>21. SPECIAL INTERPOLATION MODES .....</b>	<b>3633</b>
21.1 Real time commands.....	3633
21.2 Sprites/ XY screen coordinates/ FB information.....	3633
21.3 Auto generated counters.....	3634
21.3.1 Vertex shaders.....	3734
21.3.2 Pixel shaders.....	3734
<b>22. STATE MANAGEMENT .....</b>	<b>3734</b>
22.1 Parameter cache synchronization.....	3734
<b>23. XY ADDRESS IMPORTS.....</b>	<b>3835</b>
23.1 Vertex indexes imports.....	3835
<b>24. REGISTERS .....</b>	<b>3835</b>
24.1 Control.....	3835
24.2 Context.....	3835
<b>25. DEBUG REGISTERS.....</b>	<b>3936</b>
25.1 Context.....	3936
25.2 Control.....	3936
<b>26. INTERFACES.....</b>	<b>3936</b>
26.1 External Interfaces.....	3936
26.1.1 SC to SQ : IJ Control bus.....	3937
26.1.2 SQ to SP: Interpolator bus.....	4237
26.1.3 SQ to SX: Interpolator bus.....	4237
26.1.4 SQ to SP: Staging Register Data.....	4238
26.1.5 PA to SQ : Vertex interface.....	4338
26.1.6 SQ to CP: State report.....	4641
26.1.7 SQ to SX: Control bus.....	4641
26.1.8 SX to SQ : Output file control.....	4641
26.1.9 SQ to TP: Control bus.....	4641
26.1.10 TP to SQ: Texture stall.....	4742
26.1.11 SQ to SP: Texture stall.....	4742
26.1.12 SQ to SP: GPR and auto counter.....	4742
26.1.13 SQ to SPx: Instructions.....	4843
26.1.14 SP to SQ: Constant address load/ Predicate Set.....	4844
26.1.15 SQ to SPx: constant broadcast.....	4944
26.1.16 SP0 to SQ: Kill vector load.....	4944
26.1.17 SQ to CP: RBBM bus.....	4944
26.1.18 CP to SQ: RBBM bus.....	4944
<b>27. EXAMPLES OF PROGRAM EXECUTIONS.....</b>	<b>4945</b>
27.1.1 Sequencer Control of a Vector of Vertices.....	4945



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201525  
March 20024 March

R400 Sequencer Specification

PAGE  
4 of 52

27.1.2	Sequencer Control of a Vector of Pixels .....	5046
27.1.3	Notes .....	5147
<b>28.</b>	<b>OPEN ISSUES .....</b>	<b>5147</b>
<b>1.</b>	<b>OVERVIEW .....</b>	<b>6</b>
1.1	Top Level Block Diagram .....	8
1.2	Data Flow graph (SP) .....	10
1.3	Control Graph .....	11
<b>2.</b>	<b>INTERPOLATED DATA BUS .....</b>	<b>11</b>
<b>3.</b>	<b>INSTRUCTION STORE .....</b>	<b>14</b>
<b>4.</b>	<b>SEQUENCER INSTRUCTIONS .....</b>	<b>16</b>
<b>5.</b>	<b>CONSTANT STORES .....</b>	<b>16</b>
5.1	Memory organizations .....	16
5.2	Management of the re-mapping tables .....	16
5.2.1	Dirty bits .....	18
5.2.2	Free List Block .....	18
5.2.3	De-allocate Block .....	19
5.2.4	Operation of Incremental model .....	19
5.3	Constant Store Indexing .....	19
5.4	Real Time Commands .....	20
5.5	Constant Waterfalling .....	20
<b>6.</b>	<b>LOOPING AND BRANCHES .....</b>	<b>21</b>
6.1	The controlling state .....	21
6.2	The Control Flow Program .....	24
6.3	Data dependant predicate instructions .....	23
6.4	HW Detection of PV,PS .....	24
6.5	Register file indexing .....	24
6.6	Predicated Instruction support for Texture clauses .....	24
6.7	Debugging the Shaders .....	25
6.7.1	Method 1: Debugging registers .....	25
6.7.2	Method 2: Exporting the values in the GPRs (12) .....	25
<b>7.</b>	<b>PIXEL KILL MASK .....</b>	<b>25</b>
<b>8.</b>	<b>MULTIPASS VERTEX SHADERS (HOS) .....</b>	<b>26</b>
<b>9.</b>	<b>REGISTER FILE ALLOCATION .....</b>	<b>26</b>
<b>10.</b>	<b>FETCH ARBITRATION .....</b>	<b>27</b>
<b>11.</b>	<b>ALU ARBITRATION .....</b>	<b>27</b>
<b>12.</b>	<b>HANDLING STALLS .....</b>	<b>28</b>
<b>13.</b>	<b>CONTENT OF THE RESERVATION STATION FIFOS .....</b>	<b>28</b>
<b>14.</b>	<b>THE OUTPUT FILE .....</b>	<b>28</b>
<b>15.</b>	<b>IJ FORMAT .....</b>	<b>28</b>
15.1	Interpolation of constant attributes .....	29
<b>16.</b>	<b>STAGING REGISTERS .....</b>	<b>29</b>
<b>17.</b>	<b>THE PARAMETER CACHE .....</b>	<b>31</b>
<b>18.</b>	<b>VERTEX POSITION EXPORTING .....</b>	<b>31</b>
<b>19.</b>	<b>EXPORTING ARBITRATION .....</b>	<b>31</b>
<b>20.</b>	<b>EXPORT TYPES .....</b>	<b>31</b>
20.1	Vertex Shading .....	31



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201525  
March 20024 March

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
5 of 52

20.2	Pixel Shading .....	32
<b>21.</b>	<b>SPECIAL INTERPOLATION MODES .....</b>	<b>32</b>
21.1	Real time commands .....	32
21.2	Sprites/ XY screen coordinates/ FB information .....	32
21.3	Auto generated counters .....	33
21.3.1	Vertex shaders .....	33
21.3.2	Pixel shaders .....	33
<b>22.</b>	<b>STATE MANAGEMENT .....</b>	<b>33</b>
22.1	Parameter cache synchronization .....	33
<b>23.</b>	<b>XY ADDRESS IMPORTS .....</b>	<b>34</b>
23.1	Vertex indexes imports .....	34
<b>24.</b>	<b>REGISTERS .....</b>	<b>34</b>
24.1	Control .....	34
24.2	Context .....	34
<b>25.</b>	<b>DEBUG REGISTERS .....</b>	<b>35</b>
25.1	Context .....	35
<b>26.</b>	<b>INTERFACES .....</b>	<b>35</b>
26.1	External Interfaces .....	35
26.1.1	SC to SQ : IJ Control bus .....	36
26.1.2	SQ to SP: Interpolator bus .....	36
26.1.3	SQ to SP: Parameter Cache Read control bus .....	36
26.1.4	SQ to SX: Parameter Cache Mux control Bus .....	37
26.1.5	SQ to SP: Staging Register Data .....	37
26.1.6	PA to SQ : Vertex interface .....	37
26.1.7	SQ to CP: State report .....	41
26.1.8	SQ to SX: Control bus .....	41
26.1.9	SX to SQ : Output file control .....	41
26.1.10	SQ to TP: Control bus .....	41
26.1.11	TP to SQ: Texture stall .....	42
26.1.12	SQ to SP: Texture stall .....	42
26.1.13	SQ to SP: GPR, Parameter cache control and auto counter .....	42
26.1.14	SQ to SPx: Instructions .....	43
26.1.15	SP to SQ: Constant address load .....	44
26.1.16	SQ to SPx: constant broadcast .....	44
26.1.17	SP0 to SQ: Kill vector load .....	44
26.1.18	SQ to CP: RBBM bus .....	44
26.1.19	CP to SQ: RBBM bus .....	44
<b>27.</b>	<b>EXAMPLES OF PROGRAM EXECUTIONS .....</b>	<b>44</b>
27.1.1	Sequencer Control of a Vector of Vertices .....	44
27.1.2	Sequencer Control of a Vector of Pixels .....	46
27.1.3	Notes .....	46



ORIGINATE DATE  
24 September, 2001


EDIT DATE  
~~4 September, 2015~~  
~~March 2004~~ March

R400 Sequencer Specification

PAGE  
6 of 52

28. OPEN ISSUES

47







ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
March 2002 / March

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
7 of 52

## Revision Changes:

Rev 0.1 (Laurent Lefebvre) Date : May 7, 2001	First draft.
Rev 0.2 (Laurent Lefebvre) Date : July 9, 2001	Changed the interfaces to reflect the changes in the SP. Added some details in the arbitration section.
Rev 0.3 (Laurent Lefebvre) Date : August 6, 2001	Reviewed the Sequencer spec after the meeting on August 3, 2001.
Rev 0.4 (Laurent Lefebvre) Date : August 24, 2001	Added the dynamic allocation method for register file and an example (written in part by Vic) of the flow of pixels/vertices in the sequencer. Added timing diagrams (Vic)
Rev 0.5 (Laurent Lefebvre) Date : September 7, 2001	
Rev 0.6 (Laurent Lefebvre) Date : September 24, 2001	Changed the spec to reflect the new R400 architecture. Added interfaces.
Rev 0.7 (Laurent Lefebvre) Date : October 5, 2001	Added constant store management, instruction store management, control flow management and data dependant predication.
Rev 0.8 (Laurent Lefebvre) Date : October 8, 2001	Changed the control flow method to be more flexible. Also updated the external interfaces.
Rev 0.9 (Laurent Lefebvre) Date : October 17, 2001	Incorporated changes made in the 10/18/01 control flow meeting. Added a NOP instruction, removed the conditional_execute_or_jump. Added debug registers.
Rev 1.0 (Laurent Lefebvre) Date : October 19, 2001	Refined interfaces to RB. Added state registers.
Rev 1.1 (Laurent Lefebvre) Date : October 26, 2001	Added SEQ→SP0 interfaces. Changed delta precision. Changed VGT→SP0 interface. Debug Methods added.
Rev 1.2 (Laurent Lefebvre) Date : November 16, 2001	Interfaces greatly refined. Cleaned up the spec.
Rev 1.3 (Laurent Lefebvre) Date : November 26, 2001	Added the different interpolation modes.
Rev 1.4 (Laurent Lefebvre) Date : December 6, 2001	Added the auto incrementing counters. Changed the VGT→SQ interface. Added content on constant management. Updated GPRs.
Rev 1.5 (Laurent Lefebvre) Date : December 11, 2001	Removed from the spec all interfaces that weren't directly tied to the SQ. Added explanations on constant management. Added PA→SQ synchronization fields and explanation.
Rev 1.6 (Laurent Lefebvre) Date : January 7, 2002	Added more details on the staging register. Added detail about the parameter caches. Changed the call instruction to a Conditionnal_call instruction. Added details on constant management and updated the diagram.
Rev 1.7 (Laurent Lefebvre) Date : February 4, 2002	Added Real Time parameter control in the SX interface. Updated the control flow section.
Rev 1.8 (Laurent Lefebvre) Date : March 4, 2002	New interfaces to the SX block. Added the end of clause modifier, removed the end of clause instructions.
Rev 1.9 (Laurent Lefebvre) Date : March 18, 2002	<u>Rearrangement of the CF instruction bits in order to ensure byte alignment.</u>
Rev 1.10 (Laurent Lefebvre) Date : March 25, 2002	<u>Updated the interfaces and added a section on exporting rules.</u>



ORIGINATE DATE

24 September, 2001

EDIT DATE

4 September, 201525  
March 20024 March

R400 Sequencer Specification

PAGE

8 of 52


## 1. Overview

The sequencer is based on the R300 design. It chooses two ALU clauses and a fetch clause to execute, and executes all of the instructions in a clause before looking for a new clause of the same type. Two ALU clauses are executed interleaved to hide the ALU latency. Each vector will have eight fetch and eight ALU clauses, but clauses do not need to contain instructions. A vector of pixels or vertices ping-pongs along the sequencer FIFO, bouncing from fetch reservation station to alu reservation station. A FIFO exists between each reservation stage, holding up vectors until the vector currently occupying a reservation station has left. A vector at a reservation station can be chosen to execute. The sequencer looks at all eight alu reservation stations to choose an alu clause to execute and all eight fetch stations to choose a fetch clause to execute. The arbitrator will give priority to clauses/reservation stations closer to the bottom of the pipeline. It will not execute an alu clause until the fetch fetches initiated by the previous fetch clause have completed. There are two separate sets of reservation stations, one for pixel vectors and one for vertices vectors. This way a pixel can pass a vertex and a vertex can pass a pixel.

To support the shader pipe the sequencer also contains the shader instruction cache, constant store, control flow constants and texture state. The four shader pipes also execute the same instruction thus there is only one sequencer for the whole chip.

The sequencer first arbitrates between vectors of 64 vertices that arrive directly from primitive assembly and vectors of 16 quads (64 pixels) that are generated in the scan converter.

The vertex or pixel program specifies how many GPRs it needs to execute. The sequencer will not start the next vector until the needed space is available in the GPRs.

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 201525 <small>March, 2002, March</small>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 9 of 52
	STALL			





Figure 1: General Sequencer overview

Exhibit\_2025\_dsp1400\_Sequencer.dbo 75288 Bytes\*\*\* © ATI Confidential. Reference Copyright Notice on Cover Page © \*\*\*



### 1.1 Top Level Block Diagram



**Figure 2: Reservation stations and arbiters**

There are two sets of the above figure, one for vertices and one for pixels.

Depending on the arbitration state, the sequencer will either choose a vertex or a pixel packet. The control packet consists of 3 bits of state, 7 bits for the base address of the Shader program and some information on the coverage to determine fetch LOD plus other various small state bits.



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
~~4 September, 2015~~  
~~March 2002~~  
~~March~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
11 of 52

On receipt of a packet, the input state machine (not pictured but just before the first FIFO) allocated enough space in the GPRs to store the interpolated values and temporaries. Following this, the barycentric coordinates (and XY screen position if needed) are sent to the interpolator, which will use them to interpolate the parameters and place the results into the GPRs. Then, the input state machine stacks the packet in the first FIFO.

On receipt of a command, the level 0 fetch machine issues a fetch request to the TP and corresponding GPR address for the fetch address (ta). A small command (tcmd) is passed to the fetch system identifying the current level number (0) as well as the GPR write address for the fetch return data. One fetch request is sent every 4 clocks causing the texturing of sixteen 2x2s worth of data (or 64 vertices). Once all the requests are sent the packet is put in FIFO 1.

Upon receipt of the return data, the fetch unit writes the data to the register file using the write address that was provided by the level 0 fetch machine and sends the clause number (0) to the level 0 fetch state machine to signify that the write is done and thus the data is ready. Then, the level 0 fetch machine increments the counter of FIFO 1 to signify to the ALU 0 that the data is ready to be processed.

On receipt of a command, the level 0 ALU machine first decrements the input FIFO 1 counter and then issues a complete set of level 0 shader instructions. For each instruction, the ALU state machine generates 3 source addresses, one destination address and an instruction. Once the last instruction has been issued, the packet is put into FIFO 2.

**There will always be two active ALU clauses at any given time (and two arbiters). One arbiter will arbitrate over the odd instructions (4 clocks cycles) and the other one will arbitrate over the even instructions (4 clocks cycles). The only constraints between the two arbiters is that they are not allowed to pick the same clause number as the other one is currently working on if the packet is not of the same type (render state).**

If the packet is a vertex packet, upon reaching ALU clause 3, it can export the position if the position is ready. So the arbiter must prevent ALU clause 3 to be selected if the positional buffer is full (or can't be accessed). Along with the positional data, if needed the sprite size and/or edge flags can also be sent.

A special case is for multipass vertex shaders, which can export 12 parameters per last 6 clauses to the output buffer. If the output buffer is full or doesn't have enough space the sequencer will prevent such a vertex group to enter an exporting clause.

Multipass pixel shaders can export 12 parameters to memory from the last clause only (7).

All other clauses process in the same way until the packet finally reaches the last ALU machine (7).

Only one pair of interleaved ALU state machines may have access to the register file address bus or the instruction decode bus at one time. Similarly, only one fetch state machine may have access to the register file address bus at one time. Arbitration is performed by three arbiter blocks (two for the ALU state machines and one for the fetch state machines). The arbiters always favor the higher number state machines, preventing a bunch of half finished jobs from clogging up the register files.



### 1.2 Data Flow graph (SP)





Figure 3: The shader Pipe

The gray area represents blocks that are replicated 4 times per shader pipe (16 times on the overall chip).

### 1.3 Control Graph



**Figure 4: Sequencer Control interfaces**

In green is represented the Fetch control interface, in red the ALU control interface, in blue the Interpolated/Vector control interface and in purple is the output file control interface.

## 2. Interpolated data bus

The interpolators contain an IJ buffer to pack the information as much as possible before writing it to the register file.




Figure 5: Interpolation buffers



# PROTECTIVE ORDER MATERIAL


	ORIGINATE DATE		EDIT DATE		DOCUMENT-REV. NUM.							PAGE												
	24 September, 2001		4 September, 201525		GEN-CXXXXX-REVA							15 of 52												
	<small>March, 2002, 1 March</small>																							
T0	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12	T13	T14	T15	T16	T17	T18	T19	T20	T21	T22	T23	
SP 0	XY A0	XY A0	B1	B1	XY B1	C3	C3	XY C3	WRITES	D1	D1	XY D1												
SP 1	XY A1	XY A1				C0	C0	XY C0	XY C4	C4	XY C4	D2	D2	XY D2										
SP 2	XY A2	XY A2				C1	C1	XY C1	XY C5	C5	XY C5				E0	E0	XY E0							
SP 3			B0	B0	XY B0	C2	C2	XY C2	READS	D0	D0	XY D0	E1	E1	XY E1									
SP 0	XY 0-3	XY 16-19	XY 32-35	XY 48-51	A0	B1	C3	D1		A0	B1	C3	D1							V 0-3	V 16-19	V 32-35	V 48-51	
SP 1	XY 4-7	XY 20-23	XY 36-39	XY 52-55	A1	C4	D2	C0	C0	A1				C4	D2	C0				V 4-7	V 20-23	V 36-39	V 52-55	
SP 2	XY 8-11	XY 24-27	XY 40-43	XY 56-59	A2	C5		C1	C1	E0	A2			C5		C1				V 8-11	V 24-27	V 40-43	V 56-59	
SP 3	XY 12-15	XY 28-31	XY 44-47	XY 60-63				B0	B0	C2	D0	E1			B0	C2				V 12-15	V 28-31	V 44-47	V 60-63	
		<b>XY</b>						<b>P1</b>															<b>P2</b>	<b>VTX</b>

Figure 6: Interpolation timing diagram



ORIGINATE DATE

24 September, 2001

EDIT DATE

4 September, 2015  
March 2002, March

R400 Sequencer Specification

PAGE

16 of 52

Above is an example of a tile the sequencer might receive from the SC. The write side is how the data get stacked into the XY and IJ buffers, the read side is how the data is passed to the GPRs. The IJ information is packed in the IJ buffer 4 quads at a time or two clocks. The sequencer allows at any given time as many as four quads to interpolate a parameter. They all have to come from the same primitive. Then the sequencer controls the write mask to the GPRs to write the valid data in.

{ISSUE: Do we do the center + centroid approach using both IJ buffers?}

### 3. Instruction Store


There is going to be only one instruction store for the whole chip. It will contain 4096 instructions of 96 bits each.

It is likely to be a 1 port memory; we use 1 clock to load the ALU instruction, 1 clocks to load the Fetch instruction, 1 clock to load 2 control flow instructions and 1 clock to write instructions.

The instruction store is loaded by the CP thru the register mapped registers.

The next picture shows the various modes the CP can load the memory. The Sequencer has to keep track of the loading modes in order to wrap around the correct boundaries. The wrap-around points are arbitrary and they are specified in the VS\_BASE and PIX\_BASE control registers. The VS\_BASE and PS\_BASE context registers are used to specify for each context where its shader is in the instruction memory.

For the Real time commands the story is quite the same but for some small differences. There are no wrap-around points for real time so the driver must be careful not to overwrite regular shader data. The shared code (shared subroutines) uses the same path as real time.

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 2015 <small>March, 2002, March</small>	DOCUMENT-REV. NUM. GEN-CXXXX-REVA	PAGE 17 of 52
---	--------------------------------------	---	--------------------------------------	------------------

Updated: 11/14/2001  
John A. Carey

## R400 CP's Views of Instruction Memory




Figure 7: The CP's view of the instruction memory



## 4. Sequencer Instructions

All control flow instructions and move instructions are handled by the sequencer only. The ALUs will perform NOPs during this time (MOV PV,PV, PS,PS) if they have nothing else to do.

## 5. Constant Stores

### 5.1 Memory organizations

A likely size for the ALU constant store is 1024x128 bits. The read BW from the ALU constant store is 128 bits/clock and the write bandwidth is 32 bits/clock (directed by the CP bus size not by memory ports).

The maximum logical size of the constant store for a given shader is 256 constants. Or 512 for the pixel/vertex shader pair. The size of the re-mapping table is 128 lines (each line addresses 4 constants). The write granularity is 4 constants or 512 bits. It takes 16 clocks to write the four constants. Real time requires 256 lines in the physical memory (this is physically register mapped).

The texture state is also kept in a similar memory. The size of this memory is ~~128x192~~ 320x96 bits (128 texture states for regular mode, 32 states for RT). The memory thus holds 128 texture states (192 bits per state). The logical size exposes 32 different states total, which are going to be shared between the pixel and the vertex shader. The size of the re-mapping table for the texture state memory is 32 lines (each line addresses 1 texture state lines in the real memory). The CP write granularity is 1 texture state lines (or 192 bits). The driver sends 512 bits but the CP ignores the top 320 bits. It thus takes 6 clocks to write the texture state. Real time requires 32 lines in the physical memory (this is physically register mapped).

The control flow constant memory doesn't sit behind a renaming table. It is register mapped and thus the driver must reload its content each time there is a change in the control flow constants. Its size is 320\*32 because it must hold 8 copies of the 32 dwords of control flow constants and the loop construct constants must be aligned.

The constant re-mapping tables for texture state and ALU constants are logically register mapped for regular mode and physically register mapped for RT operation.

### 5.2 Management of the Control Flow Constants

The control flow constants are register mapped, thus the CP writes to the according register to set the constant, the SQ decodes the address and writes to the block pointed by its current base pointer (CF\_WR\_BASE). On the read side, one level of indirection is used. A register (SQ\_CONTEXT\_MISC.CF\_RD\_BASE) keeps the current base pointer to the control flow block. This register is copied whenever there is a state change. Should the CP write to CF after the state change, the base register is updated with the (current pointer number +1)% number of states. This way, if the CP doesn't write to CF the state is going to use the previous CF constants.

### 5.3 Management of the re-mapping tables

#### 5.3.1 R400 Constant management

The sequencer is responsible to manage two re-mapping tables (one for the constant store and one for the texture state). On a state change (by the driver), the sequencer will broadcast copy the contents of its re-mapping tables to a new one. We have 8 different re-mapping tables we can use concurrently.

The constant memory update will be incremental, the driver only need to update the constants that actually changed between the two state changes.

For this model to work in its simplest form, the requirement is that the physical memory MUST be at least twice as large as the logical address space + the space allocated for Real Time. In our case, since the logical address space



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
~~4 September, 2015~~  
~~March, 2002~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA


PAGE  
19 of 52

is 512 and the reserved RT space can be up to 256 entries, the memory must be of sizes 1280 and above. Similarly the size of the texture store must be of  $32 \times 2 + 32 = 96$  entries and above.

### 5.3.2 Proposal for R400LE constant management

To make this scheme work with only  $512 + 256 = 768$  entries, upon reception of a CONTROL packet of state + 1, the sequencer would check for SQ\_IDLE and PA\_IDLE and if both are idle will erase the content of state to replace it with the new state (this is depicted in ~~Figure 9: De-allocation mechanism~~~~Figure 9: De-allocation mechanism~~~~Figure 9: De-allocation mechanism~~). Note that in the case a state is cleared a value of 0 is written to the corresponding de-allocation counter location so that when the SQ is going to report a state change, nothing will be de-allocated upon the first report.

The second path sets all context dirty bits that were used in the current state to 1 (thus allowing the new state to reuse these physical addresses if needed).






Figure 8: Constant management




Figure 9: De-allocation mechanism for R400LE

### 5.3.3 Dirty bits

Two sets of dirty bits will be maintained per logical address. The first one will be set to zero on reset and set when the logical address is addressed. The second one will be set to zero whenever a new context is written and set for each address written while in this context. The reset dirty is not set, then writing to that logical address will not require de-allocation of whatever address stored in the renaming table. If it is set and the context dirty is not set, then the physical address store needs to be de-allocated and a new physical address is necessary to store the incoming data. If they are both set, then the data will be written into the physical address held in the renaming for the current logical address. No de-allocation or allocation takes place. This will happen when the driver does a set constant twice to the same logical address between context changes. NOTE: It is important to detect and prevent this, failure to do it will allow multiple writes to allocate all physical memory and thus hang because a context will not fit for rendering to start and thus free up space.

### 5.3.4 Free List Block

A free list block that would consist of a counter (called the IFC or Initial Free Counter) that would reset to zero and incremented every time a chunk of physical memory is used until they have all been used once. This counter would be checked each time a physical block is needed, and if the original ones have not been used up, use a new one, else check the free list for an available physical block address. The count is the physical address for when getting a chunk from the counter.

Storage of a free list big enough to store all physical block addresses.

Maintain three pointers for the free list that are reset to zero. The first one we will call `write_ptr`. This pointer will identify the next location to write the physical address of a block to be de-allocated. Note: we can never free more physical memory locations than we have. Once recording address the pointer will be incremented to walk the free list like a ring.

The second pointer will be called `stop_ptr`. The `stop_ptr` pointer will be advanced by the number of address chunks de-allocates when a context finishes. The address between the `stop_ptr` and `write_ptr` cannot be reused because they are still in use. But as soon as the context using them is dismissed the `stop_ptr` will be advanced.

The third pointer will be called `read_ptr`. This pointer will point to the next address that can be used for allocation as long as the `read_ptr` does not equal the `stop_ptr` and the IFC is at its maximum count.



### 5.3.5 De-allocate Block

This block will maintain a free physical address block count for each context. While in current context, a count shall be maintained specifying how many blocks were written into the free list at the write\_ptr pointer. This count will be reset upon reset or when this context is active on the back and different than the previous context. It is actually a count of blocks in the previous context that will no longer be used. This count will be used to advance the write\_ptr pointer to make available the set of physical blocks freed when the previous context was done. This allows the discard or de-allocation of any number of blocks in one clock.

### 5.3.6 Operation of Incremental model

The basic operation of the model would start with the write\_ptr, stop\_ptr, read\_ptr pointers in the free list set to zero and the free list counter is set to zero. Also all the dirty bits and the previous context will be initialized to zero. When the first set constants happen, the reset dirty bit will not be set, so we will allocate a physical location from the free list counter because its not at the max value. The data will be written into physical address zero. Both the additional copy of the renaming table and the context zeros of the big renaming table will be updated for the logical address that was written by set start with physical address of 0. This process will be repeated for any logical address that are not dirty until the context changes. If a logical address is hit that has its dirty bits set while in the same context, both dirty bits would be set, so the new data will be over-written to the last physical address assigned for this logical address. When the first draw command of the context is detected, the previous context stored in the additional renaming table will be copied to the larger renaming table in the current (new) context location. Then the set constant logical address will be loaded with a new physical address during the copy and if the reset dirty was set, the physical address it replaced in the renaming table would be entered at the write\_ptr pointer location on the free list and the write\_ptr will be incremented. The de-allocation counter for the previous context (eight) will be incremented. This as set states come in for this context one of the following will happen:

- 1.) No dirty bits are set for the logical address being updated. A line will be allocated of the free-list counter or the free list at read\_ptr pointer if read\_ptr != to stop\_ptr .
- 2.) Reset dirty set and Context dirty not set. A new physical address is allocated, the physical address in the renaming table is put on the free list at write\_ptr and it is incremented along with the de-allocate counter for the last context.
- 3.) Context dirty is set then the data will be written into the physical address specified by the logical address.

This process will continue as long as set states arrive. This block will provide backpressure to the CP whenever he has not free list entries available (counter at max and stop\_ptr == read\_ptr). The command stream will keep a count of contexts of constants in use and prevent more than max constants contexts from being sent.

Whenever a draw packet arrives, the content of the re-mapping table is written to the correct re-mapping table for the context number. Also if the next context uses less constants than the current one all exceeding lines are moved to the free list to be de-allocated later. This happens in parallel with the writing of the re-mapping table to the correct memory.


Now preferable when the constant context leaves the last ALU clause it will be sent to this block and compared with the previous context that left. (init to zero) If they differ than the older context will no longer be referenced and thus can be de-allocated in the physical memory. This is accomplished by adding the number of blocks freed this context to the stop\_ptr pointer. This will make all the physical addresses used by this context available to the read\_ptr allocate pointer for future allocation.

This device allows representation of multiple contexts of constants data with N copies of the logical address space. It also allows the second context to be represented as the first set plus some new additional data by just storing the delta's. It allows memory to be efficiently used and when the constants updates are small it can store multiple context. However, if the updates are large, less contexts will be stored and potentially performance will be degraded. Although it will still perform as well as a ring could in this case.

## 5.4 Constant Store Indexing

In order to do constant store indexing, the sequencer must be loaded first with the indexes (that come from the GPRs). There are 144 wires from the exit of the SP to the sequencer (9 bits pointers x 16 vertexes/clock). Since the data must pass thru the Shader pipe for the float to fixed conversion, there is a latency of 4 clocks (1 instruction)



	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 2015 <small>March 20024 March</small>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 23 of 52
--	--------------------------------------	--	---------------------------------------	------------------

between the time the sequencer is loaded and the time one can index into the constant store. The assembly will look like this

```

MOVA R1.X,R2.X // Loads the sequencer with the content of R2.X, also copies the content of R2.X into R1.X
NOP // latency of the float to fixed conversion
ADD R3,R4,C0[R2.X]// Uses the state from the sequencer to add R4 to C0[R2.X] into R3

```

Note that we don't really care about what is in the brackets because we use the state from the MOVA instruction. R2.X is just written again for the sake of simplicity and coherency.

The storage needed in the sequencer in order to support this feature is  $2^{64} \times 9$  bits = 1152 bits.

### 5.5 Real Time Commands

The real time commands constants are written by the CP using the register mapped registers allocated for RT. It works is the same way than when dealing with regular constant loads BUT in this case the CP is not sending a logical address but rather a physical address and the reads are not passing thru the re-mapping table but are directly read from the memory. The boundary between the two zones is defined by the CONST\_EO\_RT control register. Similarly, for the fetch state, the boundary between the two zones is defined by the TSTATE\_EO\_RT control register.

### 5.6 Constant Waterfalling

In order to have a reasonable performance in the case of constant store indexing using the address register, we are going to have the possibility of using the physical memory port for read only. This way we can read 1 constant per clock and thus have a worst-case waterfall mode of 1 vertex per clock. There is a small synchronization issue related with this as we need for the SQ to make sure that the constants were actually written to memory (not only sent to the sequencer) before it can allow the first vector of pixels or vertices of the state to go thru the ALUs. To do so, the sequencer keeps 8 bits (one per render state) and sets the bits whenever the last render state is written to memory and clears the bit whenever a state is freed.




Figure 10: The instruction store



## 6. Looping and Branches

Loops and branches are planned to be supported and will have to be dealt with at the sequencer level. We plan on supporting constant loops and branches using a control program.

### 6.1 The controlling state.

The R400 controlling state consists of:

```
Boolean[256:0]
Loop_count[7:0][31:0]
Loop_Start[7:0][31:0]
Loop_Step[7:0][31:0]
```

That is 256 Booleans and 32 loops.

We have a stack of 4 elements for nested calls of subroutines and 4 loop counters to allow for nested loops.

This state is available on a per shader program basis.

### 6.2 The Control Flow Program

Examples of control flow programs are located in the R400 programming guide document.

The basic model is as follows:

The render state defined the clause boundaries:

```
Vertex_shader_fetch[7:0][7:0] // eight 8 bit pointers to the location where each clauses control program is located
Vertex_shader_alu[7:0][7:0] // eight 8 bit pointers to the location where each clauses control program is located
Pixel_shader_fetch[7:0][7:0] // eight 8 bit pointers to the location where each clauses control program is located
Pixel_shader_alu[7:0][7:0] // eight 8 bit pointers to the location where each clauses control program is located
```

**A pointer value of FF means that the clause doesn't contain any instructions.**

The control program for a given clause is executed to completion before moving to another clause, (with the exception of the pick two nature of the alu execution). The control program is the only program aware of the clause boundaries.

The control program has nine basic instructions:

```
Execute
Conditional_execute
Conditional_Execute_Predicates
Conditional_jump
Conditionnal_Call
Return
Loop_start
Loop_end
NOP
```

Execute, causes the specified number of instructions in instruction store to be executed.

Conditional\_execute checks a condition first, and if true, causes the specified number of instructions in instruction store to be executed.

Loop\_start resets the corresponding loop counter to the start value on the first pass after it checks for the end condition and if met jumps over to a specified address.

Loop\_end increments (decrements?) the loop counter and jumps back the specified number of instructions.

Conditionnal\_Call jumps to an address and pushes the IP counter on the stack if the condition is met. On the return instruction, the IP is popped from the stack.



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~March 2002~~  
~~March~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
25 of 52

Conditional\_execute\_Predicates executes a block of instructions if all bits in the predicate vectors meet the condition. Conditional\_jumps jumps to an address if the condition is met. NOP is a regular NOP

NOTE THAT ALL JUMPS MUST JUMP TO EVEN CFP ADDRESSES since there are two control flow instructions per memory line. Thus the compiler must insert NOPs where needed to align the jumps on even CFP addresses.

Also if the jump is logically bigger than pshader\_cntl\_size (or vshader\_cntl\_size) we break the program (clause) and set the debug registers. If an execute or conditional\_execute is lower than cntl\_size or bigger than size we also break the program (clause) and set the debug registers.

We have to fit instructions into 48 bits in order to be able to put two control flow instruction per line in the instruction store.

A value of 1 in the Addressing means that the address specified in the Exec Address field (or in the jump address field) is an ABSOLUTE address. If the addressing field is cleared (should be the default) then the address is relative to the base of the current shader program.

Note that whenever a field is marked as RESERVED, it is assumed that all the bits of the field are cleared (0).

Execute				
47	46... 42	41	40 ... 24	23 ... 12
Addressing	00001	Last	RESERVED	Instruction count
				11 ... 0
				Exec Address

Execute up to 4k instructions at the specified address in the instruction memory. If Last is set, this is the last group of instructions of the clause.

NOP				
47	46 ... 42	41	40 ... 0	
Addressing	00010	Last	RESERVED	

This is a regular NOP. If Last is set, this is the last instruction of the clause.


Conditional_Execute								
47	46 ... 42	41	40	40 39 ... 33 32	32 31	31 30 ... 24	23 ... 12	11 ... 0
Addressing	00011	Last	RESERVED	Boolean address	Condition	RESERVED	Instruction count	Exec Address

If the specified Boolean (8 bits can address 256 Booleans) meets the specified condition then execute the specified instructions (up to 4k instructions). If Last is set, then if the condition is met, this is the last group of instructions to be executed in the clause. If the condition is not met, we go on to the next control flow instruction.

Conditional_Execute_Predicates								
47	46 ... 42	41	40 40 ... 35 34	34 33 ... 33 32	32 31	31 30 ... 24	23 ... 12	11 ... 0
Addressing	00100	Last	RESERVED	Predicate vector	Condition	RESERVED	Instruction count	Exec Address

Check the AND/OR of all current predicate bits. If AND/OR matches the condition execute the specified number of instructions. We need to AND/OR this with the kill mask in order not to consider the pixels that aren't valid. If Last is set, then if the condition is met, this is the last group of instructions to be executed in the clause. If the condition is not met, we go on to the next control flow instruction.

Loop_Start				
47	46 ... 42		41 ... 17	16 ... 12
				11 ... 0

	ORIGINATE DATE	EDIT DATE	R400 Sequencer Specification	PAGE
	24 September, 2001	4 September, 201525 March 2004, March		26 of 52
Addressing	00101	RESERVED	loop ID	Jump address

Loop Start. Compares the loop iterator with the end value. If loop condition not met jump to the address. Forward jump only. Also computes the index value. The loop id must match between the start to end, and also indicates which control flow constants should be used with the loop.

Loop_End				
47	46 ... 42	41 ... 17	16 ... 12	11 ... 0
Addressing	00110	RESERVED	loop ID	start address

Loop end. Increments the counter by one, compares the loop count with the end value. If loop condition met, continue, else, jump BACK to the start of the loop.

The way this is described does not prevent nested loops, and the inclusion of the loop id make this easy to do.

Conditionnal_Call						
47	46 ... 42	41 ... 3534	34-33 ... 3332	312	34-30 ... 12	11 ... 0
Addressing	00111	RESERVED	Predicate vector	Condition	RESERVED	Jump address

If the condition is met, jumps to the specified address and pushes the control flow program counter on the stack.

Return			
47	46 ... 42	41 ... 0	
Addressing	01000	RESERVED	

Pops the topmost address from the stack and jumps to that address. If nothing is on the stack, the program will just continue to the next instruction.

Conditionnal_Jump							
47	46 ... 42	41 ... 404	40-39 ... 3332	3231	3130	30-29 ... 12	11 ... 0
Addressing	01001	RESERVED	Boolean address	Condition	FW only	RESERVED	Jump address

If condition met, jumps to the address. FORWARD jump only allowed if bit 31 set. Bit 31 is only an optimization for the compiler and should NOT be exposed to the API.

To prevent infinite loops, we will keep 9 bits loop iterators instead of 8 (we are only able to loop 256 times). If the counter goes higher than 255 then the loop\_end or the loop\_start instruction is going to break the loop and set the debug GPRs.

### 6.3 Data dependant predicate instructions

Data dependant conditionals will be supported in the R400. The only way we plan to support those is by supporting three vector/scalar predicate operations of the form:

- PRED\_SET#\_# - similar to SET# except that the result is 'exported' to the sequencer.
- PRED\_SETNE\_# - similar to SETNE except that the result is 'exported' to the sequencer.
- PRED\_SETGT\_# - similar to SETGT except that the result is 'exported' to the sequencer
- PRED\_SETGTE\_# - similar to SETGTE except that the result is 'exported' to the sequencer

For the scalar operations only we will also support the two following instructions:  
PRED\_SET#\_# - SET#



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
March, 2007 / March

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
27 of 52

PRED\_SET#1\_# – SETE1

The export is a single bit - 1 or 0 that is sent using the same data path as the MOVA instruction. The sequencer will maintain 4 sets of 64 bit predicate vectors (in fact 8 sets because we interleave two programs but only 4 will be exposed) and use it to control the write masking. This predicate is not maintained across clause boundaries. The # sign is used to specify which predicate set you want to use 0 thru 3.

Then we have two conditional execute bits. The first bit is a conditional execute “on” bit and the second bit tells us if we execute on 1 or 0. For example, the instruction:

```
P0_ADD_# R0,R1,R2
```

is only going to write the result of the ADD into those GPRs whose predicate bit is 0. Alternatively, P1\_ADD\_# would only write the results to the GPRs whose predicate bit is set. The use of the P0 or P1 without precharging the sequencer with a PRED instruction is undefined.

{Issue: do we have to have a NOP between PRED and the first instruction that uses a predicate?}

### 6.4 HW Detection of PV,PS

Because of the control program, the compiler cannot detect statically dependant instructions. In the case of non-masked writes and subsequent reads the sequencer will insert uses of PV,PS as needed. This will be done by comparing the read address and the write address of consecutive instructions. For masked writes, the sequencer will insert NOPs wherever there is a dependant read/write.

The sequencer will also have to insert NOPs between PRED\_SET and MOVA instructions and their uses.

### 6.5 Register file indexing

Because we can have loops in fetch clause, we need to be able to index into the register file in order to retrieve the data created in a fetch clause loop and use it into an ALU clause. The instruction will include the base address for register indexing and the instruction will contain these controls:

Bit7	Bit 6	
0	0	'absolute register'
0	1	'relative register'
1	0	'previous vector'
1	1	'previous scalar'

In the case of an absolute register we just take the address as is. In the case of a relative register read we take the base address and we add to it the loop\_index and this becomes our new address that we give to the shader pipe.

The sequencer is going to keep a loop index computed as such:

$$\text{Index} = \text{Loop\_iterator} * \text{Loop\_step} + \text{Loop\_start}$$

We loop until loop\_iterator = loop\_count. Loop\_step is a signed value [-128...127]. The computed index value is a 10 bit counter that is also signed. Its real range is [-256,256]. The tenth bit is only there so that we can provide an out of range value to the “indexing logic” so that it knows when the provided index is out of range and thus can make the necessary arrangements.

### 6.6 Predicated Instruction support for Texture clauses

For texture clauses, we support the following optimization: we keep 1 bit (thus 4 bits for the four predicate vectors) per predicate vector in the reservation stations. A value of 1 means that one or more elements in the vector have a value of one (thus we have to do the texture fetches for the whole vector). A value of 0 means that no elements in the vector have his predicate bit set and we can thus skip over the texture fetch. **We have to make sure the invalid pixels aren't considered with this optimization.**



## 6.7 Debugging the Shaders

In order to be able to debug the pixel/vertex shaders efficiently, we provide 2 methods.

### 6.7.1 Method 1: Debugging registers

Current plans are to expose 2 debugging, or error notification, registers:

1. address register where the first error occurred
2. count of the number of errors

The sequencer will detect the following groups of errors:

- count overflow
- constant indexing overflow
- register indexing overflow

Compiler recognizable errors:

- jump errors
  - relative jump address > size of the control flow program
- call stack
  - call with stack full
  - return with stack empty

A jump error will always cause the program to break. In this case, a break means that a clause will halt execution, but allowing further clauses to be executed.

With all the other errors, program can continue to run, potentially to worst-case limits. The program will only break if the DB\_PROB\_BREAK register is set.

If indexing outside of the constant or the register range, causing an overflow error, the hardware is specified to return the value with an index of 0. This could be exploited to generate error tokens, by reserving and initializing the 0th register (or constant) for errors.

{ISSUE : Interrupt to the driver or not?}

### 6.7.2 Method 2: Exporting the values in the GPRs (12)

The sequencer will have a count register and an address register for this mode and 3 bits per clause specifying the execution mode for each clause. The modes can be :

- 1) Normal
- 2) Debug Kill
- 3) Debug Addr + Count

Under the normal mode execution follows the normal course. Under the kill mode, all control flow instructions are executed but all normal shader instructions of the clause are replaced by NOPs. Only debug\_export instructions of clause 7 will be executed under the debug kill setting. Under the other mode, normal execution is done until we reach an address specified by the address register and instruction count (useful for loops) specified by the count register. After we have hit the instruction n times (n=count) we switch the clause to the kill mode.

Under the debug mode (debug kill OR debug Addr + count), it is assumed that clause 7 is always exporting 12 debug vectors and that all other exports to the SX block (position, color, z, ect) will be turned off (changed into NOPs) by the sequencer (even if they occur before the address stated by the ADDR debug register).

## 7. Pixel Kill Mask

A vector of 64 bits is kept by the sequencer per group of pixels/vertices. Its purpose is to optimize the texture fetch requests and allow the shader pipe to kill pixels using the following instructions:

```
MASK_SETS  
MASK_SETNE  
MASK_SETGT
```



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
March, 2002 / March

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
29 of 52


MASK\_SETGTE

## 8. Multipass vertex shaders (HOS)

Multipass vertex shaders are able to export from the 6 last clauses but to memory ONLY.

## 9. Register file allocation

The register file allocation for vertices and pixels can either be static or dynamic. In both cases, the register file is managed using two round robins (one for pixels and one for vertices). In the dynamic case the boundary between pixels and vertices is allowed to move, in the static case it is fixed to 128-VERTEX\_REG\_SIZE for vertices and PIXEL\_REG\_SIZE for pixels.



Above is an example of how the algorithm works. Vertices come in from top to bottom; pixels come in from bottom to top. Vertices are in orange and pixels in green. The blue line is the tail of the vertices and the green line is the tail of the pixels. Thus anything between the two lines is shared. When pixels meets vertices the line turns white and the boundary is static until both vertices and pixels share the same "unallocated bubble". Then the boundary is allowed to move again. The numbering of the GPRs starts from the bottom of the picture at index 0 and goes up to the top at index 127.

## 10. Fetch Arbitration

The fetch arbitration logic chooses one of the 8 potentially pending fetch clauses to be executed. The choice is made by looking at the fifos from 7 to 0 and picking the first one ready to execute. Once chosen, the clause state machine will send one 2x2 fetch per clock (or 4 fetches in one clock every 4 clocks) until all the fetch instructions of the clause are sent. This means that there cannot be any dependencies between two fetches of the same clause.

The arbitrator will not wait for the fetches to return prior to selecting another clause for execution. The fetch pipe will be able to handle up to X(?) in flight fetches and thus there can be a fair number of active clauses waiting for their fetch return data.

## 11. ALU Arbitration

ALU arbitration proceeds in almost the same way than fetch arbitration. The ALU arbitration logic chooses one of the 8 potentially pending ALU clauses to be executed. The choice is made by looking at the fifos from 7 to 0 and picking the first one ready to execute. There are two ALU arbiters, one for the even clocks and one for the odd clocks. For example, here is the sequencing of two interleaved ALU clauses (E and O stands for Even and Odd sets of 4 clocks):

Einst0 Oinst0 Einst1 Oinst1 Einst2 Oinst2 Einst3 Oinst3 Einst4 Oinst4 Einst5 Oinst5...

Proceeding this way hides the latency of 8 clocks of the ALUs. Also note that the interleaving also occurs across clause boundaries.





## 12. Handling Stalls

When the output file is full, the sequencer prevents the ALU arbitration logic from selecting the last clause (this way nothing can exit the shader pipe until there is place in the output file. If the packet is a vertex packet and the position buffer is full (POS\_FULL) then the sequencer also prevents a thread from entering the exporting clause (3?). The sequencer will set the OUT\_FILE\_FULL signal n clocks before the output file is actually full and thus the ALU arbiter will be able read this signal and act accordingly by not preventing exporting clauses to proceed.

## 13. Content of the reservation station FIFOs

The reservation FIFOs contain the state of the vector of pixels and vertices. We have two sets of those: one for pixels, and one for vertices. They contain 3 bits of Render State 7 bits for the base address of the GPRs, some bits for LOD correction and coverage mask information in order to fetch fetch for only valid pixels, the quad address.

## 14. The Output File

The output file is where pixels are put before they go to the RBs. The write BW to this store is 256 bits/clock. Just before this output file are staging registers with write BW 512 bits/clock and read BW 256 bits/clock. The staging registers are 4x128 (and there are 16 of those on the whole chip).

## 15. IJ Format

The IJ information sent by the PA is of this format on a per quad basis:

We have a vector of IJ's (one IJ per pixel at the centroid of the fragment or at the center of the pixel depending on the mode bit). The interpolation is done at a different precision across the 2x2. The upper left pixel's parameters are always interpolated at full 20x24 mantissa precision. Then the result of the interpolation along with the difference in IJ in reduced precision is used to interpolate the parameter for the other three pixels of the 2x2. Here is how we do it:

Assuming P0 is the interpolated parameter at Pixel 0 having the barycentric coordinates I(0), J(0) and so on for P1,P2 and P3. Also assuming that A is the parameter value at V0 (interpolated with I), B is the parameter value at V1 (interpolated with J) and C is the parameter value at V2 (interpolated with (1-I-J)).

$$\Delta 01I = I(1) - I(0)$$

$$\Delta 01J = J(1) - J(0)$$

$$\Delta 02I = I(2) - I(0)$$

$$\Delta 02J = J(2) - J(0)$$

$$\Delta 03I = I(3) - I(0)$$

$$\Delta 03J = J(3) - J(0)$$

P0	P1
P2	P3

$$P0 = C + I(0) * (A - C) + J(0) * (B - C)$$

$$P1 = P0 + \Delta 01I * (A - C) + \Delta 01J * (B - C)$$

$$P2 = P0 + \Delta 02I * (A - C) + \Delta 02J * (B - C)$$

$$P3 = P0 + \Delta 03I * (A - C) + \Delta 03J * (B - C)$$

P0 is computed at 20x24 mantissa precision and P1 to P3 are computed at 8x24 mantissa precision. So far no visual degradation of the image was seen using this scheme.

Multiplies (Full Precision): 2

Multiplies (Reduced precision): 6

Subtracts 19x24 (Parameters): 2



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
March 20024 March

R400 Sequencer Specification

PAGE  
32 of 52

Adds: 8

FORMAT OF P0's IJ : Mantissa 20 Exp 4 for I + Sign  
Mantissa 20 Exp 4 for J + Sign

FORMAT of Deltas (x3): Mantissa 8 Exp 4 for I + Sign  
Mantissa 8 Exp 4 for J + Sign

Total number of bits :  $20*2 + 8*6 + 4*8 + 4*2 = 128$

All numbers are kept using the un-normalized floating point convention: if exponent is different than 0 the number is normalized if not, then the number is un-normalized. The maximum range for the IJs (Full precision) is +/- 63 and the range for the Deltas is +/- 127.

## 15.1 Interpolation of constant attributes

Because of the floating point imprecision, we need to take special provisions if all the interpolated terms are the same or if two of the barycentric coordinates are the same.

We start with the premise that if  $A = B$  and  $B = C$  and  $C = A$ , then  $P0,1,2,3 = A$ . Since one or more of the IJ terms may be zero, so we extend this to:

```

if (A=B and B=C and C=A)
    P0,1,2,3 = A;
else if ((I = 0) or (J = 0)) and
        ((J = 0) or (1-I-J = 0)) and
        ((1-J-I = 0) or (I = 0))) {
    if (I != 0) {
        P0 = A;
    } else if (J != 0) {
        P0 = B;
    } else {
        P0 = C;
    }
    //rest of the quad interpolated normally
}
else
{
    normal interpolation
}

```

## 16. Staging Registers

In order for the reuse of the vertices to be 14, the sequencer will have to re-order the data sent IN ORDER by the VGT for it to be aligned with the parameter cache memory arrangement. Given the following group of vertices sent by the VGT:

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 || 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 || 32 33 34 35 36 37 38 39  
40 41 42 43 44 45 46 47 || 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

The sequencer will re-arrange them in this fashion:

0 1 2 3 16 17 18 19 32 33 34 35 48 49 50 51 || 4 5 6 7 20 21 22 23 36 37 38 39 52 53 54 55 || 8 9 10 11 24 25 26 27  
40 41 42 43 56 57 58 59 || 12 13 14 15 28 29 30 31 44 45 46 47 60 61 62 63

The || markers show the SP divisions. In the event a shader pipe is broken, the VGT will send padding to account for the missing pipe. For example, if SP1 is broken, vertices 4 5 6 7 20 21 22 23 36 37 38 39 52 53 54 55 will still be sent by the VGT to the SQ BUT will not be processed by the SP and thus should be considered invalid (by the SU and VGT).



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~March 2002~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
33 of 52

The most straightforward, *non-compressed* interface method would be to convert, in the VGT, the data to 32-bit floating point prior to transmission to the VSISRs. In this scenario, the data would be transmitted to (and stored in) the VSISRs in full 32-bit floating point. This method requires three 24-bit fixed-to-float converters in the VGT. Unfortunately, it also requires an additional 3,072 bits of storage across the VSISRs. This interface is illustrated in ~~Figure 12~~ ~~Figure 12~~ ~~Figure 12~~. The area of the fixed-to-float converters and the VSISRs for this method is roughly estimated as 0.759sqmm using the R300 process. The gate count estimate is shown in ~~Figure 11~~ ~~Figure 11~~ ~~Figure 11~~.

Basis for 8-deep Latch Memory (from R300)			
8x24-bit	11631 $\mu^2$		60.57813 $\mu^2$ per bit
Area of 96x8-deep Latch Memory	46524 $\mu^2$		
Area of 24-bit Fix-to-float Converter	4712 $\mu^2$ per converter		
Method 1			
	<u>Block</u>	<u>Quantity</u>	<u>Area</u>
	F2F	3	14136
	8x96 Latch	16	744384
			<u>758520 <math>\mu^2</math></u>

Figure 11: Area Estimate for VGT to Shader Interface




Figure 12:VGT to Shader Interface

## 17. The parameter cache

The parameter cache is where the vertex shaders export their data. It consists of 16 128x128 memories (1R/1W). The reuse engine will make it so that all vertexes of a given primitive will hit different memories. The allocation method for these memories is a simple round robin. The parameter cache pointers are mapped in the following way: 4MSBs are the memory number and the 7 LSBs are the address within this memory.

MEMORY NUMBER	ADDRESS
4 bits	7 bits

The PA generates the parameter cache addresses as the positions come from the SQ. All it needs to do is keep a Current\_Location pointer (7 bits only) and as the positions comes increment the memory number. When the memory number field wraps around, the PA increments the Current\_Location by VS\_EXPORT\_COUNT\_7 (a snooped register from the SQ). As an example, say the memories are all empty to begin with and the vertex shader is exporting 8 parameters per vertex (VS\_EXPORT\_COUNT\_7 = 8). The first position received is going to have the PC address 0000000000 the second one 0001000000, third one 0010000000 and so on up to 1111000000. Then the next position received (the 17<sup>th</sup>) is going to have the address 0000001000, the 18<sup>th</sup> 00010001000, the 19<sup>th</sup> 00100001000 and so on. The Current\_location is NEVER reset BUT on chip resets. The only thing to be careful about is that if the SX doesn't send you a full group of positions (<64) then you need to fill the address space so that the next group starts correctly aligned (for example if you receive only 33 positions then you need to add 2\*VS\_EXPORT\_COUNT\_7 to Current\_Location and reset the memory count to 0 before the next vector begins).



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201525  
March, 20024 March

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
35 of 52

## 18. Vertex position exporting

On clause 3 the vertex shader can export to the PA both the vertex position and the point sprite. It can also do so at clause 7 if not done at clause 3. The storage needed to perform the position export is at least 64x128 memories for the position and 64x32 memories for the sprite size. It is going to be taken in the pixel output fifo from the SX blocks. The clause where the position export occurs is specified by the EXPORT\_LATE register. If turned on, it means that the export is going to occur at ALU clause 7 if unset position export occurs at clause 3.

## 19. Exporting Arbitration

Here are the rules for co-issuing exporting ALU clauses.

- 1) Position exports and position exports cannot be co-issued.

All other types of exports can be co-issued as long as there is place in the receiving buffer.

{ISSUE: Do we move the parameter caches to the SX?}

## 20. Exporting Rules

### 20.1 Parameter caches exports

We support masking and out of order exports to the parameter caches. So one can export multiple times to the same PC line using different masks.

### 20.2 Memory exports

Memory exports don't support masking. However, you can export out of order to memory locations.

### 20.3 Position exports

Position exports have to be done IN ORDER and don't support masking.

## ~~20.21.~~ Export Types

The export type (or the location where the data should be put) is specified using the destination address field in the ALU instruction. Here is a list of all possible export modes:

### ~~20.121.1~~ Vertex Shading

- 0:15 - 16 parameter cache
- 16:31 - Empty (Reserved?)
- 32:43 - 12 vertex exports to the frame buffer and index
- 44:47 - Empty
- 48:59 - 12 debug export (interpret as normal vertex export)
- 60 - export addressing mode
- 61 - Empty
- 62 - position
- 63 - sprite size export that goes with position export (point\_h,point\_w,edgeflag,misc)

### ~~20.221.2~~ Pixel Shading

- 0 - Color for buffer 0 (primary)
- 1 - Color for buffer 1

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering



ORIGINATE DATE	EDIT DATE	R400 Sequencer Specification	PAGE
24 September, 2001	4 September, 201525 March 20024 March		36 of 52

- 2 - Color for buffer 2
- 3 - Color for buffer 3
- 4:7 - Empty
- 8 - Buffer 0 Color/Fog (primary)
- 9 - Buffer 1 Color/Fog
- 10 - Buffer 2 Color/Fog
- 11 - Buffer 3 Color/Fog
- 12:15 - Empty
- 16:31 - Empty (Reserved?)
- 32:43 - 12 exports for multipass pixel shaders.
- 44:47 - Empty
- 48:59 - 12 debug exports (interpret as normal pixel export)
- 60 - export addressing mode
- 61:62 - Empty
- 63 - Z for primary buffer (Z exported to 'alpha' component)

## 21.22. Special Interpolation modes

### 21.22.1 Real time commands

We are unable to use the parameter memory since there is no way for a command stream to write into it. Instead we need to add three 16x128 memories (one for each of three vertices x 16 interpolants). These will be mapped onto the register bus and written by type 0 packets, and output to the parameter busses (the sequencer and/or PA need to be able to address the realtime parameter memory as well as the regular parameter store. For higher performance we should be able to view them as two banks of 16 and do double buffering allowing one to be loaded, while the other is rasterized with. Most overlay shaders will need 2 or 4 scalar coordinates, one option might be to restrict the memory to 16x64 or 32x64 allowing only two interpolated scalars per cycle, the only problem I see with this is, if we view support for 16 vector-4 interpolants important (true only if we map Microsoft's high priority stream to the realtime stream), then the PA/sequencer need to support a realtime-specific mode where we need to address 32 vectors of parameters instead of 16. This mode is triggered by the primitive type: REAL TIME. The actual memories are in the in the SX blocks. The parameter data memories are hooked on the RBBM bus and are loaded by the CP using register mapped memory.

### 21.22.2 Sprites/ XY screen coordinates/ FB information

When working with sprites, one may want to overwrite the parameter 0 with SC generated data. Also, XY screen coordinates may be needed in the shader program. This functionality is controlled by the gen\_I0 register (in SQ) in conjunction with the SND\_XY register (in SC). Also it is possible to send the faceness information (for OGL front/back special operations) to the shader using the same control register. Here is a list of all the modes and how they interact together:

Gen\_st is a bit taken from the interface between the SC and the SQ. This is the MSB of the primitive type. If the bit is set, it means we are dealing with Point AA, Line AA or sprite and in this case the vertex values are going to generated between 0 and 1.

- Param\_Gen\_I0 disable, snd\_xy disable, no gen\_st - I0 = No modification
- Param\_Gen\_I0 disable, snd\_xy disable, gen\_st - I0 = No modification
- Param\_Gen\_I0 disable, snd\_xy enable, no gen\_st - I0 = No modification
- Param\_Gen\_I0 disable, snd\_xy enable, gen\_st - I0 = No modification
- Param\_Gen\_I0 enable, snd\_xy disable, no gen\_st - I0 = garbage, garbage, garbage, faceness
- Param\_Gen\_I0 enable, snd\_xy disable, gen\_st - I0 = garbage, garbage, s, t
- Param\_Gen\_I0 enable, snd\_xy enable, no gen\_st - I0 = screen x, screen y, garbage, faceness
- Param\_Gen\_I0 enable, snd\_xy enable, gen\_st - I0 = screen x, screen y, s, t


### 21.32.3 Auto generated counters

In the cases we are dealing with multipass shaders, the sequencer is going to generate a vector count to be able to both use this count to write the 1<sup>st</sup> pass data to memory and then use the count to retrieve the data on the 2<sup>nd</sup> pass. The count is always generated in the same way but it is passed to the shader in a slightly different way depending on

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 201525 <del>March 20024 March</del>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 37 of 52
--	--------------------------------------	--	---------------------------------------	------------------

the shader type (pixel or vertex). This is toggled on and off using the GEN\_INDEX register. The sequencer is going to keep two counters, one for pixels and one for vertices. Every time a full vector of vertices or pixels is written to the GPRs the counter is incremented. Every time a state change is detected, the corresponding counter is reset. While there is only one count broadcast to the GPRs, the LSB are hardwired to specific values making the index different for all elements in the vector.

### 21.3.1.22.3.1 Vertex shaders

In the case of vertex shaders, if GEN\_INDEX is set, the data will be put into the x field of the third register (it means that the compiler must allocate 3 GPRs in all multipass vertex shader modes).

### 21.3.22.3.2 Pixel shaders

In the case of pixel shaders, if GEN\_INDEX is set and Param\_Gen\_I0 is enabled, the data will be put in the x field of the 2<sup>nd</sup> register (R1.x), else if GEN\_INDEX is set the data will be put into the x field of the 1<sup>st</sup> register (R0.x).




Figure 13: GPR input mux Control

## 22-23. State management

Every clock, the sequencer will report to the CP the oldest states still in the pipe. These are the states of the programs as they enter the last ALU clause.

### 22.123.1 Parameter cache synchronization

In order for the sequencer not to begin a group of pixels before the associated group of vertices has finished, the sequencer will keep a 6 bit count per state (for a total of 8 counters). These counters are initialized to 0 and every time a vertex shader exports its data TO THE PARAMETER CACHE, the corresponding pointer is incremented. When the SC sends a new vector of pixels with the SC\_SQ\_new\_vector bit asserted, the sequencer will first check if the count is greater than 0 before accepting the transmission (it will in fact accept the transmission but then lower its ready to receive). Then the sequencer waits for the count to go to one and decrements it. The sequencer can then issue the group of pixels to the interpolators. Every time the state changes, the new state counter is initialized to 0.

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering



## 23.24. XY Address imports

The SC will be able to send the XY addresses to the GPRs. It does so by interleaving the writes of the IJs (to the IJ buffer) with XY writes (to the XY buffer). Then when writing the data to the GPRs, the sequencer is going to interpolate the IJ data or pass the XY data thru a Fix→float converter and expander and write the converted values to the GPRs. The Xys are currently SCREEN SPACE COORDINATES. The values in the XY buffers will wrap. See section 22.224.2 for details on how to control the interpolation in this mode.

## 23.124.1 Vertex indexes imports

In order to import vertex indexes, we have 16 8x96 staging registers. These are loaded one line at a time by the VGT block (96 bits). They are loaded in floating point format and can be transferred in 4 or 8 clocks to the GPRs.

## 24.25. Registers

### 24.125.1 Control

REG_DYNAMIC	Dynamic allocation (pixel/vertex) of the register file on or off.
REG_SIZE_PIX	Size of the register file's pixel portion (minimal size when dynamic allocation turned on)
REG_SIZE_VTX	Size of the register file's vertex portion (minimal size when dynamic allocation turned on)
ARBITRATION_POLICY	policy of the arbitration between vertexes and pixels
INST_STORE_ALLOC	interleaved, separate
INST_BASE_VTX	start point for the vertex instruction store (RT always ends at vertex_base and Begins at 0)
INST_BASE_PIX	start point for the pixel shader instruction store
ONE_THREAD	debug state register. Only allows one program at a time into the GPRs
ONE_ALU	debug state register. Only allows one ALU program at a time to be executed (instead of 2)
INSTRUCTION	This is where the CP puts the base address of the instruction writes and type (auto-incremented on reads/writes) Register mapped
CONSTANTS	512*4 ALU constants + 32*6 Texture state 32 bits registers (logically mapped)
CONSTANTS_RT	256*4 ALU constants + 32*6 texture states? (physically mapped)
CONSTANT_EO_RT	This is the size of the space reserved for real time in the constant store (from 0 to CONSTANT_EO_RT). The re-mapping table operates on the rest of the memory
TSTATE_EO_RT	This is the size of the space reserved for real time in the fetch state store (from 0 to TSTATE_EO_RT). The re-mapping table operates on the rest of the memory
EXPORT_LATE	Controls whether or not we are exporting position from clause 3. If set, position exports occur at clause 7.

### 24.225.2 Context

VS_FETCH_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
VS_ALU_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
PS_FETCH_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
PS_ALU_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
PS_BASE	base pointer for the pixel shader in the instruction store
VS_BASE	base pointer for the vertex shader in the instruction store
VS_CF_SIZE	size of the vertex shader (# of instructions in control program/2)
PS_CF_SIZE	size of the pixel shader (# of instructions in control program/2)
PS_SIZE	size of the pixel shader (cntl+instructions)
VS_SIZE	size of the vertex shader (cntl+instructions)
PS_NUM_REG	number of GPRs to allocate for pixel shader programs
VS_NUM_REG	number of GPRs to allocate for vertex shader programs
PARAM_SHADE	One 16 bit register specifying which parameters are to be gouraud shaded (0 = flat, 1 = gouraud)
PROVO_VERT	0 : vertex 0, 1: vertex 1, 2: vertex 2, 3: Last vertex of the primitive

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
March 20024 March

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
39 of 52

PARAM\_WRAP 64 bits: for which parameters (and channels (xyzw)) do we do the cyl wrapping (0=linear, 1=cylindrical).

PS\_EXPORT\_MODE 0xxxx : Normal mode  
1xxxx : Multipass mode  
If normal, bbbz where bbb is how many colors (0-4) and z is export z or not  
If multipass 1-12 exports for color.

VS\_EXPORT\_MASK which of the last 6 ALU clauses is exporting (multipass only)

VS\_EXPORT\_MODE 0: position (1 vector), 1: position (2 vectors), 3:multipass

VS\_EXPORT\_COUNT\_{0...6} Six 4 bit counters representing the # of interpolated parameters exported in clause 7 (located in VS\_EXPORT\_COUNT\_6) OR # of exported vectors to memory per clause in multipass mode (per clause)

PARAM\_GEN\_I0 Do we overwrite or not the parameter 0 with XY data and generated T and S values

GEN\_INDEX Auto generates an address from 0 to XX. Puts the results into R0-1 for pixel shaders and R2 for vertex shaders

CONST\_BASE\_VTX (9 bits) Logical Base address for the constants of the Vertex shader

CONST\_BASE\_PIX (9 bits) Logical Base address for the constants of the Pixel shader

CONST\_SIZE\_PIX (8 bits) Size of the logical constant store for pixel shaders

CONST\_SIZE\_VTX (8 bits) Size of the logical constant store for vertex shaders

INST\_PRED\_OPTIMIZE Turns on the predicate bit optimization (if of, conditional\_execute\_predicates is always executed).

CF\_BOOLEANS 256 boolean bits

CF\_LOOP\_COUNT 32x8 bit counters (number of times we traverse the loop)

CF\_LOOP\_START 32x8 bit counters (init value used in index computation)

CF\_LOOP\_STEP 32x8 bit counters (step value used in index computation)

## 25-26. DEBUG Registers

### 25-26.1 Context

DB\_PROB\_ADDR instruction address where the first problem occurred

DB\_PROB\_COUNT number of problems encountered during the execution of the program

DB\_PROB\_BREAK break the clause if an error is found.

DB\_INST\_COUNT instruction counter for debug method 2

DB\_BREAK\_ADDR break address for method number 2

DB\_CLAUSE\_MODE\_ALU\_{0...7} clause mode for debug method 2 (0: normal, 1: addr, 2: kill)

DB\_CLAUSE\_MODE\_FETCH\_{0...7} clause mode for debug method 2 (0: normal, 1: addr, 2: kill)

### 25-26.2 Control

DB\_ALUCST\_MEMSIZE Size of the physical ALU constant memory

DB\_TSTATE\_MEMSIZE Size of the physical texture state memory

## 26-27. Interfaces

### 26-27.1 External Interfaces

Whenever an x is used, it means that the bus is broadcast to all units of the same name. For example, if a bus is named SQ→SPx it means that SQ is going to broadcast the same information to all SP instances.

### 27.2 SC to SP Interfaces

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201525  
March 20024 March

R400 Sequencer Specification

PAGE  
40 of 52

### 27.2.1 SC SP#

There is one of these interfaces at front of each of the SP (buffer to stage pixel interpolators). This interface transmits the I,J data for pixel interpolation. For the entire system, two quads per clock are transferred to the 4 SPs, so each of these 4 interfaces transmits one half of a quad per clock. The interface below describes a half of a quad worth of data.

The actual data which is transferred per quad is

- Ref Pix I => S4.20 Floating Point I value
- Ref Pix J => S4.20 Floating Point J value
- Delta Pix I (x3) => S4.8 Floating Point Delta I value
- Delta Pix J (x3) => S4.8 Floating Point Delta J value

This equates to a total of 128 bits which transferred over 2 clocks and therefor needs an interface 64 bits wide

Additionally, X,Y data (12-bit unsigned fixed) is conditionally sent across this data bus over the same wires in an additional clock. The X,Y data is sent on the lower 24 bits of the data bus with faceness in the msb. Transfers across these interfaces are synchronized with the SC SQ IJ Control Bus transfers.

The data transfer across each of these busses is controlled by a IJ BUF INUSE COUNT in the SC. Each time the SC has sent a pixel vector's worth of data to the SPs, he will increment the IJ BUF INUSE COUNT. Prior to sending the next pixel vectors data, he will check to make sure the count is less than MAX\_BUFER\_MINUS\_2, if not the SC will stall until the SQ returns a pipelined pulse to decrement the count when he has scheduled a buffer free. Note: We could/may optimize for the case of only sending only IJ to use all the buffers to pre-load more. Currently it is planned for the SP to hold 2 double buffers of I,J data and two buffers of X,Y data, so if either X,Y or Centers and Centroids are on, then the SC can send two Buffers.

In at least the initial version, the SC shall send 16 quads per pixel vector even if the vector is not full. This will increment buffer write address pointers correctly all the time. (We may revisit this for both the SX,SP,SQ and add a EndOfVector signal on all interfaces to quit early. We opted for the simple mode first with a belief that only the end of packet and multiple new vector signals should cause a partial vector and that this would not really be significant performance hit.)

Name	Bits	Description
SC SP# data	64	IJ information sent over 2 clocks (or X,Y in 24 LSBs with faceness in upper bit) Type 0 or 1. First clock I, second clk J Field ULC URC LLC LRC Bits [63:39] [38:26] [25:13] [12:0] Format SE4M20 SE4M8 SE4M8 SE4M8 Type 2 Field Face X Y Bits [63] [23:12] [11:0] Format Bit Unsigned Unsigned
SC SP# valid	1	Valid
SC SP# last quad	1	This bit will be set on the last transfer of data per quad.
SC SP# type	2	0 -> Indicates centroids 1 -> Indicates centers 2 -> Indicates X,Y Data and faceness on data bus The SC shall look at state data to determine how many types to send for the interpolation process.

The # is included for clarity in the spec and will be replaced with a prefix of u# in the verilog module statement for the SC and the SP block will have neither because the instantiation will insert the prefix.

### 27.2.2 SC SQ

This is the control information sent to the sequencer in order to synchronize and control the interpolation and/or loading data into the GPRs needed to execute a shader program on the sent pixels. This data will be sent over two clocks per transfer with 1 to 16 transfers. Therefore the bus (approx 92 bits) could be folded in half to approx 46 bits.

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201525  
March, 20024 March

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
41 of 52

Name	Bits	Description
SC SQ data	46	<p>Control Data sent to the SQ</p> <p>1 clk transfers</p> <p>Event – valid data consist of event_id and state_id. Instruct SQ to post an event vector to send state_id and event_id through request fifo and onto the reservation stations making sure state_id and/or event_id gets back to the CP. Events only follow end of packets so no pixel vectors will be in progress.</p> <p>Empty Quad Mask – Transfer Control data consisting of pc_dealloc or new_vector. Receipt of this is to transfer pc_dealloc or new_vector without any valid quad data. New vector will always be posted to request fifo and pc_dealloc will be attached to any pixel vector outstanding or posted in request fifo if no valid quad outstanding.</p> <p>2 clk transfers</p> <p>Quad Data Valid – Sending quad data with or without new_vector or pc_dealloc. New vector will be posted to request fifo with or without a pixel vector and pc_dealloc will be posted with a pixel vector unless none is in progress. In this case the pc_dealloc will be posted in the request queue. Filler quads will be transferred with The Quad mask set but the pixel corresponding pixel mask set to zero.</p>
SC SQ valid	1	SC sending valid data, 2 <sup>nd</sup> clk could be all zeroes

SC SQ data – first clock and second clock transfers are shown in the table below.

Name	BitField	Bits	Description
<b>1<sup>st</sup> Clock Transfer</b>			
SC SQ event	0	1	This transfer is a 1 clock event vector Force quad_mask = new_vector=pc_dealloc=0
SC SQ event_id	[2:1]	2	This field identifies the event 0 ==> denotes an End Of State Event 1 ==> TBD
SC SQ pc_dealloc	3	1	Deallocation token for the Parameter Cache
SC SQ new_vector	4	1	The SQ must wait for Vertex shader done count > 0 and after dispatching the Pixel Vector the SQ will decrement the count.
SC SQ quad_mask	[8:5]	4	Quad Write mask left to right SP0 ==> SP3
SC SQ end_of_prim	9	1	End Of the primitive
SC SQ state_id	[12:10]	3	State/constant pointer (6*3+3)
SC SQ pix_mask	[28:13]	16	Valid bits for all pixels SP0==>SP3 (UL,UR,LL,LR)
SC SQ prim_type	[31:29]	3	Stippled line and Real time command need to load tex cords from



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201525  
March 20024 March

R400 Sequencer Specification

PAGE  
42 of 52

alternate buffer  
000: Normal  
100: Realtime  
101: Line AA  
110: Point AA (Sprite)

SC SQ pc_ptr0	[42:32]	11	Parameter Cache pointer for vertex 0
---------------	---------	----	--------------------------------------

**2nd Clock Transfer**

SC SQ pc_ptr1	[10:0]	11	Parameter Cache pointer for vertex 1
SC SQ pc_ptr2	[21:11]	11	Parameter Cache pointer for vertex 2
SC SQ lod_correct	[45:22]	24	LOD correction per quad (6 bits per quad)

Name	Bits	Description
SQ SC free_buff	1	Pipelined bit that instructs SC to decrement count of buffers in use.
SQ SC dec_cntr_cnt	1	Pipelined bit that instructs SC to decrement count of new vector and/or event sent to prevent SC from overflowing SQ interpolator/Reservation request fifo.

The scan converter will submit a partial vector whenever:

- 1.) He gets a primitive marked with an end of packet signal.
- 2.) A current pixel vector is being assembled with at least one or more valid quads and the vector has been marked for deallocate when a primitive marked new vector arrives. The Scan Converter will submit a partial vector (up to 16quads with zero pixel mask to fill out the vector) prior to submitting the new vector marker/primitive.  
(This will prevent a hang which can be demonstrated when all primitives in a packet three vectors are culled except for a one quad primitive that gets marked pc dealloc (vertices maximum size). In this case two new vectors are submitted and processed, but then one valid quad with the pc dealloc creates a vector and then the new would wait for another vertex vector to be processed, but the one being waited for could never export until the pc dealloc signal made it through and thus the hang.)

Formatted: Bullets and Numbering

**26.1.1 SC to SQ : IJ Control bus**

This is the control information sent to the sequencer in order to control the IJ fifos and all other information needed to execute a shader program on the sent pixels. This information is sent over 2 clocks, if SENDXY is asserted the next control packet is going to be ignored and XY information is going to be sent on the IJ bus (for the quads that were just sent). All pixels from the group of quads are from the same primitive, all quads of a vector are from the same render state.

Formatted: Bullets and Numbering

**26.1.2 SQ to SP: Interpolator bus**

Formatted: Bullets and Numbering

**26.1.3 27.2.3 SQ to SX: Interpolator bus**

Name	Direction	Bits	Description
SQ_SPxSXx_interp_flat_vtx	SQ →SPx	2	Provoking vertex for flat shading
SQ_SPXx_interp_flat_gouraud	SQ →SPx	1	Flat or gouraud shading
SQ_SPXx_interp_cyl_wrap	SQ →SPx	4	Wich channel needs to be cylindrical wrapped
SQ_SXx_ptr1mux0	SQ →SXx	11	Parameter Cache Pointer
SQ_SXx_ptr2mux4	SQ →SXx	11	Parameter Cache Pointer
SQ_SXx_ptr3mux2	SQ →SXx	11	Parameter Cache Pointer
SQ_SXx_RT_switchrt_sel	SQ →SXx	1	Selects between RT and Normal data
SQ_SXx_pc_wr_en	SQ →SXx	1	Write enable for the PC memories
SQ_SXx_pc_wr_addr	SQ →SXx	7	Write address for the PCs
SQ_SXx_pc_cmask	SQ →SXx	4	Channel mask

Formatted: Bullets and Numbering

**26.1.4 27.2.4 SQ to SP: Staging Register Data**

This is a broadcast bus that sends the VSISR information to the staging registers of the shader pipes.

Name	Direction	Bits	Description
------	-----------	------	-------------



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~2007~~ ~~March~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
43 of 52

SQ_SPx_vgt_vsivr_data	SQ→SPx	96	Pointers of indexes or HOS surface information
SQ_SPx_vgt_vsivr_double	SQ→SPx	1	0: Normal 96 bits per vert 1: double 192 bits per vert
SQ_SP0_data_valid	SQ→SP0	1	Data is valid
SQ_SP1_data_valid	SQ→SP1	1	Data is valid
SQ_SP2_data_valid	SQ→SP2	1	Data is valid
SQ_SP3_data_valid	SQ→SP3	1	Data is valid

26.1.5.27.2.5 PA-VGT to SQ : Vertex interface

26.1.5.27.2.5.1 Interface Signal Table


The area difference between the two methods is not sufficient to warrant complicating the interface or the state requirements of the VSISRs. **Therefore, the POR for this interface is that the VGT will transmit the data to the VSISRs (via the Shader Sequencer) in full, 32-bit floating-point format.** The VGT can transmit up to six 32-bit floating-point values to each VSISR where four or more values require two transmission clocks. The data bus is 96 bits wide.

Name	Bits	Description
PAVGT_SQ_vgt_vsivr_data	96	Pointers of indexes or HOS surface information
VGTPA_SQ_vgt_vsivr_double	1	0: Normal 96 bits per vert 1: double 192 bits per vert
VGTPA_SQ_vgt_end_of_vector	1	Indicates the last VSISR data set for the current process vector (for double vector data, "end_of_vector" is set on the second vector)
VGTPA_SQ_vgt_vsivrindx_valid	1	Vsivr data is valid
VGTPA_SQ_vgt_state	3	Render State (6*3+3 for constants). This signal is guaranteed to be correct when "PAVGT_SQ_vgt_end_of_vector" is high.
VGTPA_SQ_vgt_send	1	Data on the VGT_SQ is valid receive (see write-up for standard R400 SEND/RTR interface handshaking)
SQ_VGT_PA_vgt_rtr	1	Ready to receive (see write-up for standard R400 SEND/RTR interface handshaking)


26.1.5.27.2.5.2 Interface Diagrams

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering



	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 2015 <small>Microsoft, 2004, Microsoft</small>	R400 Sequencer Specification	PAGE 44 of 52
--	--------------------------------------	---	------------------------------	------------------

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 201525 <small>Month - 090914 Mask</small>	DOCUMENT-REV. NUM. GEN-CXXXX-REVA	PAGE 45 of 52
---	--------------------------------------	--	--------------------------------------	------------------




Figure 1. Detailed Logical Diagram for PA\_SQ\_vgt Interface.



### 26.1.627.2.6 SQ to CP: State report

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SQ_CP_vrtx_state	SEQ→CP	3	Oldest vertex state still in the pipe
SQ_CP_pix_state	SEQ→CP	3	Oldest pixel state still in the pipe

Formatted: Bullets and Numbering

### 26.1.727.2.7 SQ to SX: Control bus

Name	Direction	Bits	Description
SQ_SXx_exp_Pixelpix	SQ→SXx	1	1: Pixel 0: Vertex
SQ_SXx_exp_cClause	SQ→SXx	3	Clause number, which is needed for vertex clauses
SQ_SXx_exp_sState	SQ→SXx	3	State ID
SQ_SXx_exp_exportIDalu_id	SQ→SXx	1	ALU ID

These fields are sent synchronously with SP export data, described in SP0→SX0 interface every time the sequencer picks an exporting clause for execution.

### 26.1.827.2.8 SX to SQ : Output file control

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SXx_SQ_Exportexp_count_rdy	SXx→SQ	1	Raised by SX0 to indicate that the following two fields reflect the result of the most recent export
SXx_SQ_Exportexp_Pposition_spac e	SXx→SQ	1	Specifies whether there is room for another position.
SXx_SQ_expExport_bBuffer_space	SXx→SQ	7	Specifies the space available in the output buffers. 0: buffers are full 1: 2K-bits available (32-bits for each of the 64 pixels in a clause) ... 64: 128K-bits available (16 128-bit entries for each of 64 pixels) 65-127: RESERVED


### 26.1.927.2.9 SQ to TP: Control bus

Formatted: Bullets and Numbering

Once every clock, the fetch unit sends to the sequencer on which clause it is now working and if the data in the GPRs is ready or not. This way the sequencer can update the fetch counters for the reservation station fifos. The sequencer also provides the instruction and constants for the fetch to execute and the address in the register file where to write the fetch return data.


Name	Direction	Bits	Description
TPx_SQ_data_rdy	TPx→SQ	1	Data ready
TPx_SQ_clause_num	TPx→SQ	3	Clause number
TPx_SQ_tType	TPx→SQ	1	Type of data sent (0:PIXEL, 1:VERTEX)
SQ_TPx_send	SQ→TPx	1	Sending valid data
SQ_TPx_const	SQ→TPx	48	Fetch state sent over 4 clocks (192 bits total)
SQ_TPx_instructinstr	SQ→TPx	24	Fetch instruction sent over 4 clocks
SQ_TPx_end_of_clause	SQ→TPx	1	Last instruction of the clause
SQ_TPx_Type	SQ→TPx	1	Type of data sent (0:PIXEL, 1:VERTEX)
SQ_TPx_phase	SQ→TPx	2	Write phase signal
SQ_TP0_lod_correct	SQ→TP0	6	LOD correct 3 bits per comp 2 components per quad
SQ_TP0_pmask	SQ→TP0	4	Pixel mask 1 bit per pixel
SQ_TP1_lod_correct	SQ→TP1	6	LOD correct 3 bits per comp 2 components per quad
SQ_TP1_pmask	SQ→TP1	4	Pixel mask 1 bit per pixel
SQ_TP2_lod_correct	SQ→TP2	6	LOD correct 3 bits per comp 2 components per quad



	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 2015 <i>March 2002 / March</i>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 47 of 52
SQ_TP2_pmask	SQ→TP2	4	Pixel mask 1 bit per pixel	
SQ_TP3_lod_correct	SQ→TP3	6	LOD correct 3 bits per comp 2 components per quad	
SQ_TP3_pmask	SQ→TP3	4	Pixel mask 1 bit per pixel	
SQ_TPx_clause_num	SQ→TPx	3	Clause number	
SQ_TPx_write_gpr_index	SQ→TPx	7	Index into Register file for write of returned Fetch Data	

### 26.1.1027.2.10 TP to SQ: Texture stall

The TP sends this signal to the SQ when its input buffer is full. The SQ is going to send it to the SP X clocks after reception (maximum of 3 clocks of pipeline delay).



Formatted: Bullets and Numbering

Name	Direction	Bits	Description
TP_SQ_fetch_stall	TP→SQ	1	Do not send more texture request if asserted

### 26.1.1127.2.11 SQ to SP: Texture stall

Name	Direction	Bits	Description
SQ_SPx_fetch_stall	SQ→SPx	1	Do not send more texture request if asserted

Formatted: Bullets and Numbering

### 26.1.1227.2.12 SQ to SP: GPR, Parameter cache control and auto counter

Name	Direction	Bits	Description
SQ_SPx_gpr_wr_addr	SQ→SPx	7	Write address
SQ_SPx_gpr_rd_addr	SQ→SPx	7	Read address
SQ_SPx_gpr_red_addren	SQ→SPx	1	Read Enable
SQ_SPx_gpr_wewr_addren	SQ→SPx	1	Write Enable for the GPRs
SQ_SPx_gpr_phase_mux	SQ→SPx	2	The phase mux (arbitrates between inputs, ALU SRC reads and writes)
SQ_SPx_channel_mask	SQ→SPx	4	The channel mask
SQ_SP0_pixel_mask	SQ→SP0	4	The pixel mask
SQ_SP1_pixel_mask	SQ→SP1	4	The pixel mask
SQ_SP2_pixel_mask	SQ→SP2	4	The pixel mask
SQ_SP3_pixel_mask	SQ→SP3	4	The pixel mask
SQ_SPx_gpr_input_mux	SQ→SPx	2	When the phase mux selects the inputs this tells from which source to read from: Interpolated data, VTX0, VTX1, autogen counter.
SQ_SPx_indexauto_count	SQ→SPx	12?	Index Auto count generated by the SQ, common for all shader pipes

Formatted: Bullets and Numbering



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201525  
March, 20024 March

R400 Sequencer Specification

PAGE  
48 of 52

26.1.1327.2.13 SQ to SPx: Instructions


Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SQ_SPx_instruct_start	SQ→SPx	1	Instruction start
SQ_SP_instruct	SQ→SPx	21	Transferred over 4 cycles 0: SRC A Select 2:0 SRC A Argument Modifier 3:3 SRC A swizzle 11:4 VectorDst 17:12 Unused 20:18 ----- 1: SRC B Select 2:0 SRC B Argument Modifier 3:3 SRC B swizzle 11:4 ScalarDst 17:12 Unused 20:18 ----- 2: SRC C Select 2:0 SRC C Argument Modifier 3:3 SRC C swizzle 11:4 Unused 20:12 ----- 3: Vector Opcode 4:0 Scalar Opcode 10:5 Vector Clamp 11:11 Scalar Clamp 12:12 Vector Write Mask 16:13 Scalar Write Mask 20:17
SQ_SPx_exp_alu_id	SQ→SPx	1	ALU ID
SQ_SPx_exporting	SQ→SPx	2	0: Not Exporting 1: Vector Exporting 2: Scalar Exporting
SQ_SPx_stall	SQ→SPx	1	Stall signal
SQ_SP0_export_pvalid	SQ→SP0	4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock
SQ_SP1_export_pvalid	SQ→SP1	4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock
SQ_SP2_export_pvalid	SQ→SP2	4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock
SQ_SP3_export_pvalid	SQ→SP3	4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock

26.1.1427.2.14 SP to SQ: Constant address load/ Predicate Set

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SP0_SQ_const_addr	SP0→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer
SP0_SQ_valid	SP0→SQ	1	Data valid
SP1_SQ_const_addr	SP1→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 2015 <small>March 2002 / March</small>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 49 of 52
SP1_SQ_valid	SP1→SQ	1	Data valid	
SP2_SQ_const_addr	SP2→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer	
SP2_SQ_valid	SP2→SQ	1	Data valid	
SP3_SQ_const_addr	SP3→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer	
SP3_SQ_valid	SP3→SQ	1	Data valid	

### 26.1.15 2.15 SQ to SPx: constant broadcast

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SQ_SPx_constant	SQ→SPx	128	Constant broadcast

Formatted: Bullets and Numbering

### 26.1.16 2.16 SP0 to SQ: Kill vector load

Name	Direction	Bits	Description
SP0_SQ_kill_vect	SP0→SQ	4	Kill vector load
SP1_SQ_kill_vect	SP1→SQ	4	Kill vector load
SP2_SQ_kill_vect	SP2→SQ	4	Kill vector load
SP3_SQ_kill_vect	SP3→SQ	4	Kill vector load

Formatted: Bullets and Numbering

### 26.1.17 2.17 SQ to CP: RBBM bus

Name	Direction	Bits	Description
SQ_RBB_rs	SQ→CP	1	Read Strobe
SQ_RBB_rd	SQ→CP	32	Read Data
SQ_RBBM_nrrtr	SQ→CP	1	Optional
SQ_RBBM_rtr	SQ→CP	1	Real-Time (Optional)

Formatted: Bullets and Numbering

### 26.1.18 2.18 CP to SQ: RBBM bus

Name	Direction	Bits	Description
rbbm_we	CP→SQ	1	Write Enable
rbbm_a	CP→SQ	15	Address -- Upper Extent is TBD (16:2)
rbbm_wd	CP→SQ	32	Data
rbbm_be	CP→SQ	4	Byte Enables
rbbm_re	CP→SQ	1	Read Enable
rbb_rs0	CP→SQ	1	Read Return Strobe 0
rbb_rs1	CP→SQ	1	Read Return Strobe 1
rbb_rd0	CP→SQ	32	Read Data 0
rbb_rd1	CP→SQ	32	Read Data 0
RBBM_SQ_soft_reset	CP→SQ	1	Soft Reset

Formatted: Bullets and Numbering

## 27-28. Examples of program executions

### 27.1.1 28.1.1 Sequencer Control of a Vector of Vertices

- PA sends a vector of 64 vertices (actually vertex indices – 32 bits/index for 2048 bit total) to the RE's Vertex FIFO
  - state pointer as well as tag into position cache is sent along with vertices
  - space was allocated in the position cache for transformed position before the vector was sent
  - also before the vector is sent to the RE, the CP has loaded the global instruction store with the vertex shader program (using the MH?)
  - The vertex program is assumed to be loaded when we receive the vertex vector.
    - the SEQ then accesses the IS base for this shader using the local state pointer (provided to all sequencers by the RBBM when the CP is done loading the program)
- SEQ arbitrates between the Pixel FIFO and the Vertex FIFO – basically the Vertex FIFO always has priority
  - at this point the vector is removed from the Vertex FIFO

Formatted: Bullets and Numbering



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~March 2004~~ ~~March~~

R400 Sequencer Specification

PAGE  
50 of 52

- the arbiter is not going to select a vector to be transformed if the parameter cache is full unless the pipe as nothing else to do (ie no pixels are in the pixel fifo).
3. SEQ allocates space in the SP register file for index data plus GPRs used by the program
    - the number of GPRs required by the program is stored in a local state register, which is accessed using the state pointer that came down with the vertices
    - SEQ will not send vertex data until space in the register file has been allocated
  4. SEQ sends the vector to the SP register file over the RE\_SP interface (which has a bandwidth of 2048 bits/cycle)
    - the 64 vertex indices are sent to the 64 register files over 4 cycles
      - RF0 of SU0, SU1, SU2, and SU3 is written the first cycle
      - RF1 of SU0, SU1, SU2, and SU3 is written the second cycle
      - RF2 of SU0, SU1, SU2, and SU3 is written the third cycle
      - RF3 of SU0, SU1, SU2, and SU3 is written the fourth cycle
    - the index is written to the least significant 32 bits (floating point format?) (what about compound indices) of the 128-bit location within the register file (w); the remaining data bits are set to zero (x, y, z)
  5. SEQ constructs a control packet for the vector and sends it to the first reservation station (the FIFO in front of fetch state machine 0, or TSM0 FIFO)
    - the control packet contains the state pointer, the tag to the position cache and a register file base pointer.
  6. TSM0 accepts the control packet and fetches the instructions for fetch clause 0 from the global instruction store
    - TSM0 was first selected by the TSM arbiter before it could start
  7. all instructions of fetch clause 0 are issued by TSM0
  8. the control packet is passed to the next reservation station (the FIFO in front of ALU state machine 0, or ASMO FIFO)
    - TSM0 does not wait for requests made to the Fetch Unit to complete; it passes the register file write index for the fetch data to the TU, which will write the data to the RF as it is received
    - once the TU has written all the data to the register files, it increments a counter that is associated with ASMO FIFO; a count greater than zero indicates that the ALU state machine can go ahead start to execute the ALU clause
  9. ASMO accepts the control packet (after being selected by the ASM arbiter) and gets the instructions for ALU clause 0 from the global instruction store
  10. all instructions of ALU clause 0 are issued by ASMO, then the control packet is passed to the next reservation station (the FIFO in front of fetch state machine 1, or TSM1 FIFO)
  11. the control packet continues to travel down the path of reservation stations until all clauses have been executed
    - position can be exported in ALU clause 3 (or 4?); the data (and the tag) is sent over a position bus (which is shared with all four shader pipes) back to the PA's position cache
    - A parameter cache pointer is also sent along with the position data. This tells to the PA where the data is going to be in the parameter cache.
      - there is a position export FIFO in the SP that buffers position data before it gets sent back to the PA
      - the ASM arbiter will prevent a packet from starting an exporting clause if the position export FIFO is full
    - parameter data is exported in clause 7 (as well as position data if it was not exported earlier)
      - parameter data is sent to the Parameter Cache over a dedicated bus
      - the SEQ allocates storage in the Parameter Cache, and the SEQ deallocates that space when there is no longer a need for the parameters (it is told by the PA when using a token).
      - the ASM arbiter will prevent a packet from starting on ASM7 if the parameter cache (or the position buffer if position is being exported) is full
  12. after the shader program has completed, the SEQ will free up the GPRs so that they can be used by another shader program

### 27.1.228.1.2 Sequencer Control of a Vector of Pixels

1. As with vertex shader programs, pixel shaders are loaded into the global instruction store by the CP
  - At this point it is assumed that the pixel program is loaded into the instruction store and thus ready to be read.

Formatted: Bullets and Numbering



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201525  
March 20024 March

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
51 of 52

2. the RE's Pixel FIFO is loaded with the barycentric coordinates for pixel quads by the detailed walker
  - the state pointer and the LOD correction bits are also placed in the Pixel FIFO
  - the Pixel FIFO is wide enough to source four quad's worth of barycentrics per cycle
3. SEQ arbitrates between Pixel FIFO and Vertex FIFO – when there are no vertices pending OR there is no space left in the register files for vertices, the Pixel FIFO is selected
4. SEQ allocates space in the SP register file for all the GPRs used by the program
  - the number of GPRs required by the program is stored in a local state register, which is accessed using the state pointer
  - SEQ will not allow interpolated data to be sent to the shader until space in the register file has been allocated
5. SEQ controls the transfer of interpolated data to the SP register file over the RE\_SP interface (which has a bandwidth of 2048 bits/cycle). See interpolated data bus diagrams for details.
6. SEQ constructs a control packet for the vector and sends it to the first reservation station (the FIFO in front of fetch state machine 0, or TSM0 FIFO)
  - note that there is a separate set of reservation stations/arbiters/state machines for vertices and for pixels
  - the control packet contains the state pointer, the register file base pointer, and the LOD correction bits
  - all other information (such as quad address for example) travels in a separate FIFO
7. TSM0 accepts the control packet and fetches the instructions for fetch clause 0 from the global instruction store
  - TSM0 was first selected by the TSM arbiter before it could start
8. all instructions of fetch clause 0 are issued by TSM0
9. the control packet is passed to the next reservation station (the FIFO in front of ALU state machine 0, or ASMO FIFO)
  - TSM0 does not wait for fetch requests made to the Fetch Unit to complete; it passes the register file write index for the fetch data to the TU, which will write the data to the RF as it is received
  - once the TU has written all the data for a particular clause to the register files, it increments a counter that is associated with the ASMO FIFO; a count greater than zero indicates that the ALU state machine can go ahead and pop the FIFO and start to execute the ALU clause
10. ASMO accepts the control packet (after being selected by the ASM arbiter) and gets the instructions for ALU clause 0 from the global instruction store
11. all instructions of ALU clause 0 are issued by ASMO, then the control packet is passed to the next reservation station (the FIFO in front of fetch state machine 1, or TSM1 FIFO)
12. the control packet continues to travel down the path of reservation stations until all clauses have been executed
  - pixel data is exported in the last ALU clause (clause 7)
    - it is sent to an output FIFO where it will be picked up by the render backend
    - the ASM arbiter will prevent a packet from starting on ASM7 if the output FIFO is full
13. after the shader program has completed, the SEQ will free up the GPRs so that they can be used by another shader program

### 27.1.3.28.1.3 Notes

14. The state machines and arbiters will operate ahead of time so that they will be able to immediately start the real threads or stall.
15. The register file base pointer for a vector needs to travel with the vector through the reservation stations, but the instruction store base pointer does not – this is because the RF pointer is different for all threads, but the IS pointer is only different for each state and thus can be accessed via the state pointer.

### 28-29. Open issues

Need to do some testing on the size of the register file as well as on the register file allocation method (dynamic VS static).

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
25 March, 2004 March


R400 Sequencer Specification

PAGE  
52 of 52

Saving power?

Parameter caches in SX?

Using both IJ buffers for center + centroid interpolation?




	ORIGINATE DATE 24 September, 2001	EDIT DATE <u>4 September, 2015</u> <small>April 200225 March</small>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 1 of 52
Author: Laurent Lefebvre				
Issue To:		Copy No:		
<h2>R400 Sequencer Specification</h2> <h3>SQ</h3> <h3>Version 1.1<u>10</u></h3>				
<p><b>Overview:</b> This is an architectural specification for the R400 Sequencer block (SEQ). It provides an overview of the required capabilities and expected uses of the block. It also describes the block interfaces, internal sub-blocks, and provides internal state diagrams.</p>				
<p>AUTOMATICALLY UPDATED FIELDS:  Document Location: C:\perforce\r400\doc_lib\design\blocks\sq\R400_Sequencer.doc  Current Intranet Search Title: R400 Sequencer Specification</p>				
APPROVALS				
Name/Dept		Signature/Date		
Remarks:				
<p>THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION THAT COULD BE SUBSTANTIALLY DETRIMENTAL TO THE INTEREST OF ATI TECHNOLOGIES INC. THROUGH UNAUTHORIZED USE OR DISCLOSURE.</p>				
<p>"Copyright 2001, ATI Technologies Inc. All rights reserved. The material in this document constitutes an unpublished work created in 2001. The use of this copyright notice is intended to provide notice that ATI owns a copyright in this unpublished work. The copyright notice is not an admission that publication has occurred. This work contains confidential, proprietary information and trade secrets of ATI. No part of this document may be used, reproduced, or transmitted in any form or by any means without the prior written permission of ATI Technologies Inc."</p>				

Exhibit 2027.doc\R400\_Sequencer.doc 68205 Bytes\*\*\* © ATI Confidential. Reference Copyright Notice on Cover Page © \*\*\*

ATI 2027  
LG v. ATI  
IPR2015-00325

AMD1044\_0257285

ATI Ex. 2107  
IPR2023-00922  
Page 151 of 260



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 200235 March

R400 Sequencer Specification

PAGE  
2 of 52

**Table Of Contents**

<b>1. OVERVIEW</b>	<b>86</b>
1.1 Top Level Block Diagram	108
1.2 Data Flow graph (SP)	1240
1.3 Control Graph	1311
<b>2. INTERPOLATED DATA BUS</b>	<b>1311</b>
<b>3. INSTRUCTION STORE</b>	<b>1614</b>
<b>4. SEQUENCER INSTRUCTIONS</b>	<b>1814</b>
<b>5. CONSTANT STORES</b>	<b>1814</b>
5.1 Memory organizations	1814
5.2 Management of the Control Flow Constants	1815
5.3 Management of the re-mapping tables	1815
5.3.1 R400 Constant management	1815
5.3.2 Proposal for R400LE constant management	1915
5.3.3 Dirty bits	2117
5.3.4 Free List Block	2117
5.3.5 De-allocate Block	2218
5.3.6 Operation of Incremental model	2218
5.4 Constant Store Indexing	2218
5.5 Real Time Commands	2319
5.6 Constant Waterfalling	2319
<b>6. LOOPING AND BRANCHES</b>	<b>2420</b>
6.1 The controlling state	2420
6.2 The Control Flow Program	2420
6.3 Data dependant predicate instructions	2622
6.4 HW Detection of PV,PS	2723
6.5 Register file indexing	2723
6.6 Predicated Instruction support for Texture clauses	2723
6.7 Debugging the Shaders	2723
6.7.1 Method 1: Debugging registers	2823
6.7.2 Method 2: Exporting the values in the GPRs (12)	2824
<b>7. PIXEL KILL MASK</b>	<b>2824</b>
<b>8. MULTIPASS VERTEX SHADERS (HOS)</b>	<b>2924</b>
<b>9. REGISTER FILE ALLOCATION</b>	<b>2924</b>
<b>10. FETCH ARBITRATION</b>	<b>3026</b>
<b>11. ALU ARBITRATION</b>	<b>3026</b>
<b>12. HANDLING STALLS</b>	<b>3127</b>
<b>13. CONTENT OF THE RESERVATION STATION FIFOS</b>	<b>3127</b>
<b>14. THE OUTPUT FILE</b>	<b>3127</b>
<b>15. IJ FORMAT</b>	<b>3127</b>
15.1 Interpolation of constant attributes	3228
<b>16. STAGING REGISTERS</b>	<b>3228</b>
<b>17. THE PARAMETER CACHE</b>	<b>3430</b>
<b>18. VERTEX POSITION EXPORTING</b>	<b>3530</b>





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201519  
~~April, 200225 March~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
3 of 52

<b>19. EXPORTING ARBITRATION</b>	<b>3530</b>
<b>20. EXPORTING RULES</b>	<b>3530</b>
20.1 Parameter caches exports	3530
20.2 Memory exports	3530
20.3 Position exports	3530
<b>21. EXPORT TYPES</b>	<b>3530</b>
21.1 Vertex Shading	3531
21.2 Pixel Shading	3531
<b>22. SPECIAL INTERPOLATION MODES</b>	<b>3631</b>
22.1 Real time commands	3631
22.2 Sprites/ XY screen coordinates/ FB information	3631
22.3 Auto generated counters	3632
22.3.1 Vertex shaders	3732
22.3.2 Pixel shaders	3732
<b>23. STATE MANAGEMENT</b>	<b>3733</b>
23.1 Parameter cache synchronization	3733
<b>24. XY ADDRESS IMPORTS</b>	<b>3733</b>
24.1 Vertex indexes imports	3833
<b>25. REGISTERS</b>	<b>3833</b>
25.1 Control	3833
25.2 Context	3833
<b>26. DEBUG REGISTERS</b>	<b>3934</b>
26.1 Context	3934
26.2 Control	3934
<b>27. INTERFACES</b>	<b>3935</b>
27.1 External Interfaces	3935
27.2 SC to SP Interfaces	3935
27.2.1 SC SP#	3935
27.2.2 SC SQ	4036
27.2.3 SQ to SX: Interpolator bus	4237
27.2.4 SQ to SP: Staging Register Data	4237
27.2.5 VGT to SQ : Vertex interface	4238
27.2.6 SQ to SX: Control bus	4641
27.2.7 SX to SQ : Output file control	4641
27.2.8 SQ to TP: Control bus	4641
27.2.9 TP to SQ: Texture stall	4742
27.2.10 SQ to SP: Texture stall	4742
27.2.11 SQ to SP: GPR and auto counter	4742
27.2.12 SQ to SPx: Instructions	4843
27.2.13 SP to SQ: Constant address load/ Predicate Set	4843
27.2.14 SQ to SPx: constant broadcast	4944
27.2.15 SP0 to SQ: Kill vector load	4944
27.2.16 SQ to CP: RBBM bus	4944



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201519  
~~April 200225 March~~

R400 Sequencer Specification

PAGE  
4 of 52

27.2.17	CP to SQ: RBBM bus .....	4944
27.2.18	SQ to CP: State report .....	4944
<b>28.</b>	<b>OPEN ISSUES .....</b>	<b>5244</b>
<b>1.</b>	<b>OVERVIEW .....</b>	<b>6</b>
1.1	Top Level Block Diagram .....	8
1.2	Data Flow graph (SP) .....	10
1.3	Control Graph .....	11
<b>2.</b>	<b>INTERPOLATED DATA BUS .....</b>	<b>11</b>
<b>3.</b>	<b>INSTRUCTION STORE .....</b>	<b>14</b>
<b>4.</b>	<b>SEQUENCER INSTRUCTIONS .....</b>	<b>16</b>
<b>5.</b>	<b>CONSTANT STORES .....</b>	<b>16</b>
5.1	Memory organizations .....	16
5.2	Management of the Control Flow Constants .....	16
5.3	Management of the re-mapping tables .....	16
5.3.1	R400 Constant management .....	16
5.3.2	Proposal for R400LE constant management .....	17
5.3.3	Dirty bits .....	19
5.3.4	Free List Block .....	19
5.3.5	De-allocate Block .....	20
5.3.6	Operation of Incremental model .....	20
5.4	Constant Store Indexing .....	20
5.5	Real Time Commands .....	24
5.6	Constant Waterfalling .....	24
<b>6.</b>	<b>LOOPING AND BRANCHES .....</b>	<b>22</b>
6.1	The controlling state .....	22
6.2	The Control Flow Program .....	22
6.3	Data dependant predicate instructions .....	24
6.4	HW Detection of PV,PS .....	25
6.5	Register file indexing .....	25
6.6	Predicated Instruction support for Texture clauses .....	25
6.7	Debugging the Shaders .....	25
6.7.1	Method 1: Debugging registers .....	25
6.7.2	Method 2: Exporting the values in the GPRs (12) .....	26
<b>7.</b>	<b>PIXEL KILL MASK .....</b>	<b>26</b>
<b>8.</b>	<b>MULTIPASS VERTEX SHADERS (HOS) .....</b>	<b>26</b>
<b>9.</b>	<b>REGISTER FILE ALLOCATION .....</b>	<b>26</b>
<b>10.</b>	<b>FETCH ARBITRATION .....</b>	<b>28</b>
<b>11.</b>	<b>ALU ARBITRATION .....</b>	<b>28</b>
<b>12.</b>	<b>HANDLING STALLS .....</b>	<b>29</b>
<b>13.</b>	<b>CONTENT OF THE RESERVATION STATION FIFOS .....</b>	<b>29</b>
<b>14.</b>	<b>THE OUTPUT FILE .....</b>	<b>29</b>
<b>15.</b>	<b>IJ FORMAT .....</b>	<b>29</b>
15.1	Interpolation of constant attributes .....	30
<b>16.</b>	<b>STAGING REGISTERS .....</b>	<b>30</b>
<b>17.</b>	<b>THE PARAMETER CACHE .....</b>	<b>32</b>



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201519  
~~April, 200225 March~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA


PAGE  
5 of 52

18.	<b>VERTEX POSITION EXPORTING</b>	32
19.	<b>EXPORTING ARBITRATION</b>	32
20.	<b>EXPORT TYPES</b>	32
20.1	Vertex Shading	32
20.2	Pixel Shading	33
21.	<b>SPECIAL INTERPOLATION MODES</b>	33
21.1	Real time commands	33
21.2	Sprites/XY screen coordinates/ FB information	33
21.3	Auto generated counters	34
21.3.1	Vertex shaders	34
21.3.2	Pixel shaders	34
22.	<b>STATE MANAGEMENT</b>	34
22.1	Parameter cache synchronization	34
23.	<b>XY ADDRESS IMPORTS</b>	35
23.1	Vertex indexes imports	35
24.	<b>REGISTERS</b>	35
24.1	Control	35
24.2	Context	35
25.	<b>DEBUG REGISTERS</b>	36
25.1	Context	36
25.2	Control	36
26.	<b>INTERFACES</b>	36
26.1	<b>External Interfaces</b>	36
26.1.1	SC to SQ : IJ Control bus	37
26.1.2	SQ to SP: Interpolator bus	37
26.1.3	SQ to SX: Interpolator bus	37
26.1.4	SQ to SP: Staging Register Data	38
26.1.5	PA to SQ : Vertex interface	38
26.1.6	SQ to CP: State report	41
26.1.7	SQ to SX: Control bus	41
26.1.8	SX to SQ : Output file control	41
26.1.9	SQ to TP: Control bus	41
26.1.10	TP to SQ: Texture stall	42
26.1.11	SQ to SP: Texture stall	42
26.1.12	SQ to SP: GPR and auto counter	42
26.1.13	SQ to SPx: Instructions	43
26.1.14	SP to SQ: Constant address load/ Predicate Set	44
26.1.15	SQ to SPx: constant broadcast	44
26.1.16	SP0 to SQ: Kill vector load	44
26.1.17	SQ to CP: RBBM bus	44
26.1.18	CP to SQ: RBBM bus	44
27.	<b>EXAMPLES OF PROGRAM EXECUTIONS</b>	45



ORIGINATE DATE	EDIT DATE	R400 Sequencer Specification	PAGE
24 September, 2001	<del>4 September, 2015</del> <del>April 2002</del> March		6 of 52

27.1.1	Sequencer Control of a Vector of Vertices .....	45
27.1.2	Sequencer Control of a Vector of Pixels .....	46
27.1.3	Notes .....	47
28.	<b>OPEN ISSUES</b> .....	<b>47</b>





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
19 April, 2002  
25 March

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
7 of 52

## Revision Changes:

Rev 0.1 (Laurent Lefebvre) Date : May 7, 2001	First draft.
Rev 0.2 (Laurent Lefebvre) Date : July 9, 2001	Changed the interfaces to reflect the changes in the SP. Added some details in the arbitration section.
Rev 0.3 (Laurent Lefebvre) Date : August 6, 2001	Reviewed the Sequencer spec after the meeting on August 3, 2001.
Rev 0.4 (Laurent Lefebvre) Date : August 24, 2001	Added the dynamic allocation method for register file and an example (written in part by Vic) of the flow of pixels/vertices in the sequencer.
Rev 0.5 (Laurent Lefebvre) Date : September 7, 2001	Added timing diagrams (Vic)
Rev 0.6 (Laurent Lefebvre) Date : September 24, 2001	Changed the spec to reflect the new R400 architecture. Added interfaces.
Rev 0.7 (Laurent Lefebvre) Date : October 5, 2001	Added constant store management, instruction store management, control flow management and data dependant predication.
Rev 0.8 (Laurent Lefebvre) Date : October 8, 2001	Changed the control flow method to be more flexible. Also updated the external interfaces.
Rev 0.9 (Laurent Lefebvre) Date : October 17, 2001	Incorporated changes made in the 10/18/01 control flow meeting. Added a NOP instruction, removed the conditional_execute_or_jump. Added debug registers.
Rev 1.0 (Laurent Lefebvre) Date : October 19, 2001	Refined interfaces to RB. Added state registers.
Rev 1.1 (Laurent Lefebvre) Date : October 26, 2001	Added SEQ→SP0 interfaces. Changed delta precision. Changed VGT→SP0 interface. Debug Methods added.
Rev 1.2 (Laurent Lefebvre) Date : November 16, 2001	Interfaces greatly refined. Cleaned up the spec.
Rev 1.3 (Laurent Lefebvre) Date : November 26, 2001	Added the different interpolation modes.
Rev 1.4 (Laurent Lefebvre) Date : December 6, 2001	Added the auto incrementing counters. Changed the VGT→SQ interface. Added content on constant management. Updated GPRs.
Rev 1.5 (Laurent Lefebvre) Date : December 11, 2001	Removed from the spec all interfaces that weren't directly tied to the SQ. Added explanations on constant management. Added PA→SQ synchronization fields and explanation.
Rev 1.6 (Laurent Lefebvre) Date : January 7, 2002	Added more details on the staging register. Added detail about the parameter caches. Changed the call instruction to a Conditionnal_call instruction. Added details on constant management and updated the diagram.
Rev 1.7 (Laurent Lefebvre) Date : February 4, 2002	Added Real Time parameter control in the SX interface. Updated the control flow section.
Rev 1.8 (Laurent Lefebvre) Date : March 4, 2002	New interfaces to the SX block. Added the end of clause modifier, removed the end of clause instructions.
Rev 1.9 (Laurent Lefebvre) Date : March 18, 2002	Rearrangement of the CF instruction bits in order to ensure byte alignment.
Rev 1.10 (Laurent Lefebvre) Date : March 25, 2002	Updated the interfaces and added a section on exporting rules.
Rev 1.11 (Laurent Lefebvre) Date :	<u>Added CP state report interface. Last version of the spec with the old control flow scheme</u>



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002 March

R400 Sequencer Specification

PAGE  
8 of 52


## 1. Overview

The sequencer is based on the R300 design. It chooses two ALU clauses and a fetch clause to execute, and executes all of the instructions in a clause before looking for a new clause of the same type. Two ALU clauses are executed interleaved to hide the ALU latency. Each vector will have eight fetch and eight ALU clauses, but clauses do not need to contain instructions. A vector of pixels or vertices ping-pongs along the sequencer FIFO, bouncing from fetch reservation station to alu reservation station. A FIFO exists between each reservation stage, holding up vectors until the vector currently occupying a reservation station has left. A vector at a reservation station can be chosen to execute. The sequencer looks at all eight alu reservation stations to choose an alu clause to execute and all eight fetch stations to choose a fetch clause to execute. The arbitrator will give priority to clauses/reservation stations closer to the bottom of the pipeline. It will not execute an alu clause until the fetch fetches initiated by the previous fetch clause have completed. There are two separate sets of reservation stations, one for pixel vectors and one for vertices vectors. This way a pixel can pass a vertex and a vertex can pass a pixel.

To support the shader pipe the sequencer also contains the shader instruction cache, constant store, control flow constants and texture state. The four shader pipes also execute the same instruction thus there is only one sequencer for the whole chip.

The sequencer first arbitrates between vectors of 64 vertices that arrive directly from primitive assembly and vectors of 16 quads (64 pixels) that are generated in the scan converter.

The vertex or pixel program specifies how many GPRs it needs to execute. The sequencer will not start the next vector until the needed space is available in the GPRs.

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 201519 <small>April 2002 OF Month</small>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 9 of 52
---	--------------------------------------	--	---------------------------------------	-----------------





Figure 1: General Sequencer overview

Exhibit\_2027\_dgcr400\_Sequencer.doc 66205 Bytes\*\*\* © ATI Confidential. Reference Copyright Notice on Cover Page © \*\*\*



### 1.1 Top Level Block Diagram



**Figure 2: Reservation stations and arbiters**

There are two sets of the above figure, one for vertices and one for pixels.

Depending on the arbitration state, the sequencer will either choose a vertex or a pixel packet. The control packet consists of 3 bits of state, 7 bits for the base address of the Shader program and some information on the coverage to determine fetch LOD plus other various small state bits.





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~April, 2002~~ ~~March~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
11 of 52

On receipt of a packet, the input state machine (not pictured but just before the first FIFO) allocated enough space in the GPRs to store the interpolated values and temporaries. Following this, the barycentric coordinates (and XY screen position if needed) are sent to the interpolator, which will use them to interpolate the parameters and place the results into the GPRs. Then, the input state machine stacks the packet in the first FIFO.

On receipt of a command, the level 0 fetch machine issues a fetch request to the TP and corresponding GPR address for the fetch address (ta). A small command (tcmd) is passed to the fetch system identifying the current level number (0) as well as the GPR write address for the fetch return data. One fetch request is sent every 4 clocks causing the texturing of sixteen 2x2s worth of data (or 64 vertices). Once all the requests are sent the packet is put in FIFO 1.

Upon receipt of the return data, the fetch unit writes the data to the register file using the write address that was provided by the level 0 fetch machine and sends the clause number (0) to the level 0 fetch state machine to signify that the write is done and thus the data is ready. Then, the level 0 fetch machine increments the counter of FIFO 1 to signify to the ALU 0 that the data is ready to be processed.

On receipt of a command, the level 0 ALU machine first decrements the input FIFO 1 counter and then issues a complete set of level 0 shader instructions. For each instruction, the ALU state machine generates 3 source addresses, one destination address and an instruction. Once the last instruction has been issued, the packet is put into FIFO 2.

**There will always be two active ALU clauses at any given time (and two arbiters). One arbiter will arbitrate over the odd instructions (4 clocks cycles) and the other one will arbitrate over the even instructions (4 clocks cycles). The only constraints between the two arbiters is that they are not allowed to pick the same clause number as the other one is currently working on if the packet is not of the same type (render state).**

If the packet is a vertex packet, upon reaching ALU clause 3, it can export the position if the position is ready. So the arbiter must prevent ALU clause 3 to be selected if the positional buffer is full (or can't be accessed). Along with the positional data, if needed the sprite size and/or edge flags can also be sent.

A special case is for multipass vertex shaders, which can export 12 parameters per last 6 clauses to the output buffer. If the output buffer is full or doesn't have enough space the sequencer will prevent such a vertex group to enter an exporting clause.

Multipass pixel shaders can export 12 parameters to memory from the last clause only (7).

All other clauses process in the same way until the packet finally reaches the last ALU machine (7).

Only one pair of interleaved ALU state machines may have access to the register file address bus or the instruction decode bus at one time. Similarly, only one fetch state machine may have access to the register file address bus at one time. Arbitration is performed by three arbiter blocks (two for the ALU state machines and one for the fetch state machines). The arbiters always favor the higher number state machines, preventing a bunch of half finished jobs from clogging up the register files.



### 1.2 Data Flow graph (SP)





Figure 3: The shader Pipe

The gray area represents blocks that are replicated 4 times per shader pipe (16 times on the overall chip).

### 1.3 Control Graph



**Figure 4: Sequencer Control interfaces**

In green is represented the Fetch control interface, in red the ALU control interface, in blue the Interpolated/Vector control interface and in purple is the output file control interface.

## 2. Interpolated data bus

The interpolators contain an IJ buffer to pack the information as much as possible before writing it to the register file.




Figure 5: Interpolation buffers

PROTECTIVE ORDER MATERIAL



ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 201519 <small>April 2000R Mask</small>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 15 of 52
--------------------------------------	---	---------------------------------------	------------------

	T0	T1	T2	T3	T4	T5	T6	T7	T8	T9	T10	T11	T12	T13	T14	T15	T16	T17	T18	T19	T20	T21	T22	T23
SP 0	A0	A0	XY A0	B1	B1	XY B1	C3	C3	XY C3		WRITES			D1	D1									
SP 1	A1	A1	XY A1			C0	C0	C0	XY C0	C4	C4	XY C4	D2	D2										
SP 2	A2	A2	XY A2			C1	C1	C1	XY C1	C5	C5	XY C5				E0	E0	XY E0						
SP 3				B0	B0	XY B0	C2	C2	XY C2		READS			D0	D0	XY E1	E1	XY E1						
SP 0	XY 0-3	XY 16-19	XY 32-35	XY 48-51	A0	B1	C3	D1					A0	B1	C3	D1			V 0-3	V 16-19	V 32-35	V 48-51		
SP 1	XY 4-7	XY 20-23	XY 36-39	XY 52-55	A1		C4	D2	C0				A1		C4	D2			V 4-7	V 20-23	V 36-39	V 52-55		
SP 2	XY 8-11	XY 24-27	XY 40-43	XY 56-59	A2		C5		C1				E0	A2	C5				V 8-11	V 24-27	V 40-43	V 56-59		
SP 3	XY 12-15	XY 28-31	XY 44-47	XY 60-63					B0	C2	D0	E1				B0	C2	D0	V 12-15	V 28-31	V 44-47	V 60-63		
		XY						P1								P2								VTX

Figure 6: Interpolation timing diagram



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 200225 March

R400 Sequencer Specification

PAGE  
16 of 52

Above is an example of a tile the sequencer might receive from the SC. The write side is how the data get stacked into the XY and IJ buffers, the read side is how the data is passed to the GPRs. The IJ information is packed in the IJ buffer 4 quads at a time or two clocks. The sequencer allows at any given time as many as four quads to interpolate a parameter. They all have to come from the same primitive. Then the sequencer controls the write mask to the GPRs to write the valid data in.

### 3. Instruction Store

There is going to be only one instruction store for the whole chip. It will contain 4096 instructions of 96 bits each.

It is likely to be a 1 port memory; we use 1 clock to load the ALU instruction, 1 clocks to load the Fetch instruction, 1 clock to load 2 control flow instructions and 1 clock to write instructions.

The instruction store is loaded by the CP thru the register mapped registers.


~~The next picture shows the various modes the CP can load the memory. The Sequencer has to keep track of the loading modes in order to wrap around the correct boundaries. The wrap-around points are arbitrary and they are specified in the VS\_BASE and PIX\_BASE control registers. The VS\_BASE and PS\_BASE context registers are used to specify for each context where its shader is in the instruction memory.~~

For the Real time commands the story is quite the same but for some small differences. There are no wrap-around points for real time so the driver must be careful not to overwrite regular shader data. The shared code (shared subroutines) uses the same path as real time.

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 201519 <small>April 2002 Rev. Mask</small>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 17 of 52
---	--------------------------------------	---	---------------------------------------	------------------

## R400 CP's Views of Instruction Memory

Updated: 11/14/2001  
John A. Carey



4. Figure 7: The CP's view of the instruction memory

Formatted: Bullets and Numbering



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~April 2002/25 March~~

R400 Sequencer Specification

PAGE  
18 of 52

## 5.4. Sequencer Instructions

All control flow instructions and move instructions are handled by the sequencer only. The ALUs will perform NOPs during this time (MOV PV,PV, PS,PS) if they have nothing else to do.

## 6.5. Constant Stores

### 6.5.1 Memory organizations

A likely size for the ALU constant store is 1024x128 bits. The read BW from the ALU constant store is 128 bits/clock and the write bandwidth is 32 bits/clock (directed by the CP bus size not by memory ports).

The maximum logical size of the constant store for a given shader is 256 constants. Or 512 for the pixel/vertex shader pair. The size of the re-mapping table is 128 lines (each line addresses 4 constants). The write granularity is 4 constants or 512 bits. It takes 16 clocks to write the four constants. Real time requires 256 lines in the physical memory (this is physically register mapped).

The texture state is also kept in a similar memory. The size of this memory is 320x96 bits (128 texture states for regular mode, 32 states for RT). The memory thus holds 128 texture states (192 bits per state). The logical size exposes 32 different states total, which are going to be shared between the pixel and the vertex shader. The size of the re-mapping table for the texture state memory is 32 lines (each line addresses 1 texture state lines in the real memory). The CP write granularity is 1 texture state lines (or 192 bits). The driver sends 512 bits but the CP ignores the top 320 bits. It thus takes 6 clocks to write the texture state. Real time requires 32 lines in the physical memory (this is physically register mapped).

The control flow constant memory doesn't sit behind a renaming table. It is register mapped and thus the driver must reload its content each time there is a change in the control flow constants. Its size is 320\*32 because it must hold 8 copies of the 32 dwords of control flow constants and the loop construct constants must be aligned.

The constant re-mapping tables for texture state and ALU constants are logically register mapped for regular mode and physically register mapped for RT operation.

## 6.25.2 Management of the Control Flow Constants

The control flow constants are register mapped, thus the CP writes to the according register to set the constant, the SQ decodes the address and writes to the block pointed by its current base pointer (CF\_WR\_BASE). On the read side, one level of indirection is used. A register (SQ\_CONTEXT\_MISC.CF\_RD\_BASE) keeps the current base pointer to the control flow block. This register is copied whenever there is a state change. Should the CP write to CF after the state change, the base register is updated with the (current pointer number + 1) % number of states. This way, if the CP doesn't write to CF the state is going to use the previous CF constants.

## 6.35.3 Management of the re-mapping tables

### 6.3.15.3.1 R400 Constant management

The sequencer is responsible to manage two re-mapping tables (one for the constant store and one for the texture state). On a state change (by the driver), the sequencer will broadside copy the contents of its re-mapping tables to a new one. We have 8 different re-mapping tables we can use concurrently.

The constant memory update will be incremental, the driver only need to update the constants that actually changed between the two state changes.

For this model to work in its simplest form, the requirement is that the physical memory MUST be at least twice as large as the logical address space + the space allocated for Real Time. In our case, since the logical address space





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002 March

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
19 of 52

is 512 and the reserved RT space can be up to 256 entries, the memory must be of sizes 1280 and above. Similarly the size of the texture store must be of  $32 \times 2 + 32 = 96$  entries and above.

### 6.3.25.3.2 Proposal for R400LE constant management

To make this scheme work with only  $512 + 256 = 768$  entries, upon reception of a CONTROL packet of state + 1, the sequencer would check for SQ\_IDLE and PA\_IDLE and if both are idle will erase the content of state to replace it with the new state (this is depicted in Figure 8: De-allocation mechanism~~Figure 9: De-allocation mechanism~~Figure 9: De-allocation mechanism). Note that in the case a state is cleared a value of 0 is written to the corresponding de-allocation counter location so that when the SQ is going to report a state change, nothing will be de-allocated upon the first report.

The second path sets all context dirty bits that were used in the current state to 1 (thus allowing the new state to reuse these physical addresses if needed).




Figure 78: Constant management




Figure 89: De-allocation mechanism for R400LE

### 6.3.35.3.3 Dirty bits

Two sets of dirty bits will be maintained per logical address. The first one will be set to zero on reset and set when the logical address is addressed. The second one will be set to zero whenever a new context is written and set for each address written while in this context. The reset dirty is not set, then writing to that logical address will not require de-allocation of whatever address stored in the renaming table. If it is set and the context dirty is not set, then the physical address store needs to be de-allocated and a new physical address is necessary to store the incoming data. If they are both set, then the data will be written into the physical address held in the renaming for the current logical address. No de-allocation or allocation takes place. This will happen when the driver does a set constant twice to the same logical address between context changes. NOTE: It is important to detect and prevent this, failure to do it will allow multiple writes to allocate all physical memory and thus hang because a context will not fit for rendering to start and thus free up space.

### 6.3.45.3.4 Free List Block

A free list block that would consist of a counter (called the IFC or Initial Free Counter) that would reset to zero and incremented every time a chunk of physical memory is used until they have all been used once. This counter would be checked each time a physical block is needed, and if the original ones have not been used up, use a new one, else check the free list for an available physical block address. The count is the physical address for when getting a chunk from the counter.

Storage of a free list big enough to store all physical block addresses.

Maintain three pointers for the free list that are reset to zero. The first one we will call write\_ptr. This pointer will identify the next location to write the physical address of a block to be de-allocated. Note: we can never free more physical memory locations than we have. Once recording address the pointer will be incremented to walk the free list like a ring.

The second pointer will be called stop\_ptr. The stop\_ptr pointer will be advanced by the number of address chunks de-allocates when a context finishes. The address between the stop\_ptr and write\_ptr cannot be reused because they are still in use. But as soon as the context using them is dismissed the stop\_ptr will be advanced.

The third pointer will be called read\_ptr. This pointer will point to the next address that can be used for allocation as long as the read\_ptr does not equal the stop\_ptr and the IFC is at its maximum count.



### ~~6.3.5.3.5~~ 6.3.5.3.5 De-allocate Block

This block will maintain a free physical address block count for each context. While in current context, a count shall be maintained specifying how many blocks were written into the free list at the write\_ptr pointer. This count will be reset upon reset or when this context is active on the back and different than the previous context. It is actually a count of blocks in the previous context that will no longer be used. This count will be used to advance the write\_ptr pointer to make available the set of physical blocks freed when the previous context was done. This allows the discard or de-allocation of any number of blocks in one clock.

### ~~6.3.6.3.6~~ 6.3.6.3.6 Operation of Incremental model

The basic operation of the model would start with the write\_ptr, stop\_ptr, read\_ptr pointers in the free list set to zero and the free list counter is set to zero. Also all the dirty bits and the previous context will be initialized to zero. When the first set constants happen, the reset dirty bit will not be set, so we will allocate a physical location from the free list counter because its not at the max value. The data will be written into physical address zero. Both the additional copy of the renaming table and the context zeros of the big renaming table will be updated for the logical address that was written by set start with physical address of 0. This process will be repeated for any logical address that are not dirty until the context changes. If a logical address is hit that has its dirty bits set while in the same context, both dirty bits would be set, so the new data will be over-written to the last physical address assigned for this logical address. When the first draw command of the context is detected, the previous context stored in the additional renaming table will be copied to the larger renaming table in the current (new) context location. Then the set constant logical address with be loaded with a new physical address during the copy and if the reset dirty was set, the physical address it replaced in the renaming table would be entered at the write\_ptr pointer location on the free list and the write\_ptr will be incremented. The de-allocation counter for the previous context (eight) will be incremented. This as set states come in for this context one of the following will happen:

- 1.) No dirty bits are set for the logical address being updated. A line will be allocated of the free-list counter or the free list at read\_ptr pointer if read\_ptr != to stop\_ptr .
- 2.) Reset dirty set and Context dirty not set. A new physical address is allocated, the physical address in the renaming table is put on the free list at write\_ptr and it is incremented along with the de-allocate counter for the last context.
- 3.) Context dirty is set then the data will be written into the physical address specified by the logical address.

This process will continue as long as set states arrive. This block will provide backpressure to the CP whenever he has not free list entries available (counter at max and stop\_ptr == read\_ptr). The command stream will keep a count of contexts of constants in use and prevent more than max constants contexts from being sent.


Whenever a draw packet arrives, the content of the re-mapping table is written to the correct re-mapping table for the context number. Also if the next context uses less constants than the current one all exceeding lines are moved to the free list to be de-allocated later. This happens in parallel with the writing of the re-mapping table to the correct memory.

Now preferable when the constant context leaves the last ALU clause it will be sent to this block and compared with the previous context that left. (init to zero) If they differ than the older context will no longer be referenced and thus can be de-allocated in the physical memory. This is accomplished by adding the number of blocks freed this context to the stop\_ptr pointer. This will make all the physical addresses used by this context available to the read\_ptr allocate pointer for future allocation.

This device allows representation of multiple contexts of constants data with N copies of the logical address space. It also allows the second context to be represented as the first set plus some new additional data by just storing the delta's. It allows memory to be efficiently used and when the constants updates are small it can store multiple context. However, if the updates are large, less contexts will be stored and potentially performance will be degraded. Although it will still perform as well as a ring could in this case.

### 6.4.5.4 Constant Store Indexing

In order to do constant store indexing, the sequencer must be loaded first with the indexes (that come from the GPRs). There are 144 wires from the exit of the SP to the sequencer (9 bits pointers x 16 vertexes/clock). Since the data must pass thru the Shader pipe for the float to fixed conversion, there is a latency of 4 clocks (1 instruction)

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 2015 <small>April 20026 March</small>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 23 of 52
--	--------------------------------------	--	---------------------------------------	------------------

between the time the sequencer is loaded and the time one can index into the constant store. The assembly will look like this

```

MOVA R1.X,R2.X // Loads the sequencer with the content of R2.X, also copies the content of R2.X into R1.X
NOP // latency of the float to fixed conversion
ADD R3,R4,C0[R2.X]// Uses the state from the sequencer to add R4 to C0[R2.X] into R3

```

Note that we don't really care about what is in the brackets because we use the state from the MOVA instruction. R2.X is just written again for the sake of simplicity and coherency.

The storage needed in the sequencer in order to support this feature is  $2^{64} \times 9$  bits = 1152 bits.

### 6.55.5 Real Time Commands

The real time commands constants are written by the CP using the register mapped registers allocated for RT. It works is the same way than when dealing with regular constant loads BUT in this case the CP is not sending a logical address but rather a physical address and the reads are not passing thru the re-mapping table but are directly read from the memory. The boundary between the two zones is defined by the CONST\_EO\_RT control register. Similarly, for the fetch state, the boundary between the two zones is defined by the TSTATE\_EO\_RT control register.

### 6.65.6 Constant Waterfalling

In order to have a reasonable performance in the case of constant store indexing using the address register, we are going to have the possibility of using the physical memory port for read only. This way we can read 1 constant per clock and thus have a worst-case waterfall mode of 1 vertex per clock. There is a small synchronization issue related with this as we need for the SQ to make sure that the constants were actually written to memory (not only sent to the sequencer) before it can allow the first vector of pixels or vertices of the state to go thru the ALUs. To do so, the sequencer keeps 8 bits (one per render state) and sets the bits whenever the last render state is written to memory and clears the bit whenever a state is freed.




Figure 910: The instruction store



## 7.6. Looping and Branches

Loops and branches are planned to be supported and will have to be dealt with at the sequencer level. We plan on supporting constant loops and branches using a control program.

### 7.6.1 The controlling state.

The R400 controlling state consists of:

```
Boolean[256:0]
Loop_count[7:0][31:0]
Loop_Start[7:0][31:0]
Loop_Step[7:0][31:0]
```

That is 256 Booleans and 32 loops.

We have a stack of 4 elements for nested calls of subroutines and 4 loop counters to allow for nested loops.

This state is available on a per shader program basis.

### 7.6.2 The Control Flow Program

Examples of control flow programs are located in the R400 programming guide document.

The basic model is as follows:

The render state defined the clause boundaries:

```
Vertex_shader_fetch[7:0][7:0] // eight 8 bit pointers to the location where each clauses control program is located
Vertex_shader_alu[7:0][7:0] // eight 8 bit pointers to the location where each clauses control program is located
Pixel_shader_fetch[7:0][7:0] // eight 8 bit pointers to the location where each clauses control program is located
Pixel_shader_alu[7:0][7:0] // eight 8 bit pointers to the location where each clauses control program is located
```

**A pointer value of FF means that the clause doesn't contain any instructions.**

The control program for a given clause is executed to completion before moving to another clause, (with the exception of the pick two nature of the alu execution). The control program is the only program aware of the clause boundaries.

The control program has nine basic instructions:

```
Execute
Conditional_execute
Conditional_Execute_Predicates
Conditional_jump
Conditionnal_Call
Return
Loop_start
Loop_end
NOP
```

Execute, causes the specified number of instructions in instruction store to be executed.

Conditional\_execute checks a condition first, and if true, causes the specified number of instructions in instruction store to be executed.

Loop\_start resets the corresponding loop counter to the start value on the first pass after it checks for the end condition and if met jumps over to a specified address.

Loop\_end increments (decrements?) the loop counter and jumps back the specified number of instructions.

Conditionnal\_Call jumps to an address and pushes the IP counter on the stack if the condition is met. On the return instruction, the IP is popped from the stack.



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~April, 2002~~  
~~March~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
25 of 52

Conditional\_execute\_Predicates executes a block of instructions if all bits in the predicate vectors meet the condition.  
Conditional\_jumps jumps to an address if the condition is met.  
NOP is a regular NOP

NOTE THAT ALL JUMPS MUST JUMP TO EVEN CFP ADDRESSES since there are two control flow instructions per memory line. Thus the compiler must insert NOPs where needed to align the jumps on even CFP addresses.

Also if the jump is logically bigger than pshader\_cntl\_size (or vshader\_cntl\_size) we break the program (clause) and set the debug registers. If an execute or conditional\_execute is lower than cntl\_size or bigger than size we also break the program (clause) and set the debug registers.

We have to fit instructions into 48 bits in order to be able to put two control flow instruction per line in the instruction store.

A value of 1 in the Addressing means that the address specified in the Exec Address field (or in the jump address field) is an ABSOLUTE address. If the addressing field is cleared (should be the default) then the address is relative to the base of the current shader program.

Note that whenever a field is marked as RESERVED, it is assumed that all the bits of the field are cleared (0).

Execute				
47	46... 42	41	40 ... 24	23 ... 12
Addressing	00001	Last	RESERVED	Instruction count
				11 ... 0
				Exec Address

Execute up to 4k instructions at the specified address in the instruction memory. If Last is set, this is the last group of instructions of the clause.

NOP				
47	46 ... 42	41	40 ... 0	
Addressing	00010	Last	RESERVED	

This is a regular NOP. If Last is set, this is the last instruction of the clause.

Conditional_Execute									
47	46 ... 42	41	40	39 ... 32	31	30 ... 24	23 ... 12	11 ... 0	
Addressing	00011	Last	RESERVED	Boolean address	Condition	RESERVED	Instruction count	Exec Address	

If the specified Boolean (8 bits can address 256 Booleans) meets the specified condition then execute the specified instructions (up to 4k instructions). If Last is set, then if the condition is met, this is the last group of instructions to be executed in the clause. If the condition is not met, we go on to the next control flow instruction.

Conditional_Execute_Predicates									
47	46 ... 42	41	40 ... 34	33 ... 32	31	30 ... 24	23 ... 12	11 ... 0	
Addressing	00100	Last	RESERVED	Predicate vector	Condition	RESERVED	Instruction count	Exec Address	

Check the AND/OR of all current predicate bits. If AND/OR matches the condition execute the specified number of instructions. We need to AND/OR this with the kill mask in order not to consider the pixels that aren't valid. If Last is set, then if the condition is met, this is the last group of instructions to be executed in the clause. If the condition is not met, we go on to the next control flow instruction.

Loop_Start				
47	46 ... 42		41 ... 17	16 ... 12
Addressing	00101		RESERVED	loop ID
				11 ... 0
				Jump address



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~April 200225 March~~

R400 Sequencer Specification

PAGE  
26 of 52

Loop Start. Compares the loop iterator with the end value. If loop condition not met jump to the address. Forward jump only. Also computes the index value. The loop id must match between the start to end, and also indicates which control flow constants should be used with the loop.

Loop_End						
47	46 ... 42	41 ... 17			16 ... 12	11 ... 0
Addressing	00110	RESERVED			loop ID	start address

Loop end. Increments the counter by one, compares the loop count with the end value. If loop condition met, continue, else, jump BACK to the start of the loop.

The way this is described does not prevent nested loops, and the inclusion of the loop id make this easy to do.

Conditionnal_Call						
47	46 ... 42	41 ... 34	33 ... 32	31	30 ... 12	11 ... 0
Addressing	00111	RESERVED	Predicate vector	Condition	RESERVED	Jump address

If the condition is met, jumps to the specified address and pushes the control flow program counter on the stack.

Return						
47	46 ... 42	41 ... 0				
Addressing	01000	RESERVED				

Pops the topmost address from the stack and jumps to that address. If nothing is on the stack, the program will just continue to the next instruction.

Conditionnal_Jump							
47	46 ... 42	41 ... 40	39 ... 32	31	30	29 ... 12	11 ... 0
Addressing	01001	RESERVED	Boolean address	Condition	FW only	RESERVED	Jump address

If condition met, jumps to the address. FORWARD jump only allowed if bit 31 set. Bit 31 is only an optimization for the compiler and should NOT be exposed to the API.

To prevent infinite loops, we will keep 9 bits loop iterators instead of 8 (we are only able to loop 256 times). If the counter goes higher than 255 then the loop\_end or the loop\_start instruction is going to break the loop and set the debug GPRs.

### 7.36.3 Data dependant predicate instructions

Data dependant conditionals will be supported in the R400. The only way we plan to support those is by supporting three vector/scalar predicate operations of the form:

- PRED\_SETE\_# - similar to SETE except that the result is 'exported' to the sequencer.
- PRED\_SETNE\_# - similar to SETNE except that the result is 'exported' to the sequencer.
- PRED\_SETGT\_# - similar to SETGT except that the result is 'exported' to the sequencer
- PRED\_SETGTE\_# - similar to SETGTE except that the result is 'exported' to the sequencer

For the scalar operations only we will also support the two following instructions:

- PRED\_SETE0\_# - SETE0
- PRED\_SETE1\_# - SETE1

The export is a single bit - 1 or 0 that is sent using the same data path as the MOVA instruction. The sequencer will maintain 4 sets of 64 bit predicate vectors (in fact 8 sets because we interleave two programs but only 4 will be





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201519  
~~April 200226 March~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
27 of 52

exposed) and use it to control the write masking. This predicate is not maintained across clause boundaries. The # sign is used to specify which predicate set you want to use 0 thru 3.

Then we have two conditional execute bits. The first bit is a conditional execute "on" bit and the second bit tells us if we execute on 1 or 0. For example, the instruction:

```
P0_ADD_# R0,R1,R2
```

Is only going to write the result of the ADD into those GPRs whose predicate bit is 0. Alternatively, P1\_ADD\_# would only write the results to the GPRs whose predicate bit is set. The use of the P0 or P1 without precharging the sequencer with a PRED instruction is undefined.

{Issue: do we have to have a NOP between PRED and the first instruction that uses a predicate?}

#### 7.46.4 HW Detection of PV,PS

Because of the control program, the compiler cannot detect statically dependant instructions. In the case of non-masked writes and subsequent reads the sequencer will insert uses of PV,PS as needed. This will be done by comparing the read address and the write address of consecutive instructions. For masked writes, the sequencer will insert NOPs wherever there is a dependant read/write.

The sequencer will also have to insert NOPs between PRED\_SET and MOVA instructions and their uses.

#### 7.56.5 Register file indexing

Because we can have loops in fetch clause, we need to be able to index into the register file in order to retrieve the data created in a fetch clause loop and use it into an ALU clause. The instruction will include the base address for register indexing and the instruction will contain these controls:

Bit7	Bit 6	
0	0	'absolute register'
0	1	'relative register'
1	0	'previous vector'
1	1	'previous scalar'

In the case of an absolute register we just take the address as is. In the case of a relative register read we take the base address and we add to it the loop\_index and this becomes our new address that we give to the shader pipe.

The sequencer is going to keep a loop index computed as such:

$$\text{Index} = \text{Loop\_iterator} * \text{Loop\_step} + \text{Loop\_start}.$$

We loop until loop\_iterator = loop\_count. Loop\_step is a signed value [-128...127]. The computed index value is a 10 bit counter that is also signed. Its real range is [-256,256]. The tenth bit is only there so that we can provide an out of range value to the "indexing logic" so that it knows when the provided index is out of range and thus can make the necessary arrangements.

#### 7.66.6 Predicated Instruction support for Texture clauses

For texture clauses, we support the following optimization: we keep 1 bit (thus 4 bits for the four predicate vectors) per predicate vector in the reservation stations. A value of 1 means that one ore more elements in the vector have a value of one (thus we have to do the texture fetches for the whole vector). A value of 0 means that no elements in the vector have his predicate bit set and we can thus skip over the texture fetch. **We have to make sure the invalid pixels aren't considered with this optimization.**

#### 7.76.7 Debugging the Shaders

In order to be able to debug the pixel/vertex shaders efficiently, we provide 2 methods.



ORIGINATE DATE

24 September, 2001

EDIT DATE

4 September, 2015  
April 200225 March

R400 Sequencer Specification

PAGE

28 of 52

### 7.7.16.7.1 Method 1: Debugging registers

Current plans are to expose 2 debugging, or error notification, registers:

1. address register where the first error occurred
2. count of the number of errors

The sequencer will detect the following groups of errors:

- count overflow
- constant indexing overflow
- register indexing overflow

Compiler recognizable errors:

- jump errors
  - relative jump address > size of the control flow program
- call stack
  - call with stack full
  - return with stack empty

A jump error will always cause the program to break. In this case, a break means that a clause will halt execution, but allowing further clauses to be executed.

With all the other errors, program can continue to run, potentially to worst-case limits. The program will only break if the DB\_PROB\_BREAK register is set.

If indexing outside of the constant or the register range, causing an overflow error, the hardware is specified to return the value with an index of 0. This could be exploited to generate error tokens, by reserving and initializing the 0th register (or constant) for errors.

{ISSUE : Interrupt to the driver or not?}

### 7.7.26.7.2 Method 2: Exporting the values in the GPRs (12)

The sequencer will have a count register and an address register for this mode and 3 bits per clause specifying the execution mode for each clause. The modes can be :

- 1) Normal
- 2) Debug Kill
- 3) Debug Addr + Count

Under the normal mode execution follows the normal course. Under the kill mode, all control flow instructions are executed but all normal shader instructions of the clause are replaced by NOPs. Only debug\_export instructions of clause 7 will be executed under the debug kill setting. Under the other mode, normal execution is done until we reach an address specified by the address register and instruction count (useful for loops) specified by the count register. After we have hit the instruction n times (n=count) we switch the clause to the kill mode.

Under the debug mode (debug kill OR debug Addr + count), it is assumed that clause 7 is always exporting 12 debug vectors and that all other exports to the SX block (position, color, z, ect) will be turned off (changed into NOPs) by the sequencer (even if they occur before the address stated by the ADDR debug register).

## 8-7. Pixel Kill Mask

A vector of 64 bits is kept by the sequencer per group of pixels/vertices. Its purpose is to optimize the texture fetch requests and allow the shader pipe to kill pixels using the following instructions:

```
MASK_SETE  
MASK_SETNE  
MASK_SETGT  
MASK_SETGTE
```



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April, 2002 March

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA


PAGE  
29 of 52

### 9.8. Multipass vertex shaders (HOS)

Multipass vertex shaders are able to export from the 6 last clauses but to memory ONLY.

### 10.9. Register file allocation

The register file allocation for vertices and pixels can either be static or dynamic. In both cases, the register file is managed using two round robins (one for pixels and one for vertices). In the dynamic case the boundary between pixels and vertices is allowed to move, in the static case it is fixed to 128-VERTEX\_REG\_SIZE for vertices and PIXEL\_REG\_SIZE for pixels.



Above is an example of how the algorithm works. Vertices come in from top to bottom; pixels come in from bottom to top. Vertices are in orange and pixels in green. The blue line is the tail of the vertices and the green line is the tail of the pixels. Thus anything between the two lines is shared. When pixels meets vertices the line turns white and the boundary is static until both vertices and pixels share the same "unallocated bubble". Then the boundary is allowed to move again. The numbering of the GPRs starts from the bottom of the picture at index 0 and goes up to the top at index 127.

#### 11.10. Fetch Arbitration

The fetch arbitration logic chooses one of the 8 potentially pending fetch clauses to be executed. The choice is made by looking at the fifos from 7 to 0 and picking the first one ready to execute. Once chosen, the clause state machine will send one 2x2 fetch per clock (or 4 fetches in one clock every 4 clocks) until all the fetch instructions of the clause are sent. This means that there cannot be any dependencies between two fetches of the same clause.

The arbitrator will not wait for the fetches to return prior to selecting another clause for execution. The fetch pipe will be able to handle up to X(?) in flight fetches and thus there can be a fair number of active clauses waiting for their fetch return data.

#### 12.11. ALU Arbitration

ALU arbitration proceeds in almost the same way than fetch arbitration. The ALU arbitration logic chooses one of the 8 potentially pending ALU clauses to be executed. The choice is made by looking at the fifos from 7 to 0 and picking the first one ready to execute. There are two ALU arbiters, one for the even clocks and one for the odd clocks. For example, here is the sequencing of two interleaved ALU clauses (E and O stands for Even and Odd sets of 4 clocks):

Einst0 Oinst0 Einst1 Oinst1 Einst2 Oinst2 Einst3 Oinst3 Einst4 Oinst4 Einst5 Oinst5...  
 Proceeding this way hides the latency of 8 clocks of the ALUs. Also note that the interleaving also occurs across clause boundaries.



### 13-12. Handling Stalls

When the output file is full, the sequencer prevents the ALU arbitration logic from selecting the last clause (this way nothing can exit the shader pipe until there is place in the output file. If the packet is a vertex packet and the position buffer is full (POS\_FULL) then the sequencer also prevents a thread from entering the exporting clause (3?). The sequencer will set the OUT\_FILE\_FULL signal n clocks before the output file is actually full and thus the ALU arbiter will be able read this signal and act accordingly by not preventing exporting clauses to proceed.

### 14-13. Content of the reservation station FIFOs

The reservation FIFOs contain the state of the vector of pixels and vertices. We have two sets of those: one for pixels, and one for vertices. They contain 3 bits of Render State 7 bits for the base address of the GPRs, some bits for LOD correction and coverage mask information in order to fetch fetch for only valid pixels, the quad address.

### 15-14. The Output File

The output file is where pixels are put before they go to the RBs. The write BW to this store is 256 bits/clock. Just before this output file are staging registers with write BW 512 bits/clock and read BW 256 bits/clock. The staging registers are 4x128 (and there are 16 of those on the whole chip).

### 16-15. IJ Format

The IJ information sent by the PA is of this format on a per quad basis:

We have a vector of IJ's (one IJ per pixel at the centroid of the fragment or at the center of the pixel depending on the mode bit). The interpolation is done at a different precision across the 2x2. The upper left pixel's parameters are always interpolated at full 20x24 mantissa precision. Then the result of the interpolation along with the difference in IJ in reduced precision is used to interpolate the parameter for the other three pixels of the 2x2. Here is how we do it:

Assuming P0 is the interpolated parameter at Pixel 0 having the barycentric coordinates I(0), J(0) and so on for P1,P2 and P3. Also assuming that A is the parameter value at V0 (interpolated with I), B is the parameter value at V1 (interpolated with J) and C is the parameter value at V2 (interpolated with (1-I-J)).

$$\Delta 01I = I(1) - I(0)$$

$$\Delta 01J = J(1) - J(0)$$

$$\Delta 02I = I(2) - I(0)$$

$$\Delta 02J = J(2) - J(0)$$

$$\Delta 03I = I(3) - I(0)$$

$$\Delta 03J = J(3) - J(0)$$

P0	P1
P2	P3

$$P0 = C + I(0) * (A - C) + J(0) * (B - C)$$

$$P1 = P0 + \Delta 01I * (A - C) + \Delta 01J * (B - C)$$

$$P2 = P0 + \Delta 02I * (A - C) + \Delta 02J * (B - C)$$

$$P3 = P0 + \Delta 03I * (A - C) + \Delta 03J * (B - C)$$

P0 is computed at 20x24 mantissa precision and P1 to P3 are computed at 8x24 mantissa precision. So far no visual degradation of the image was seen using this scheme.

Multiplies (Full Precision): 2

Multiplies (Reduced precision): 6

Subtracts 19x24 (Parameters): 2



ORIGINATE DATE

24 September, 2001

EDIT DATE

4 September, 2015  
April 200225 March

R400 Sequencer Specification

PAGE

32 of 52

Adds: 8

FORMAT OF P0's IJ : Mantissa 20 Exp 4 for I + Sign  
Mantissa 20 Exp 4 for J + Sign

FORMAT of Deltas (x3): Mantissa 8 Exp 4 for I + Sign  
Mantissa 8 Exp 4 for J + Sign

Total number of bits :  $20*2 + 8*6 + 4*8 + 4*2 = 128$

All numbers are kept using the un-normalized floating point convention: if exponent is different than 0 the number is normalized if not, then the number is un-normalized. The maximum range for the IJs (Full precision) is +/- 63 and the range for the Deltas is +/- 127.

## ~~16.15.1~~ Interpolation of constant attributes

Because of the floating point imprecision, we need to take special provisions if all the interpolated terms are the same or if two of the barycentric coordinates are the same.

We start with the premise that if  $A = B$  and  $B = C$  and  $C = A$ , then  $P0,1,2,3 = A$ . Since one or more of the IJ terms may be zero, so we extend this to:

```

if (A=B and B=C and C=A)
    P0,1,2,3 = A;
else if ((I = 0) or (J = 0)) and
        ((J = 0) or (1-I-J = 0)) and
        ((1-J-I = 0) or (I = 0))) {
    if (I != 0) {
        P0 = A;
    } else if (J != 0) {
        P0 = B;
    } else {
        P0 = C;
    }
    //rest of the quad interpolated normally
}
else
{
    normal interpolation
}

```

## ~~17.16.~~ Staging Registers

In order for the reuse of the vertices to be 14, the sequencer will have to re-order the data sent IN ORDER by the VGT for it to be aligned with the parameter cache memory arrangement. Given the following group of vertices sent by the VGT:

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 || 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 || 32 33 34 35 36 37 38 39  
40 41 42 43 44 45 46 47 || 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

The sequencer will re-arrange them in this fashion:

0 1 2 3 16 17 18 19 32 33 34 35 48 49 50 51 || 4 5 6 7 20 21 22 23 36 37 38 39 52 53 54 55 || 8 9 10 11 24 25 26 27  
40 41 42 43 56 57 58 59 || 12 13 14 15 28 29 30 31 44 45 46 47 60 61 62 63

The || markers show the SP divisions. In the event a shader pipe is broken, the VGT will send padding to account for the missing pipe. For example, if SP1 is broken, vertices 4 5 6 7 20 21 22 23 36 37 38 39 52 53 54 55 will still be sent by the VGT to the SQ BUT will not be processed by the SP and thus should be considered invalid (by the SU and VGT).



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~April, 2002~~ ~~March~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
33 of 52

The most straightforward, *non-compressed* interface method would be to convert, in the VGT, the data to 32-bit floating point prior to transmission to the VSISRs. In this scenario, the data would be transmitted to (and stored in) the VSISRs in full 32-bit floating point. This method requires three 24-bit fixed-to-float converters in the VGT. Unfortunately, it also requires an additional 3,072 bits of storage across the VSISRs. This interface is illustrated in ~~Figure 11~~ ~~Figure 12~~ ~~Figure 12~~. The area of the fixed-to-float converters and the VSISRs for this method is roughly estimated as 0.759sqmm using the R300 process. The gate count estimate is shown in ~~Figure 10~~ ~~Figure 11~~ ~~Figure 11~~.

Basis for 8-deep Latch Memory (from R300)			
8x24-bit	11631 $\mu^2$		60.57813 $\mu^2$ per bit
Area of 96x8-deep Latch Memory	46524 $\mu^2$		
Area of 24-bit Fix-to-float Converter	4712 $\mu^2$ per converter		
Method 1			
	<u>Block</u>	<u>Quantity</u>	<u>Area</u>
	F2F	3	14136
	8x96 Latch	16	744384
			<u>758520 <math>\mu^2</math></u>

Figure 1011: Area Estimate for VGT to Shader Interface




Figure 1142:VGT to Shader Interface

### 18-17. The parameter cache

The parameter cache is where the vertex shaders export their data. It consists of 16 128x128 memories (1R/1W). The reuse engine will make it so that all vertexes of a given primitive will hit different memories. The allocation method for these memories is a simple round robin. The parameter cache pointers are mapped in the following way: 4MSBs are the memory number and the 7 LSBs are the address within this memory.

MEMORY NUMBER 4 bits	ADDRESS 7 bits
-------------------------	-------------------

The PA generates the parameter cache addresses as the positions come from the SQ. All it needs to do is keep a Current\_Location pointer (7 bits only) and as the positions comes increment the memory number. When the memory number field wraps around, the PA increments the Current\_Location by VS\_EXPORT\_COUNT\_7 (a snooped register from the SQ). As an example, say the memories are all empty to begin with and the vertex shader is exporting 8 parameters per vertex (VS\_EXPORT\_COUNT\_7 = 8). The first position received is going to have the PC address 0000000000 the second one 0001000000, third one 0010000000 and so on up to 1111000000. Then the next position received (the 17<sup>th</sup>) is going to have the address 0000001000, the 18<sup>th</sup> 00010001000, the 19<sup>th</sup> 00100001000 and so on. The Current\_location is NEVER reset BUT on chip resets. The only thing to be careful about is that if the SX doesn't send you a full group of positions (<64) then you need to fill the address space so that the next group starts correctly aligned (for example if you receive only 33 positions then you need to add 2\*VS\_EXPORT\_COUNT\_7to Current\_Location and reset the memory count to 0 before the next vector begins).





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 200225 March

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
35 of 52

## 19-18. Vertex position exporting

On clause 3 the vertex shader can export to the PA both the vertex position and the point sprite. It can also do so at clause 7 if not done at clause 3. The storage needed to perform the position export is at least 64x128 memories for the position and 64x32 memories for the sprite size. It is going to be taken in the pixel output fifo from the SX blocks. The clause where the position export occurs is specified by the EXPORT\_LATE register. If turned on, it means that the export is going to occur at ALU clause 7 if unset position export occurs at clause 3.

## 20-19. Exporting Arbitration

Here are the rules for co-issuing exporting ALU clauses.

- 1) Position exports and position exports cannot be co-issued.

All other types of exports can be co-issued as long as there is place in the receiving buffer.

## 21-20. Exporting Rules

### 21-120.1 Parameter caches exports

We support masking and out of order exports to the parameter caches. So one can export multiple times to the same PC line using different masks.

### 21-220.2 Memory exports

Memory exports don't support masking. However, you can export out of order to memory locations.

### 21-320.3 Position exports

Position exports have to be done IN ORDER and don't support masking.

## 22-21. Export Types

The export type (or the location where the data should be put) is specified using the destination address field in the ALU instruction. Here is a list of all possible export modes:

### 22-121.1 Vertex Shading

0:15 - 16 parameter cache  
16:31 - Empty (Reserved?)  
32 - Export Address  
32:33:43 - 40 - 12 8 vertex exports to the frame buffer and index  
44:41:47 - Empty  
48:59:55 - 12 8 debug export (interpret as normal vertex export)  
60 - export addressing mode  
61 - Empty  
62 - position  
63 - sprite size export that goes with position export  
(point\_h,point\_w,edgeflag,misc)

### 22-221.2 Pixel Shading

0 - Color for buffer 0 (primary)  
1 - Color for buffer 1  
2 - Color for buffer 2  
3 - Color for buffer 3  
4:7 - Empty



ORIGINATE DATE	EDIT DATE	R400 Sequencer Specification	PAGE
24 September, 2001	<u>4 September, 2015</u> <small>April 200225 March</small>		36 of 52

- 8 - Buffer 0 Color/Fog (primary)
- 9 - Buffer 1 Color/Fog
- 10 - Buffer 2 Color/Fog
- 11 - Buffer 3 Color/Fog
- 12:15 - Empty
- 16:34:31 - Empty (Reserved?)
- 32 - Export Address
- 32:33:43:40 - 12-8 exports for multipass pixel shaders.
- 44:41:47 - Empty
- 48:59:55 - 12-8 debug exports (interpret as normal pixel export)
- 60 - export addressing mode
- 61:62 - Empty
- 63 - Z for primary buffer (Z exported to 'alpha' component)

## 23-22. Special Interpolation modes

### 23-22.1 Real time commands

We are unable to use the parameter memory since there is no way for a command stream to write into it. Instead we need to add three 16x128 memories (one for each of three vertices x 16 interpolants). These will be mapped onto the register bus and written by type 0 packets, and output to the the parameter busses (the sequencer and/or PA need to be able to address the realtime parameter memory as well as the regular parameter store. For higher performance we should be able to view them as two banks of 16 and do double buffering allowing one to be loaded, while the other is rasterized with. Most overlay shaders will need 2 or 4 scalar coordinates, one option might be to restrict the memory to 16x64 or 32x64 allowing only two interpolated scalars per cycle, the only problem I see with this is, if we view support for 16 vector-4 interpolants important (true only if we map Microsoft's high priority stream to the realtime stream), then the PA/sequencer need to support a realtime-specific mode where we need to address 32 vectors of parameters instead of 16. This mode is triggered by the primitive type: REAL TIME. The actual memories are in the in the SX blocks. The parameter data memories are hooked on the RBBM bus and are loaded by the CP using register mapped memory.

### 23-22.2 Sprites/ XY screen coordinates/ FB information


When working with sprites, one may want to overwrite the parameter 0 with SC generated data. Also, XY screen coordinates may be needed in the shader program. This functionality is controlled by the gen\_io register (in SQ) in conjunction with the SND\_XY register (in SC). Also it is possible to send the faceness information (for OGL front/back special operations) to the shader using the same control register. Here is a list of all the modes and how they interact together:

Gen\_st is a bit taken from the interface between the SC and the SQ. This is the MSB of the primitive type. If the bit is set, it means we are dealing with Point AA, Line AA or sprite and in this case the vertex values are going to generated between 0 and 1.

- Param\_Gen\_io disable, snd\_xy disable, no gen\_st - IO = No modification
- Param\_Gen\_io disable, snd\_xy disable, gen\_st - IO = No modification
- Param\_Gen\_io disable, snd\_xy enable, no gen\_st - IO = No modification
- Param\_Gen\_io disable, snd\_xy enable, gen\_st - IO = No modification
- Param\_Gen\_io enable, snd\_xy disable, no gen\_st - IO = garbage, garbage, garbage, faceness
- Param\_Gen\_io enable, snd\_xy disable, gen\_st - IO = garbage, garbage, s, t
- Param\_Gen\_io enable, snd\_xy enable, no gen\_st - IO = screen x, screen y, garbage, faceness
- Param\_Gen\_io enable, snd\_xy enable, gen\_st - IO = screen x, screen y, s, t

### 23-22.3 Auto generated counters

In the cases we are dealing with multipass shaders, the sequencer is going to generate a vector count to be able to both use this count to write the 1<sup>st</sup> pass data to memory and then use the count to retrieve the data on the 2<sup>nd</sup> pass. The count is always generated in the same way but it is passed to the shader in a slightly different way depending on the shader type (pixel or vertex). This is toggled on and off using the GEN\_INDEX register. The sequencer is going to keep two counters, one for pixels and one for vertices. Every time a full vector of vertices or pixels is written to the

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 2015 <del>April, 2002</del> <del>March</del>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 37 of 52
--	--------------------------------------	--	---------------------------------------	------------------

GPRs the counter is incremented. Every time a state change is detected, the corresponding counter is reset. While there is only one count broadcast to the GPRs, the LSB are hardwired to specific values making the index different for all elements in the vector.

### 23.3.122.3.1 Vertex shaders

In the case of vertex shaders, if GEN\_INDEX is set, the data will be put into the x field of the third register (it means that the compiler must allocate 3 GPRs in all multipass vertex shader modes).

### 23.3.222.3.2 Pixel shaders

In the case of pixel shaders, if GEN\_INDEX is set and Param\_Gen\_I0 is enabled, the data will be put in the x field of the 2<sup>nd</sup> register (R1.x), else if GEN\_INDEX is set the data will be put into the x field of the 1<sup>st</sup> register (R0.x).




Figure 1213: GPR input mux Control

## 24.23. State management

Every clock, the sequencer will report to the CP the oldest states still in the pipe. These are the states of the programs as they enter the last ALU clause.

### 24.123.1 Parameter cache synchronization

In order for the sequencer not to begin a group of pixels before the associated group of vertices has finished, the sequencer will keep a 6 bit count per state (for a total of 8 counters). These counters are initialized to 0 and every time a vertex shader exports its data TO THE PARAMETER CACHE, the corresponding pointer is incremented. When the SC sends a new vector of pixels with the SC\_SQ\_new\_vector bit asserted, the sequencer will first check if the count is greater than 0 before accepting the transmission (it will in fact accept the transmission but then lower its ready to receive). Then the sequencer waits for the count to go to one and decrements it. The sequencer can then issue the group of pixels to the interpolators. Every time the state changes, the new state counter is initialized to 0.

## 25.24. XY Address imports

The SC will be able to send the XY addresses to the GPRs. It does so by interleaving the writes of the IJs (to the IJ buffer) with XY writes (to the XY buffer). Then when writing the data to the GPRs, the sequencer is going to



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 200225 March

R400 Sequencer Specification

PAGE  
38 of 52

interpolate the IJ data or pass the XY data thru a Fix→float converter and expander and write the converted values to the GPRs. The Xys are currently SCREEN SPACE COORDINATES. The values in the XY buffers will wrap. See section 22.2 for details on how to control the interpolation in this mode.

## 25.124.1 Vertex indexes imports

In order to import vertex indexes, we have 16 8x96 staging registers. These are loaded one line at a time by the VGT block (96 bits). They are loaded in floating point format and can be transferred in 4 or 8 clocks to the GPRs.

## 26.25. Registers

### 26.125.1 Control

REG_DYNAMIC	Dynamic allocation (pixel/vertex) of the register file on or off.
REG_SIZE_PIX	Size of the register file's pixel portion (minimal size when dynamic allocation turned on)
REG_SIZE_VTX	Size of the register file's vertex portion (minimal size when dynamic allocation turned on)
ARBITRATION_POLICY	policy of the arbitration between vertexes and pixels
INST_STORE_ALLOC	interleaved, separate
INST_BASE_VTX	start point for the vertex instruction store (RT always ends at vertex_base and Begins at 0)
INST_BASE_PIX	start point for the pixel shader instruction store
ONE_THREAD	debug state register. Only allows one program at a time into the GPRs
ONE_ALU	debug state register. Only allows one ALU program at a time to be executed (instead of 2)
INSTRUCTION	This is where the CP puts the base address of the instruction writes and type (auto-incremented on reads/writes) Register mapped
CONSTANTS	512*4 ALU constants + 32*6 Texture state 32 bits registers (logically mapped)
CONSTANTS_RT	256*4 ALU constants + 32*6 texture states? (physically mapped)
CONSTANT_EO_RT	This is the size of the space reserved for real time in the constant store (from 0 to CONSTANT_EO_RT). The re-mapping table operates on the rest of the memory
TSTATE_EO_RT	This is the size of the space reserved for real time in the fetch state store (from 0 to TSTATE_EO_RT). The re-mapping table operates on the rest of the memory
EXPORT_LATE	Controls whether or not we are exporting position from clause 3. If set, position exports occur at clause 7.

### 26.225.2 Context

VS_FETCH_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
VS_ALU_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
PS_FETCH_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
PS_ALU_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
PS_BASE	base pointer for the pixel shader in the instruction store
VS_BASE	base pointer for the vertex shader in the instruction store
VS_CF_SIZE	size of the vertex shader (# of instructions in control program/2)
PS_CF_SIZE	size of the pixel shader (# of instructions in control program/2)
PS_SIZE	size of the pixel shader (cntl+instructions)
VS_SIZE	size of the vertex shader (cntl+instructions)
PS_NUM_REG	number of GPRs to allocate for pixel shader programs
VS_NUM_REG	number of GPRs to allocate for vertex shader programs
PARAM_SHADE	One 16 bit register specifying which parameters are to be gouraud shaded (0 = flat, 1 = gouraud)
PROVO_VERT	0 : vertex 0, 1: vertex 1, 2: vertex 2, 3: Last vertex of the primitive
PARAM_WRAP	64 bits: for which parameters (and channels (xyzw)) do we do the cyl wrapping (0=linear, 1=cylindrical).
PS_EXPORT_MODE	0xxxx : Normal mode 1xxxx : Multipass mode



ORIGINATE DATE

24 September, 2001

EDIT DATE

4 September, 2015  
~~April, 2002~~ ~~March~~

DOCUMENT-REV. NUM.

GEN-CXXXXX-REVA

PAGE

39 of 52

VS\_EXPORT\_MODE  
VS\_EXPORT  
\_COUNT\_{0...6}

If normal, bbbz where bbb is how many colors (0-4) and z is export z or not  
If multipass 1-12 exports for color.  
0: position (1 vector), 1: position (2 vectors), 3:multipass

PARAM\_GEN\_I0  
GEN\_INDEX

Six 4 bit counters representing the # of interpolated parameters exported in clause 7  
(located in VS\_EXPORT\_COUNT\_6) OR  
# of exported vectors to memory per clause in multipass mode (per clause)  
Do we overwrite or not the parameter 0 with XY data and generated T and S values  
Auto generates an address from 0 to XX. Puts the results into R0-1 for pixel shaders  
and R2 for vertex shaders

CONST\_BASE\_VTX (9 bits) Logical Base address for the constants of the Vertex shader

CONST\_BASE\_PIX (9 bits) Logical Base address for the constants of the Pixel shader

CONST\_SIZE\_PIX (8 bits) Size of the logical constant store for pixel shaders

CONST\_SIZE\_VTX (8 bits) Size of the logical constant store for vertex shaders

INST\_PRED\_OPTIMIZE Turns on the predicate bit optimization (if of, conditional\_execute\_predicates is  
always executed).

CF\_BOOLEANS 256 boolean bits

CF\_LOOP\_COUNT 32x8 bit counters (number of times we traverse the loop)

CF\_LOOP\_START 32x8 bit counters (init value used in index computation)

CF\_LOOP\_STEP 32x8 bit counters (step value used in index computation)

## 27-26. DEBUG Registers

### 27-126.1 Context

DB\_PROB\_ADDR instruction address where the first problem occurred  
DB\_PROB\_COUNT number of problems encountered during the execution of the program  
DB\_PROB\_BREAK break the clause if an error is found.  
DB\_INST\_COUNT instruction counter for debug method 2  
DB\_BREAK\_ADDR break address for method number 2  
DB\_CLAUSE  
\_MODE\_ALU\_{0...7} clause mode for debug method 2 (0: normal, 1: addr, 2: kill)  
DB\_CLAUSE  
\_MODE\_FETCH\_{0...7} clause mode for debug method 2 (0: normal, 1: addr, 2: kill)

### 27-226.2 Control

DB\_ALUCST\_MEMSIZE Size of the physical ALU constant memory  
DB\_TSTATE\_MEMSIZE Size of the physical texture state memory

## 28-27. Interfaces

### 28-127.1 External Interfaces

Whenever an x is used, it means that the bus is broadcast to all units of the same name. For example, if a bus is named SQ→SPx it means that SQ is going to broadcast the same information to all SP instances.

### 28-227.2 SC to SP Interfaces

#### 28-2-127.2.1 SC\_SP#

There is one of these interfaces at front of each of the SP (buffer to stage pixel interpolators). This interface transmits the I,J data for pixel interpolation. For the entire system, two quads per clock are transferred to the 4 SPs, so each of these 4 interfaces transmits one half of a quad per clock. The interface below describes a half of a quad worth of data.



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002  
March

R400 Sequencer Specification

PAGE  
40 of 52

The actual data which is transferred per quad is  
 Ref Pix I => S4.20 Floating Point I value  
 Ref Pix J => S4.20 Floating Point J value  
 Delta Pix I (x3) => S4.8 Floating Point Delta I value  
 Delta Pix J (x3) => S4.8 Floating Point Delta J value  
 This equates to a total of 128 bits which transferred over 2 clocks  
 and therefor needs an interface 64 bits wide

Additionally, X,Y data (12-bit unsigned fixed) is conditionally sent across this data bus over the same wires in an additional clock. The X,Y data is sent on the lower 24 bits of the data bus with faceness in the msb. Transfers across these interfaces are synchronized with the SC\_SQ IJ Control Bus transfers.

The data transfer across each of these busses is controlled by a IJ\_BUF\_INUSE\_COUNT in the SC. Each time the SC has sent a pixel vector's worth of data to the SPs, he will increment the IJ\_BUF\_INUSE\_COUNT count. Prior to sending the next pixel vectors data, he will check to make sure the count is less than MAX\_BUFER\_MINUS\_2, if not the SC will stall until the SQ returns a pipelined pulse to decrement the count when he has scheduled a buffer free. Note: We could/may optimize for the case of only sending only IJ to use all the buffers to pre-load more. Currently it is planned for the SP to hold 2 double buffers of I,J data and two buffers of X,Y data, so if either X,Y or Centers and Centroids are on, then the SC can send two Buffers.

In at least the initial version, the SC shall send 16 quads per pixel vector even if the vector is not full. This will increment buffer write address pointers correctly all the time. (We may revisit this for both the SX,SP,SQ and add a EndOfVector signal on all interfaces to quit early. We opted for the simple mode first with a belief that only the end of packet and multiple new vector signals should cause a partial vector and that this would not really be significant performance hit.)

Name	Bits	Description
SC_SP#_data	64	IJ information sent over 2 clocks (or X,Y in 24 LSBs with faceness in upper bit) <b>Type 0</b> or 1, First clock I, second clk J Field ULC URC LLC LRC Bits [63:39] [38:26] [25:13] [12:0] Format SE4M20 SE4M8 SE4M8 SE4M8 <b>Type 2</b> Field Face X Y Bits [63] [23:12] [11:0] Format Bit Unsigned Unsigned
SC_SP#_valid	1	Valid
SC_SP#_last_quad_data	1	This bit will be set on the last transfer of data per quad.
SC_SP#_type	2	0 -> Indicates centroids 1 -> Indicates centers 2 -> Indicates X,Y Data and faceness on data bus The SC shall look at state data to determine how many types to send for the interpolation process.

The # is included for clarity in the spec and will be replaced with a prefix of u#\_ in the verilog module statement for the SC and the SP block will have neither because the instantiation will insert the prefix.

### 28.2.227.2.2 SC\_SQ

This is the control information sent to the sequencer in order to synchronize and control the interpolation and/or loading data into the GPRs needed to execute a shader program on the sent pixels. This data will be sent over two clocks per transfer with 1 to 16 transfers. Therefore the bus (approx 92 bits) could be folded in half to approx 46-47 bits.

Name	Bits	Description
SC_SQ_data	46	Control Data sent to the SQ 1 clk transfers Event – valid data consist of event_id and

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 2015 <del>April, 2002</del>	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 41 of 52
		<p>state_id. Instruct SQ to post an event vector to send state_id and event_id through request fifo and onto the reservation stations making sure state_id and/or event_id gets back to the CP. Events only follow end of packets so no pixel vectors will be in progress.</p> <p>Empty Quad Mask – Transfer Control data consisting of pc_dealloc or new_vector. Receipt of this is to transfer pc_dealloc or new_vector without any valid quad data. New vector will always be posted to request fifo and pc_dealloc will be attached to any pixel vector outstanding or posted in request fifo if no valid quad outstanding.</p> <p>2 clk transfers</p> <p>Quad Data Valid – Sending quad data with or without new_vector or pc_dealloc. New vector will be posted to request fifo with or without a pixel vector and pc_dealloc will be posted with a pixel vector unless none is in progress. In this case the pc_dealloc will be posted in the request queue. Filler quads will be transferred with The Quad mask set but the pixel corresponding pixel mask set to zero.</p>		
SC_SQ_valid	1	SC sending valid data, 2 <sup>nd</sup> clk could be all zeroes		

SC\_SQ\_data – first clock and second clock transfers are shown in the table below.

Name	BitField	Bits	Description
<b>1<sup>st</sup> Clock Transfer</b>			
SC_SQ_event	0	1	This transfer is a 1 clock event vector Force quad_mask = new_vector=pc_dealloc=0
SC_SQ_event_id	[2:1]	2	This field identifies the event 0 => denotes an End Of State Event 1 => TBD
SC_SQ_pc_dealloc	[5:3]	3	Deallocation token for the Parameter Cache
SC_SQ_new_vector	64	1	The SQ must wait for Vertex shader done count > 0 and after dispatching the Pixel Vector the SQ will decrement the count.
SC_SQ_quad_mask	[108:75]	4	Quad Write mask left to right SP0 => SP3
SC_SQ_end_of_prim	119	1	End Of the primitive
SC_SQ_state_id	[142:120]	3	State/constant pointer (6*3+3)
SC_SQ_pix_mask	[3028:153]	16	Valid bits for all pixels SP0=>SP3 (UL,UR,LL,LR)
SC_SQ_prim_type	[331:3129]	3	Stippled line and Real time command need to load tex cords from alternate buffer 000: Normal 100010: Realtime 101: Line AA



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~April 2002~~  
~~March~~

R400 Sequencer Specification

PAGE  
42 of 52

SC_SQ_provok_vtx	SC_SQ_pc_ptr0	[35:34]	[42:32]	214	110: Point AA (Sprite) Provoking vertex for flat shading Parameter Cache pointer for vertex 0
SC_SQ_pc_ptr0		[46:36]		11	Parameter Cache pointer for vertex 0
<b>2nd Clock Transfer</b>					
SC_SQ_pc_ptr1		[10:0]		11	Parameter Cache pointer for vertex 1
SC_SQ_pc_ptr2		[21:11]		11	Parameter Cache pointer for vertex 2
SC_SQ_lod_correct		[45:22]		24	LOD correction per quad (6 bits per quad)

Name	Bits	Description
SQ_SC_free_buff	1	Pipelined bit that instructs SC to decrement count of buffers in use.
SQ_SC_dec_cntr_cnt	1	Pipelined bit that instructs SC to decrement count of new vector and/or event sent to prevent SC from overflowing SQ interpolator/Reservation request fifo.

The scan converter will submit a partial vector whenever:

- 1.) He gets a primitive marked with an end of packet signal.
- 2.) A current pixel vector is being assembled with at least one or more valid quads and the vector has been marked for deallocate when a primitive marked new\_vector arrives. The Scan Converter will submit a partial vector (up to 16quads with zero pixel mask to fill out the vector) prior to submitting the new\_vector marker/primitive.

(This will prevent a hang which can be demonstrated when all primitives in a packet three vectors are culled except for a one quad primitive that gets marked pc\_dealloc (vertices maximum size). In this case two new\_vectors are submitted and processed, but then one valid quad with the pc\_dealloc creates a vector and then the new would wait for another vertex vector to be processed, but the one being waited for could never export until the pc\_dealloc signal made it through and thus the hang.)

### 28.2.3.2.3 SQ to SX: Interpolator bus

Name	Direction	Bits	Description
SQ_SXx_interp_flat_vtx	SQ→SPx	2	Provoking vertex for flat shading
SQ_SXx_interp_flat_gouraud	SQ→SPx	1	Flat or gouraud shading
SQ_SXx_interp_cyl_wrap	SQ→SPx	4	Wich channel needs to be cylindrical wrapped
SQ_SXx_pc_ptr01	SQ→SXx	11	Parameter Cache Pointer
SQ_SXx_pc_ptr12	SQ→SXx	11	Parameter Cache Pointer
SQ_SXx_pc_ptr23	SQ→SXx	11	Parameter Cache Pointer
SQ_SXx_rt_sel	SQ→SXx	1	Selects between RT and Normal data
SQ_SXx_pc_wr_en	SQ→SXx	1	Write enable for the PC memories
SQ_SXx_pc_wr_addr	SQ→SXx	7	Write address for the PCs
SQ_SXx_pc_channel_mask	SQ→SXx	4	Channel mask

### 28.2.4.2.4 SQ to SP: Staging Register Data

This is a broadcast bus that sends the VSISR information to the staging registers of the shader pipes.

Name	Direction	Bits	Description
SQ_SPx_vsr_data	SQ→SPx	96	Pointers of indexes or HOS surface information
SQ_SPx_vsr_double	SQ→SPx	1	0: Normal 96 bits per vert 1: double 192 bits per vert
SQ_SP0_vsr_valid	SQ→SP0	1	Data is valid
SQ_SP1_vsr_valid	SQ→SP1	1	Data is valid
SQ_SP2_vsr_valid	SQ→SP2	1	Data is valid
SQ_SP3_vsr_valid	SQ→SP3	1	Data is valid
SQ_SPx_vsr_read	SQ→SPx	1	Increment the read pointers

### 28.2.5.2.5 VGT to SQ : Vertex interface

#### 28.2.5.1.2.5.1 Interface Signal Table

The area difference between the two methods is not sufficient to warrant complicating the interface or the state requirements of the VSISRs. **Therefore, the POR for this interface is that the VGT will transmit the data to the VSISRs (via the Shader Sequencer) in full, 32-bit floating-point format.** The VGT can transmit up to six 32-bit





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~April, 2002~~ ~~March~~


DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA


PAGE  
43 of 52

floating-point values to each VSISR where four or more values require two transmission clocks. The data bus is 96 bits wide.


Name	Bits	Description
VGT_SQ_vsizr_data	96	Pointers of indexes or HOS surface information
VGT_SQ_vsizr_double	1	0: Normal 96 bits per vert 1: double 192 bits per vert
VGT_SQ_end_of_vector	1	Indicates the last VSISR data set for the current process vector (for double vector data, "end_of_vector" is set on the second-first vector)
VGT_SQ_indx_valid	1	Vsizr data is valid
VGT_SQ_state	3	Render State (6*3+3 for constants). This signal is guaranteed to be correct when "VGT_SQ_vgt_end_of_vector" is high.
VGT_SQ_send	1	Data on the VGT_SQ is valid receive (see write-up for standard R400 SEND/RTR interface handshaking)
SQ_VGT_rtr	1	Ready to receive (see write-up for standard R400 SEND/RTR interface handshaking)

28.2.5.227.2.5.2 Interface Diagrams





PROTECTIVE ORDER MATERIAL

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 201519 <small>April 200202E Mark</small>	DOCUMENT-REV. NUM. GEN-CXXXX-REVA	PAGE 45 of 52
---	--------------------------------------	---	--------------------------------------	------------------




Figure 1. Detailed Logical Diagram for PA\_SQ\_vgt Interface.



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002  
25 March

R400 Sequencer Specification

PAGE  
46 of 52

27.2.6 SQ to CP: State report

Formatted: Bullets and Numbering

27.2.7 27.2.6 SQ to SX: Control bus

Name	Direction	Bits	Description
SQ_SXx_exp_pix	SQ→SXx	1	1: Pixel 0: Vertex
SQ_SXx_exp_clause	SQ→SXx	3	Clause number, which is needed for vertex clauses
SQ_SXx_exp_state	SQ→SXx	3	State ID
SQ_SXx_exp_alu_id	SQ→SXx	1	ALU ID
SQ_SXx_exp_valid	SQ→SXx	1	Valid bit

These fields are sent every time the sequencer picks an exporting clause for execution.

27.2.8 27.2.7 SX to SQ : Output file control

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SXx_SQ_exp_count_rdy	SXx→SQ	1	Raised by SX0 to indicate that the following two fields reflect the result of the most recent export
SXx_SQ_exp_position_availspace	SXx→SQ	1	Specifies whether there is room for another position.
SXx_SQ_exp_buffer_availspace	SXx→SQ	7	Specifies the space available in the output buffers. 0: buffers are full 1: 2K-bits available (32-bits for each of the 64 pixels in a clause) ... 64: 128K-bits available (16 128-bit entries for each of 64 pixels) 65-127: RESERVED

27.2.9 27.2.8 SQ to TP: Control bus

Formatted: Bullets and Numbering

Once every clock, the fetch unit sends to the sequencer on which clause it is now working and if the data in the GPRs is ready or not. This way the sequencer can update the fetch counters for the reservation station fifos. The sequencer also provides the instruction and constants for the fetch to execute and the address in the register file where to write the fetch return data.

Name	Direction	Bits	Description
TPx_SQ_data_rdy	TPx→SQ	1	Data ready
TPx_SQ_clause_num	TPx→SQ	3	Clause number
TPx_SQ_type	TPx→SQ	1	Type of data sent (0:PIXEL, 1:VERTEX)
SQ_TPx_send	SQ→TPx	1	Sending valid data
SQ_TPx_const	SQ→TPx	48	Fetch state sent over 4 clocks (192 bits total)
SQ_TPx_instr	SQ→TPx	24	Fetch instruction sent over 4 clocks
SQ_TPx_end_of_clause	SQ→TPx	1	Last instruction of the clause
SQ_TPx_Type	SQ→TPx	1	Type of data sent (0:PIXEL, 1:VERTEX)
SQ_TPx_gpr_phase	SQ→TPx	2	Write phase signal
SQ_TP0_lod_correct	SQ→TP0	6	LOD correct 3 bits per comp 2 components per quad
SQ_TP0_pix_mask	SQ→TP0	4	Pixel mask 1 bit per pixel
SQ_TP1_lod_correct	SQ→TP1	6	LOD correct 3 bits per comp 2 components per quad
SQ_TP1_pix_mask	SQ→TP1	4	Pixel mask 1 bit per pixel
SQ_TP2_lod_correct	SQ→TP2	6	LOD correct 3 bits per comp 2 components per quad
SQ_TP2_pix_mask	SQ→TP2	4	Pixel mask 1 bit per pixel
SQ_TP3_lod_correct	SQ→TP3	6	LOD correct 3 bits per comp 2 components per quad
SQ_TP3_pix_mask	SQ→TP3	4	Pixel mask 1 bit per pixel
SQ_TPx_clause_num	SQ→TPx	3	Clause number



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April, 2002, 5 March


DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
47 of 52

SQ\_TPx\_write\_gpr\_index    SQ->TPx    7    Index into Register file for write of returned Fetch Data

**27.2.10** **27.2.9 TP to SQ: Texture stall**

The TP sends this signal to the SQ and the SPs when its input buffer is full. The SQ is going to send it to the SP X clocks after reception (maximum of 3 clocks of pipeline delay).



Formatted: Bullets and Numbering

Name	Direction	Bits	Description
TP_SQ_fetch_stall	TP→SQ	1	Do not send more texture request if asserted

**27.2.11** **27.2.10 SQ to SP: Texture stall**

Name	Direction	Bits	Description
SQ_SPx_fetch_stall	SQ→SPx	1	Do not send more texture request if asserted

Formatted: Bullets and Numbering

**27.2.12** **27.2.11 SQ to SP: GPR and auto counter**

Name	Direction	Bits	Description
SQ_SPx_gpr_wr_addr	SQ→SPx	7	Write address
SQ_SPx_gpr_rd_addr	SQ→SPx	7	Read address
SQ_SPx_gpr_rd_en	SQ→SPx	1	Read Enable
SQ_SPx_gpr_wr_en	SQ→SPx	1	Write Enable for the GPRs
SQ_SPx_gpr_phase_mux	SQ→SPx	2	The phase mux (arbitrates between inputs, ALU SRC reads and writes)
SQ_SPx_channel_mask	SQ→SPx	4	The channel mask
SQ_SPx_gpr_input_muxsel	SQ→SPx	2	When the phase mux selects the inputs this tells from which source to read from: Interpolated data, VTX0, VTX1, autogen counter.
SQ_SPx_auto_count	SQ→SPx	12?	Auto count generated by the SQ, common for all shader pipes

Formatted: Bullets and Numbering



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 200225 March

R400 Sequencer Specification

PAGE  
48 of 52

27.2.13 27.2.12 SQ to SPx: Instructions

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SQ_SPx_instr_start	SQ→SPx	1	Instruction start
SQ_SP_instr	SQ→SPx	21	Transferred over 4 cycles 0: SRC A Select 2:0 SRC A Argument Modifier 3:3 SRC A swizzle 11:4 VectorDst 17:12 Unused 20:18 ----- 1: SRC B Select 2:0 SRC B Argument Modifier 3:3 SRC B swizzle 11:4 ScalarDst 17:12 Unused 20:18 ----- 2: SRC C Select 2:0 SRC C Argument Modifier 3:3 SRC C swizzle 11:4 Unused 20:12 ----- 3: Vector Opcode 4:0 Scalar Opcode 10:5 Vector Clamp 11:11 Scalar Clamp 12:12 Vector Write Mask 16:13 Scalar Write Mask 20:17
SQ_SPx_exp_alu_id	SQ→SPx	1	ALU ID
SQ_SPx_exporting	SQ→SPx	2	0: Not Exporting 1: Vector Exporting 2: Scalar Exporting
SQ_SPx_stall	SQ→SPx	1	Stall signal
SQ_SP0_exp_pvalidwrite_mask	SQ→SP0	4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock
SQ_SP1_write_maskexp_pvalid	SQ→SP1	4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock
SQ_SP2_write_maskexp_pvalid	SQ→SP2	4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock
SQ_SP3_write_maskexp_pvalid	SQ→SP3	4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock

27.2.14 27.2.13 SP to SQ: Constant address load/ Predicate Set

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SP0_SQ_const_addr	SP0→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer
SP0_SQ_valid	SP0→SQ	1	Data valid
SP1_SQ_const_addr	SP1→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~April, 2002~~  
~~March~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
49 of 52

SP1_SQ_valid	SP1→SQ	1	Data valid
SP2_SQ_const_addr	SP2→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer
SP2_SQ_valid	SP2→SQ	1	Data valid
SP3_SQ_const_addr	SP3→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer
SP3_SQ_valid	SP3→SQ	1	Data valid

27.2.15 27.2.14 SQ to SPx: constant broadcast

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SQ_SPx_const	SQ→SPx	128	Constant broadcast

27.2.16 27.2.15 SP0 to SQ: Kill vector load

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SP0_SQ_kill_vect	SP0→SQ	4	Kill vector load
SP1_SQ_kill_vect	SP1→SQ	4	Kill vector load
SP2_SQ_kill_vect	SP2→SQ	4	Kill vector load
SP3_SQ_kill_vect	SP3→SQ	4	Kill vector load

27.2.17 27.2.16 SQ to CP: RBBM bus

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SQ_RBB_rs	SQ→CP	1	Read Strobe
SQ_RBB_rd	SQ→CP	32	Read Data
SQ_RBBM_nrrtrr	SQ→CP	1	Optional
SQ_RBBM_rtr	SQ→CP	1	Real-Time (Optional)

27.2.18 27.2.17 CP to SQ: RBBM bus

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
rbbm_we	CP→SQ	1	Write Enable
rbbm_a	CP→SQ	15	Address -- Upper Extent is TBD (16:2)
rbbm_wd	CP→SQ	32	Data
rbbm_be	CP→SQ	4	Byte Enables
rbbm_re	CP→SQ	1	Read Enable
rbb_rs0	CP→SQ	1	Read Return Strobe 0
rbb_rs1	CP→SQ	1	Read Return Strobe 1
rbb_rd0	CP→SQ	32	Read Data 0
rbb_rd1	CP→SQ	32	Read Data 0
RBBM_SQ_soft_reset	CP→SQ	1	Soft Reset

27.2.18 SQ to CP: State report

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SQ_CP_vs_event	SQ→CP	1	Vertex Shader Event
SQ_CP_vs_eventid	SQ→CP	2	Vertex Shader Event ID
SQ_CP_ps_event	SQ→CP	1	Pixel Shader Event
SQ_CP_ps_eventid	SQ→CP	2	Pixel Shader Event ID

eventid = 0 => \*sEndOfState (i.e. VsEndOfState)

eventid = 1 => \*sDone (i.e. VsDone)

So, the CP will assume the Vs is done with a state whenever it gets a pulse on the SQ\_CP\_vs\_event and the SQ\_CP\_vs\_eventid = 0.



## 28. Examples of program executions

### 28.1.1 Sequencer Control of a Vector of Vertices

1. PA sends a vector of 64 vertices (actually vertex indices — 32 bits/index for 2048 bit total) to the RE's Vertex FIFO
  - state pointer as well as tag into position cache is sent along with vertices
  - space was allocated in the position cache for transformed position before the vector was sent
  - also before the vector is sent to the RE, the CP has loaded the global instruction store with the vertex shader program (using the MH?)
  - The vertex program is assumed to be loaded when we receive the vertex vector.
    - the SEQ then accesses the IS base for this shader using the local state pointer (provided to all sequencers by the RBBM when the CP is done loading the program)
2. SEQ arbitrates between the Pixel FIFO and the Vertex FIFO — basically the Vertex FIFO always has priority
  - at this point the vector is removed from the Vertex FIFO
  - the arbiter is not going to select a vector to be transformed if the parameter cache is full unless the pipe as nothing else to do (ie no pixels are in the pixel fifo).
3. SEQ allocates space in the SP register file for index data plus GPRs used by the program
  - the number of GPRs required by the program is stored in a local state register, which is accessed using the state pointer that came down with the vertices
  - SEQ will not send vertex data until space in the register file has been allocated
4. SEQ sends the vector to the SP register file over the RE\_SP interface (which has a bandwidth of 2048 bits/cycle)
  - the 64 vertex indices are sent to the 64 register files over 4 cycles
    - RF0 of SU0, SU1, SU2, and SU3 is written the first cycle
    - RF1 of SU0, SU1, SU2, and SU3 is written the second cycle
    - RF2 of SU0, SU1, SU2, and SU3 is written the third cycle
    - RF3 of SU0, SU1, SU2, and SU3 is written the fourth cycle
  - the index is written to the least significant 32 bits (floating point format?) (what about compound indices) of the 128-bit location within the register file (w); the remaining data bits are set to zero (x, y, z)
5. SEQ constructs a control packet for the vector and sends it to the first reservation station (the FIFO in front of fetch state machine 0, or TSM0 FIFO)
  - the control packet contains the state pointer, the tag to the position cache and a register file base pointer.
6. TSM0 accepts the control packet and fetches the instructions for fetch clause 0 from the global instruction store
  - TSM0 was first selected by the TSM arbiter before it could start
7. all instructions of fetch clause 0 are issued by TSM0
8. the control packet is passed to the next reservation station (the FIFO in front of ALU state machine 0, or ASM0 FIFO)
  - TSM0 does not wait for requests made to the Fetch Unit to complete; it passes the register file write index for the fetch data to the TU, which will write the data to the RF as it is received
  - once the TU has written all the data to the register files, it increments a counter that is associated with ASM0 FIFO; a count greater than zero indicates that the ALU state machine can go ahead start to execute the ALU clause
9. ASM0 accepts the control packet (after being selected by the ASM arbiter) and gets the instructions for ALU clause 0 from the global instruction store
10. all instructions of ALU clause 0 are issued by ASM0, then the control packet is passed to the next reservation station (the FIFO in front of fetch state machine 1, or TSM1 FIFO)
11. the control packet continues to travel down the path of reservation stations until all clauses have been executed
  - position can be exported in ALU clause 3 (or 4?); the data (and the tag) is sent over a position bus (which is shared with all four shader pipes) back to the PA's position cache
  - A parameter cache pointer is also sent along with the position data. This tells to the PA where the data is going to be in the parameter cache.
    - there is a position export FIFO in the SP that buffers position data before it gets sent back to the PA





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~April 2002~~ ~~March~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
51 of 52

- the ASM arbiter will prevent a packet from starting an exporting clause if the position export FIFO is full
- parameter data is exported in clause 7 (as well as position data if it was not exported earlier)
- parameter data is sent to the Parameter Cache over a dedicated bus
- the SEQ allocates storage in the Parameter Cache, and the SEQ deallocates that space when there is no longer a need for the parameters (it is told by the PA when using a token)
- the ASM arbiter will prevent a packet from starting on ASM7 if the parameter cache (or the position buffer if position is being exported) is full

12. after the shader program has completed, the SEQ will free up the GPRs so that they can be used by another shader program

### 28.1.2 Sequencer Control of a Vector of Pixels

1. As with vertex shader programs, pixel shaders are loaded into the global instruction store by the CP

- At this point it is assumed that the pixel program is loaded into the instruction store and thus ready to be read.

2. the RE's Pixel FIFO is loaded with the barycentric coordinates for pixel quads by the detailed walker

- the state pointer and the LOD correction bits are also placed in the Pixel FIFO
- the Pixel FIFO is wide enough to source four quad's worth of barycentrics per cycle

3. SEQ arbitrates between Pixel FIFO and Vertex FIFO—when there are no vertices pending OR there is no space left in the register files for vertices, the Pixel FIFO is selected

4. SEQ allocates space in the SP register file for all the GPRs used by the program

- the number of GPRs required by the program is stored in a local state register, which is accessed using the state pointer
- SEQ will not allow interpolated data to be sent to the shader until space in the register file has been allocated

5. SEQ controls the transfer of interpolated data to the SP register file over the RE\_SP interface (which has a bandwidth of 2048 bits/cycle). See interpolated data bus diagrams for details.

6. SEQ constructs a control packet for the vector and sends it to the first reservation station (the FIFO in front of fetch state machine 0, or TSM0 FIFO)

- note that there is a separate set of reservation stations/arbiters/state machines for vertices and for pixels
- the control packet contains the state pointer, the register file base pointer, and the LOD correction bits
- all other information (such as quad address for example) travels in a separate FIFO

7. TSM0 accepts the control packet and fetches the instructions for fetch clause 0 from the global instruction store

- TSM0 was first selected by the TSM arbiter before it could start

8. all instructions of fetch clause 0 are issued by TSM0

9. the control packet is passed to the next reservation station (the FIFO in front of ALU state machine 0, or ASM0 FIFO)

- TSM0 does not wait for fetch requests made to the Fetch Unit to complete; it passes the register file write index for the fetch data to the TU, which will write the data to the RF as it is received
- once the TU has written all the data for a particular clause to the register files, it increments a counter that is associated with the ASM0 FIFO; a count greater than zero indicates that the ALU state machine can go ahead and pop the FIFO and start to execute the ALU clause

10. ASM0 accepts the control packet (after being selected by the ASM arbiter) and gets the instructions for ALU clause 0 from the global instruction store

11. all instructions of ALU clause 0 are issued by ASM0, then the control packet is passed to the next reservation station (the FIFO in front of fetch state machine 1, or TSM1 FIFO)

12. the control packet continues to travel down the path of reservation stations until all clauses have been executed

- pixel data is exported in the last ALU clause (clause 7)
- it is sent to an output FIFO where it will be picked up by the render backend
- the ASM arbiter will prevent a packet from starting on ASM7 if the output FIFO is full

13. after the shader program has completed, the SEQ will free up the GPRs so that they can be used by another shader program



ORIGINATE DATE

24 September, 2001

EDIT DATE

4 September, 2015  
April 2002 March

R400 Sequencer Specification

PAGE

52 of 52

### 28.1.3 Notes

14. The state machines and arbiters will operate ahead of time so that they will be able to immediately start the real threads or stall.

15. The register file base pointer for a vector needs to travel with the vector through the reservation stations, but the instruction store base pointer does not—this is because the RF pointer is different for all threads, but the IS pointer is only different for each state and thus can be accessed via the state pointer.

Formatted: Bullets and Numbering

### 29.28. Open issues


Need to do some testing on the size of the register file as well as on the register file allocation method (dynamic VS static).

Saving power?

Parameter caches in SX?

Using both IJ buffers for center + centroid interpolation?

Formatted: Bullets and Numbering

	<b>ORIGINATE DATE</b> 24 September, 2001	<b>EDIT DATE</b> 4 September, 2015 <small>April 2002</small>	<b>DOCUMENT-REV. NUM.</b> GEN-CXXXXX-REVA	<b>PAGE</b> 1 of 58
<b>Author:</b> Laurent Lefebvre				
<b>Issue To:</b>		<b>Copy No:</b>		
<h1>R400 Sequencer Specification</h1> <h2>SQ</h2> <h3>Version 1.112.0</h3>				
<p><b>Overview:</b> This is an architectural specification for the R400 Sequencer block (SEQ). It provides an overview of the required capabilities and expected uses of the block. It also describes the block interfaces, internal sub-blocks, and provides internal state diagrams.</p> <p>AUTOMATICALLY UPDATED FIELDS:  <b>Document Location:</b> C:\perforce\r400\doc_lib\design\blocks\sq\R400_Sequencer.doc  <b>Current Intranet Search Title:</b> R400 Sequencer Specification</p>				
<b>APPROVALS</b>				
<b>Name/Dept</b>		<b>Signature/Date</b>		
<b>Remarks:</b>				
<p>THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION THAT COULD BE SUBSTANTIALLY DETRIMENTAL TO THE INTEREST OF ATI TECHNOLOGIES INC. THROUGH UNAUTHORIZED USE OR DISCLOSURE.</p>				
<p>"Copyright 2001, ATI Technologies Inc. All rights reserved. The material in this document constitutes an unpublished work created in 2001. The use of this copyright notice is intended to provide notice that ATI owns a copyright in this unpublished work. The copyright notice is not an admission that publication has occurred. This work contains confidential, proprietary information and trade secrets of ATI. No part of this document may be used, reproduced, or transmitted in any form or by any means without the prior written permission of ATI Technologies Inc."</p>				



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April, 2002

R400 Sequencer Specification

PAGE  
2 of 58

**Table Of Contents**

<b>1. OVERVIEW .....</b>	<b>6</b>
1.1 Top Level Block Diagram .....	98
1.2 Data Flow graph (SP).....	1340
1.3 Control Graph.....	1411
<b>2. INTERPOLATED DATA BUS .....</b>	<b>1411</b>
<b>3. INSTRUCTION STORE .....</b>	<b>1714</b>
<b>4. SEQUENCER INSTRUCTIONS.....</b>	<b>1714</b>
<b>5. CONSTANT STORES.....</b>	<b>1714</b>
5.1 Memory organizations.....	1714
5.2 Management of the Control Flow Constants .....	1845
5.3 Management of the re-mapping tables .....	1845
5.3.1 R400 Constant management .....	1845
5.3.2 Proposal for R400LE constant management .....	1845
5.3.3 Dirty bits .....	2047
5.3.4 Free List Block .....	2047
5.3.5 De-allocate Block .....	2148
5.3.6 Operation of Incremental model.....	2148
5.4 Constant Store Indexing.....	2148
5.5 Real Time Commands.....	2249
5.6 Constant Waterfalling.....	2249
<b>6. LOOPING AND BRANCHES .....</b>	<b>2320</b>
6.1 The controlling state.....	2320
6.2 The Control Flow Program .....	2320
6.3 Data dependant predicate instructions.....	2922
6.4 HW Detection of PV,PS .....	2923
6.5 Register file indexing.....	2923
6.6 Predicated Instruction support for Texture clauses .....	3023
6.7 Debugging the Shaders .....	3023
6.7.1 Method 1: Debugging registers .....	3023
6.7.2 Method 2: Exporting the values in the GPRs (12).....	3024
<b>7. PIXEL KILL MASK .....</b>	<b>3124</b>
<b>8. MULTIPASS VERTEX SHADERS (HOS).....</b>	<b>3124</b>
<b>9. REGISTER FILE ALLOCATION.....</b>	<b>3124</b>
<b>10. FETCH ARBITRATION.....</b>	<b>3226</b>
<b>11. ALU ARBITRATION .....</b>	<b>3226</b>
<b>12. HANDLING STALLS .....</b>	<b>3327</b>
<b>13. CONTENT OF THE RESERVATION STATION FIFOS.....</b>	<b>3327</b>
<b>14. THE OUTPUT FILE.....</b>	<b>3327</b>
<b>15. IJ FORMAT .....</b>	<b>3327</b>
15.1 Interpolation of constant attributes .....	3428
<b>16. STAGING REGISTERS .....</b>	<b>3428</b>
<b>17. THE PARAMETER CACHE.....</b>	<b>3630</b>
<b>18. VERTEX POSITION EXPORTING.....</b>	<b>3730</b>



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201519  
April 2002

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA


PAGE  
3 of 58

19.	<b>EXPORTING ARBITRATION</b> .....	<b>3730</b>
20.	<b>EXPORTING RULES</b> .....	<b>3830</b>
20.1	Parameter caches exports .....	3830
20.2	Memory exports .....	3830
20.3	Position exports .....	3830
21.	<b>EXPORT TYPES</b> .....	<b>3830</b>
21.1	Vertex Shading .....	3834
21.2	Pixel Shading .....	3834
22.	<b>SPECIAL INTERPOLATION MODES</b> .....	<b>3931</b>
22.1	Real time commands .....	3934
22.2	Sprites/ XY screen coordinates/ FB information .....	3934
22.3	Auto generated counters .....	3932
22.3.1	Vertex shaders .....	3932
22.3.2	Pixel shaders .....	3932
23.	<b>STATE MANAGEMENT</b> .....	<b>4033</b>
23.1	Parameter cache synchronization .....	4033
24.	<b>XY ADDRESS IMPORTS</b> .....	<b>4033</b>
24.1	Vertex indexes imports .....	4033
25.	<b>REGISTERS</b> .....	<b>4133</b>
25.1	Control .....	4133
25.2	Context .....	4133
26.	<b>DEBUG REGISTERS</b> .....	<b>4234</b>
26.1	Context .....	4234
26.2	Control .....	4234
27.	<b>INTERFACES</b> .....	<b>4235</b>
27.1	External Interfaces .....	4235
27.2	SC to SP Interfaces .....	4235
27.2.1	SC_SP# .....	4235
27.2.2	SC_SQ .....	4336
27.2.3	SQ to SX: Interpolator bus .....	4537
27.2.4	SQ to SP: Staging Register Data .....	4537
27.2.5	VGT to SQ : Vertex interface .....	4538
27.2.6	SQ to SX: Control bus .....	4941
27.2.7	SX to SQ : Output file control .....	4941
27.2.8	SQ to TP: Control bus .....	5041
27.2.9	TP to SQ: Texture stall .....	5142
27.2.10	SQ to SP: Texture stall .....	5142
27.2.11	SQ to SP: GPR and auto counter .....	5142
27.2.12	SQ to SPx: Instructions .....	5243
27.2.13	SP to SQ: Constant address load/ Predicate Set .....	5243
27.2.14	SQ to SPx: constant broadcast .....	5344
27.2.15	SP0 to SQ: Kill vector load .....	5344
27.2.16	SQ to CP: RBBM bus .....	5344



ORIGINATE DATE	EDIT DATE	R400 Sequencer Specification	PAGE
24 September, 2001	<u>4 September, 2015</u> April 2002		4 of 58

27.2.17	CP to SQ: RBBM bus .....	5344
27.2.18	SQ to CP: State report .....	5344
28.	<b>OPEN ISSUES</b> .....	<b>5844</b>





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~April, 2002~~

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
5 of 58

## Revision Changes:

<p><b>Rev 0.1 (Laurent Lefebvre)</b> Date : May 7, 2001</p> <p>Rev 0.2 (Laurent Lefebvre) Date : July 9, 2001</p> <p>Rev 0.3 (Laurent Lefebvre) Date : August 6, 2001</p> <p>Rev 0.4 (Laurent Lefebvre) Date : August 24, 2001</p> <p>Rev 0.5 (Laurent Lefebvre) Date : September 7, 2001</p> <p>Rev 0.6 (Laurent Lefebvre) Date : September 24, 2001</p> <p>Rev 0.7 (Laurent Lefebvre) Date : October 5, 2001</p> <p>Rev 0.8 (Laurent Lefebvre) Date : October 8, 2001</p> <p>Rev 0.9 (Laurent Lefebvre) Date : October 17, 2001</p> <p>Rev 1.0 (Laurent Lefebvre) Date : October 19, 2001</p> <p>Rev 1.1 (Laurent Lefebvre) Date : October 26, 2001</p> <p>Rev 1.2 (Laurent Lefebvre) Date : November 16, 2001</p> <p>Rev 1.3 (Laurent Lefebvre) Date : November 26, 2001</p> <p>Rev 1.4 (Laurent Lefebvre) Date : December 6, 2001</p> <p>Rev 1.5 (Laurent Lefebvre) Date : December 11, 2001</p> <p>Rev 1.6 (Laurent Lefebvre) Date : January 7, 2002</p> <p>Rev 1.7 (Laurent Lefebvre) Date : February 4, 2002</p> <p>Rev 1.8 (Laurent Lefebvre) Date : March 4, 2002</p> <p>Rev 1.9 (Laurent Lefebvre) Date : March 18, 2002</p> <p>Rev 1.10 (Laurent Lefebvre) Date : March 25, 2002</p> <p>Rev 1.11 (Laurent Lefebvre) Date : <u>April 19, 2002</u></p> <p><u>Rev 2.0 (Laurent Lefebvre)</u> Date : April 19, 2002</p>	<p>First draft.</p> <p>Changed the interfaces to reflect the changes in the SP. Added some details in the arbitration section.</p> <p>Reviewed the Sequencer spec after the meeting on August 3, 2001.</p> <p>Added the dynamic allocation method for register file and an example (written in part by Vic) of the flow of pixels/vertices in the sequencer.</p> <p>Added timing diagrams (Vic)</p> <p>Changed the spec to reflect the new R400 architecture. Added interfaces.</p> <p>Added constant store management, instruction store management, control flow management and data dependant predication.</p> <p>Changed the control flow method to be more flexible. Also updated the external interfaces.</p> <p>Incorporated changes made in the 10/18/01 control flow meeting. Added a NOP instruction, removed the conditional_execute_or_jump. Added debug registers.</p> <p>Refined interfaces to RB. Added state registers.</p> <p>Added SEQ→SP0 interfaces. Changed delta precision. Changed VGT→SP0 interface. Debug Methods added.</p> <p>Interfaces greatly refined. Cleaned up the spec.</p> <p>Added the different interpolation modes.</p> <p>Added the auto incrementing counters. Changed the VGT→SQ interface. Added content on constant management. Updated GPRs.</p> <p>Removed from the spec all interfaces that weren't directly tied to the SQ. Added explanations on constant management. Added PA→SQ synchronization fields and explanation.</p> <p>Added more details on the staging register. Added detail about the parameter caches. Changed the call instruction to a Conditionnal_call instruction. Added details on constant management and updated the diagram.</p> <p>Added Real Time parameter control in the SX interface. Updated the control flow section.</p> <p>New interfaces to the SX block. Added the end of clause modifier, removed the end of clause instructions.</p> <p>Rearrangement of the CF instruction bits in order to ensure byte alignment.</p> <p>Updated the interfaces and added a section on exporting rules.</p> <p>Added CP state report interface. Last version of the spec with the old control flow scheme</p> <p><u>New control flow scheme</u></p>
--	--



ORIGINATE DATE

24 September, 2001

EDIT DATE

4 September, 2015  
April 2002

R400 Sequencer Specification

PAGE

6 of 58

## 1. Overview


The sequencer is based on the R300 design. The sequencer chooses two ALU clauses threads and a fetch clause thread to execute, and executes all of the instructions in a clause block before looking for a new clause of the same type. Two ALU clauses threads are executed interleaved to hide the ALU latency. Each vector will have eight fetch and eight ALU clauses, but clauses do not need to contain instructions. A vector of pixels or vertices ping-ponges along the sequencer FIFO, bouncing from fetch reservation station to alu reservation station. A FIFO exists between each reservation stage, holding up vectors until the vector currently occupying a reservation station has left. A vector at a reservation station can be chosen to execute. The sequencer looks at all eight alu reservation stations to choose an alu clause to execute and all eight fetch stations to choose a fetch clause to execute. The arbitrator will give priority to clauses/reservation stations closer to the bottom of the pipeline older threads. It will not execute an alu clause until the fetch fetches initiated by the previous fetch clause have completed. There are two separate sets of reservation stations, one for pixel vectors and one for vertices vectors. This way a pixel can pass a vertex and a vertex can pass a pixel.

To support the shader pipe the sequencer also contains the shader instruction cache, constant store, control flow constants and texture state. The four shader pipes also execute the same instruction thus there is only one sequencer for the whole chip.

The sequencer first arbitrates between vectors of 64 vertices that arrive directly from primitive assembly and vectors of 16 quads (64 pixels) that are generated in the scan converter.

The vertex or pixel program specifies how many GPRs it needs to execute. The sequencer will not start the next vector until the needed space is available in the GPRs.



	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 201519 <small>April 2003</small>	DOCUMENT-REV. NUM. GEN-CXXXX-REVA	PAGE 7 of 58
---	--------------------------------------	---	--------------------------------------	-----------------




Figure 1: General Sequencer overview

Exhibit\_2023\_dog1410\_Sequencer.dbo 7/20/2015 Bytes\*\*\* © ATI Confidential. Reference Copyright Notice on Cover Page © \*\*\*




ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002

R400 Sequencer Specification

PAGE  
8 of 58






ORIGINATE DATE  
24 September, 2001


EDIT DATE  
4 September, 2015  
April 2002


DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
9 of 58

## 1.1 Top Level Block Diagram







**Figure 2: Reservation stations and arbiters**

There are two sets of the above figure, one for vertices and one for pixels.

Depending on the arbitration state, the sequencer will either choose a vertex or a pixel packet. The control packet consists of 3 bits of state, 7 bits for the base address of the Shader program and some information on the coverage to determine fetch LOD plus other various small state bits.

On receipt of a packet, the input state machine (not pictured but just before the first FIFO) allocated enough space in the GPRs to store the interpolated values and temporaries. Following this, the barycentric coordinates (and XY screen position if needed) are sent to the interpolator, which will use them to interpolate the parameters and place the results into the GPRs. Then, the input state machine stacks the packet in the first FIFO.



ORIGINATE DATE

24 September, 2001

EDIT DATE

4 September, 201519

R400 Sequencer Specification

PAGE

12 of 58

On receipt of a command, the level-0 fetch machine issues a fetch request to the TP and corresponding GPR address for the fetch address (ta). A small command (tcmd) is passed to the fetch system identifying the current level number (0) as well as the GPR write address for the fetch return data. One fetch request is sent every 4 clocks causing the texturing of sixteen 2x2s worth of data (or 64 vertices). Once all the requests are sent the packet is put in FIFO 1.

Upon receipt of the return data, the fetch unit writes the data to the register file using the write address that was provided by the level-0 fetch machine and sends the clause number (0) to the level-0 fetch state machine to signify that the write is done and thus the data is ready. Then, the level-0 fetch machine increments the counter of FIFO 1 to signify to the ALU-0 that the data is ready to be processed.

On receipt of a command, the level-0 ALU machine first decrements the input FIFO 1 counter and then issues a complete set of level-0 shader instructions. For each instruction, the ALU state machine generates 3 source addresses, one destination address and an instruction. Once the last instruction has been issued, the packet is put into FIFO 2.

There will always be two active ALU clauses at any given time (and two arbiters). One arbiter will arbitrate over the odd instructions (4 clocks cycles) and the other one will arbitrate over the even instructions (4 clocks cycles). The only constraints between the two arbiters is that they are not allowed to pick the same clause number as the other one is currently working on if the packet is not of the same type (render state).

If the packet is a vertex packet, upon reaching ALU clause 3, it can export the position if the position is ready. So the arbiter must prevent ALU clause 3 to be selected if the positional buffer is full (or can't be accessed). Along with the positional data, if needed the sprite size and/or edge flags can also be sent.

A special case is for multipass vertex shaders, which can export 12 parameters per last 6 clauses to the output buffer. If the output buffer is full or doesn't have enough space the sequencer will prevent such a vertex group to enter an exporting clause.

Multipass pixel shaders can export 12 parameters to memory from the last clause only (7).

All other clauses process in the same way until the packet finally reaches the last ALU machine (7).

Only one pair of interleaved ALU state machines may have access to the register file address bus or the instruction decode bus at one time. Similarly, only one fetch state machine may have access to the register file address bus at one time. Arbitration is performed by three arbiter blocks (two for the ALU state machines and one for the fetch state machines). The arbiters always favor the higher number state machines, preventing a bunch of half finished jobs from clogging up the register files.

Under this new scheme, the sequencer (SQ) will only use one global state management machine per vector type (pixel, vertex) that we call the reservation station (RS).



### 1.2 Data Flow graph (SP)




Figure 3: The shader Pipe



The gray area represents blocks that are replicated 4 times per shader pipe (16 times on the overall chip).

### 1.3 Control Graph




Figure 4: Sequencer Control interfaces

In green is represented the Fetch control interface, in red the ALU control interface, in blue the Interpolated/Vector control interface and in purple is the output file control interface.

## 2. Interpolated data bus

The interpolators contain an IJ buffer to pack the information as much as possible before writing it to the register file.






Figure 5: Interpolation buffers





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
17 of 58

Above is an example of a tile the sequencer might receive from the SC. The write side is how the data get stacked into the XY and IJ buffers, the read side is how the data is passed to the GPRs. The IJ information is packed in the IJ buffer 4 quads at a time or two clocks. The sequencer allows at any given time as many as four quads to interpolate a parameter. They all have to come from the same primitive. Then the sequencer controls the write mask to the GPRs to write the valid data in.

### 3. Instruction Store

There is going to be only one instruction store for the whole chip. It will contain 4096 instructions of 96 bits each.

It is likely to be a 1 port memory; we use 1 clock to load the ALU instruction, 1 clocks to load the Fetch instruction, 1 clock to load 2 control flow instructions and 1 clock to write instructions.

The instruction store is loaded by the CP thru the register mapped registers.

The VS\_BASE and PS\_BASE context registers are used to specify for each context where its shader is in the instruction memory.

For the Real time commands the story is quite the same but for some small differences. There are no wrap-around points for real time so the driver must be careful not to overwrite regular shader data. The shared code (shared subroutines) uses the same path as real time.

### 4. Sequencer Instructions

All control flow instructions and move instructions are handled by the sequencer only. The ALUs will perform NOPs during this time (MOV PV,PV, PS,PS) if they have nothing else to do.

### 5. Constant Stores

#### 5.1 Memory organizations

A likely size for the ALU constant store is 1024x128 bits. The read BW from the ALU constant store is 128 bits/clock and the write bandwidth is 32 bits/clock (directed by the CP bus size not by memory ports).

The maximum logical size of the constant store for a given shader is 256 constants. Or 512 for the pixel/vertex shader pair. The size of the re-mapping table is 128 lines (each line addresses 4 constants). The write granularity is 4 constants or 512 bits. It takes 16 clocks to write the four constants. Real time requires 256 lines in the physical memory (this is physically register mapped).

The texture state is also kept in a similar memory. The size of this memory is 320x96 bits (128 texture states for regular mode, 32 states for RT). The memory thus holds 128 texture states (192 bits per state). The logical size exposes 32 different states total, which are going to be shared between the pixel and the vertex shader. The size of the re-mapping table to for the texture state memory is 32 lines (each line addresses 1 texture state lines in the real memory). The CP write granularity is 1 texture state lines (or 192 bits). The driver sends 512 bits but the CP ignores the top 320 bits. It thus takes 6 clocks to write the texture state. Real time requires 32 lines in the physical memory (this is physically register mapped).

The control flow constant memory doesn't sit behind a renaming table. It is register mapped and thus the driver must reload its content each time there is a change in the control flow constants. Its size is 320\*32 because it must hold 8 copies of the 32 dwords of control flow constants and the loop construct constants must be aligned.

The constant re-mapping tables for texture state and ALU constants are logically register mapped for regular mode and physically register mapped for RT operation.



## 5.2 Management of the Control Flow Constants

The control flow constants are register mapped, thus the CP writes to the according register to set the constant, the SQ decodes the address and writes to the block pointed by its current base pointer (CF\_WR\_BASE). On the read side, one level of indirection is used. A register (SQ\_CONTEXT\_MISC.CF\_RD\_BASE) keeps the current base pointer to the control flow block. This register is copied whenever there is a state change. Should the CP write to CF after the state change, the base register is updated with the (current pointer number + 1) % number of states. This way, if the CP doesn't write to CF the state is going to use the previous CF constants.

## 5.3 Management of the re-mapping tables

### 5.3.1 R400 Constant management

The sequencer is responsible to manage two re-mapping tables (one for the constant store and one for the texture state). On a state change (by the driver), the sequencer will broadcast copy the contents of its re-mapping tables to a new one. We have 8 different re-mapping tables we can use concurrently.

The constant memory update will be incremental, the driver only need to update the constants that actually changed between the two state changes.

For this model to work in its simplest form, the requirement is that the physical memory MUST be at least twice as large as the logical address space + the space allocated for Real Time. In our case, since the logical address space is 512 and the reserved RT space can be up to 256 entries, the memory must be of sizes 1280 and above. Similarly the size of the texture store must be of  $32 \times 2 + 32 = 96$  entries and above.

### 5.3.2 Proposal for R400LE constant management

To make this scheme work with only  $512 + 256 = 768$  entries, upon reception of a CONTROL packet of state + 1, the sequencer would check for SQ\_IDLE and PA\_IDLE and if both are idle will erase the content of state to replace it with the new state (this is depicted in [Figure 8: De-allocation mechanism](#) ~~Figure 9: De-allocation mechanism~~). Note that in the case a state is cleared a value of 0 is written to the corresponding de-allocation counter location so that when the SQ is going to report a state change, nothing will be de-allocated upon the first report.

The second path sets all context dirty bits that were used in the current state to 1 (thus allowing the new state to reuse these physical addresses if needed).




Figure 78: Constant management




Figure 89: De-allocation mechanism for R400LE

### 5.3.3 Dirty bits

Two sets of dirty bits will be maintained per logical address. The first one will be set to zero on reset and set when the logical address is addressed. The second one will be set to zero whenever a new context is written and set for each address written while in this context. The reset dirty is not set, then writing to that logical address will not require de-allocation of whatever address stored in the renaming table. If it is set and the context dirty is not set, then the physical address store needs to be de-allocated and a new physical address is necessary to store the incoming data. If they are both set, then the data will be written into the physical address held in the renaming for the current logical address. No de-allocation or allocation takes place. This will happen when the driver does a set constant twice to the same logical address between context changes. NOTE: It is important to detect and prevent this, failure to do it will allow multiple writes to allocate all physical memory and thus hang because a context will not fit for rendering to start and thus free up space.

### 5.3.4 Free List Block

A free list block that would consist of a counter (called the IFC or Initial Free Counter) that would reset to zero and incremented every time a chunk of physical memory is used until they have all been used once. This counter would be checked each time a physical block is needed, and if the original ones have not been used up, use a new one, else check the free list for an available physical block address. The count is the physical address for when getting a chunk from the counter.

Storage of a free list big enough to store all physical block addresses.

Maintain three pointers for the free list that are reset to zero. The first one we will call `write_ptr`. This pointer will identify the next location to write the physical address of a block to be de-allocated. Note: we can never free more physical memory locations than we have. Once recording address the pointer will be incremented to walk the free list like a ring.

The second pointer will be called `stop_ptr`. The `stop_ptr` pointer will be advanced by the number of address chunks de-allocates when a context finishes. The address between the `stop_ptr` and `write_ptr` cannot be reused because they are still in use. But as soon as the context using them is dismissed the `stop_ptr` will be advanced.

The third pointer will be called `read_ptr`. This pointer will point to the next address that can be used for allocation as long as the `read_ptr` does not equal the `stop_ptr` and the IFC is at its maximum count.



ORIGINATE DATE

24 September, 2001

EDIT DATE

4 September, 2015  
April 2002

DOCUMENT-REV. NUM.

GEN-CXXXXX-REVA

PAGE

21 of 58

### 5.3.5 De-allocate Block

This block will maintain a free physical address block count for each context. While in current context, a count shall be maintained specifying how many blocks were written into the free list at the write\_ptr pointer. This count will be reset upon reset or when this context is active on the back and different than the previous context. It is actually a count of blocks in the previous context that will no longer be used. This count will be used to advance the write\_ptr pointer to make available the set of physical blocks freed when the previous context was done. This allows the discard or de-allocation of any number of blocks in one clock.

### 5.3.6 Operation of Incremental model

The basic operation of the model would start with the write\_ptr, stop\_ptr, read\_ptr pointers in the free list set to zero and the free list counter is set to zero. Also all the dirty bits and the previous context will be initialized to zero. When the first set constants happen, the reset dirty bit will not be set, so we will allocate a physical location from the free list counter because its not at the max value. The data will be written into physical address zero. Both the additional copy of the renaming table and the context zeros of the big renaming table will be updated for the logical address that was written by set start with physical address of 0. This process will be repeated for any logical address that are not dirty until the context changes. If a logical address is hit that has its dirty bits set while in the same context, both dirty bits would be set, so the new data will be over-written to the last physical address assigned for this logical address. When the first draw command of the context is detected, the previous context stored in the additional renaming table will be copied to the larger renaming table in the current (new) context location. Then the set constant logical address with be loaded with a new physical address during the copy and if the reset dirty was set, the physical address it replaced in the renaming table would be entered at the write\_ptr pointer location on the free list and the write\_ptr will be incremented. The de-allocation counter for the previous context (eight) will be incremented. This as set states come in for this context one of the following will happen:

- 1.) No dirty bits are set for the logical address being updated. A line will be allocated of the free-list counter or the free list at read\_ptr pointer if read\_ptr != to stop\_ptr .
- 2.) Reset dirty set and Context dirty not set. A new physical address is allocated, the physical address in the renaming table is put on the free list at write\_ptr and it is incremented along with the de-allocate counter for the last context.
- 3.) Context dirty is set then the data will be written into the physical address specified by the logical address.

This process will continue as long as set states arrive. This block will provide backpressure to the CP whenever he has not free list entries available (counter at max and stop\_ptr == read\_ptr). The command stream will keep a count of contexts of constants in use and prevent more than max constants contexts from being sent.

Whenever a draw packet arrives, the content of the re-mapping table is written to the correct re-mapping table for the context number. Also if the next context uses less constants than the current one all exceeding lines are moved to the free list to be de-allocated later. This happens in parallel with the writing of the re-mapping table to the correct memory.

Now preferable when the constant context leaves the last ALU clause it will be sent to this block and compared with the previous context that left. (init to zero) If they differ than the older context will no longer be referenced and thus can be de-allocated in the physical memory. This is accomplished by adding the number of blocks freed this context to the stop\_ptr pointer. This will make all the physical addresses used by this context available to the read\_ptr allocate pointer for future allocation.

This device allows representation of multiple contexts of constants data with N copies of the logical address space. It also allows the second context to be represented as the first set plus some new additional data by just storing the delta's. It allows memory to be efficiently used and when the constants updates are small it can store multiple context. However, if the updates are large, less contexts will be stored and potentially performance will be degraded. Although it will still perform as well as a ring could in this case.

## 5.4 Constant Store Indexing

In order to do constant store indexing, the sequencer must be loaded first with the indexes (that come from the GPRs). There are 144 wires from the exit of the SP to the sequencer (9 bits pointers x 16 vertexes/clock). Since the data must pass thru the Shader pipe for the float to fixed conversion, there is a latency of 4 clocks (1 instruction)



between the time the sequencer is loaded and the time one can index into the constant store. The assembly will look like this

```
MOVA R1.X,R2.X // Loads the sequencer with the content of R2.X, also copies the content of R2.X into R1.X
NOP // latency of the float to fixed conversion
ADD R3,R4,C0[R2.X]// Uses the state from the sequencer to add R4 to C0[R2.X] into R3
```

Note that we don't really care about what is in the brackets because we use the state from the MOVA instruction. R2.X is just written again for the sake of simplicity and coherency.

The storage needed in the sequencer in order to support this feature is  $2^{64} \times 9$  bits = 1152 bits.

### 5.5 Real Time Commands

The real time commands constants are written by the CP using the register mapped registers allocated for RT. It works is the same way than when dealing with regular constant loads BUT in this case the CP is not sending a logical address but rather a physical address and the reads are not passing thru the re-mapping table but are directly read from the memory. The boundary between the two zones is defined by the CONST\_EO\_RT control register. Similarly, for the fetch state, the boundary between the two zones is defined by the TSTATE\_EO\_RT control register.

### 5.6 Constant Waterfalling

In order to have a reasonable performance in the case of constant store indexing using the address register, we are going to have the possibility of using the physical memory port for read only. This way we can read 1 constant per clock and thus have a worst-case waterfall mode of 1 vertex per clock. There is a small synchronization issue related with this as we need for the SQ to make sure that the constants were actually written to memory (not only sent to the sequencer) before it can allow the first vector of pixels or vertices of the state to go thru the ALUs. To do so, the sequencer keeps 8 bits (one per render state) and sets the bits whenever the last render state is written to memory and clears the bit whenever a state is freed.




Figure 910: The instruction store





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
23 of 58

## 6. Looping and Branches

Loops and branches are planned to be supported and will have to be dealt with at the sequencer level. We plan on supporting constant loops and branches using a control program.

### 6.1 The controlling state.

The R400 controlling state consists of:

Boolean[256:0]  
Loop\_count[7:0][31:0]  
Loop\_Start[7:0][31:0]  
Loop\_Step[7:0][31:0]

That is 256 Booleans and 32 loops.

We have a stack of 4 elements for nested calls of subroutines and 4 loop counters to allow for nested loops.

This state is available on a per shader program basis.

### 6.2 The Control Flow Program

We'd like to be able to code up a program of the form:

```
1: Loop
2: Exec TexFetch
3: TexFetch
4: ALU
5: ALU
6: TexFetch
7: End Loop
8: ALU Export
```

But realize that 3: may be dependent on 2: and 4: is almost certainly dependent on 2: and 3:.. Without clausuring these dependencies need to be expressed in the Control Flow instructions. Additionally, without separate 'texture clauses' and 'ALU clauses' we need to know which instructions to dispatch to the Texture Unit and which to the ALU unit. This information will be encapsulated in the flow control instructions.

Each control flow instruction will contain 2 bits of information for each (non-control flow) instruction:

- a) ALU or Texture
- b) Serialize Execution

(b) would force the thread to stop execution at this point (before the instruction is executed) and wait until all textures have been fetched. Given the allocation of reserved bits, this would mean that the count of an 'Exec' instruction would be limited to about 8 (non-control-flow) instructions. If more than this were needed, a second Exec (with the same conditions) would be issued.

Another function that relies upon 'clauses' is allocation and order of execution. We need to assure that pixels and vertices are exported in the correct order (even if not all execution is ordered) and that space in the output buffers are allocated in order. Additionally data can't be exported until space is allocated. A new control flow instruction:

Alloc <buffer select -- position,parameter, pixel or vertex memory. And the size required>.

would be created to mark where such allocation needs to be done. To assure allocation is done in order, the actual allocation for a given thread can not be performed unless the equivalent allocation for all previous threads is already completed. The implementation would also assure that execution of instruction(s) following the serialization due to the Alloc will occur in order -- at least until the next serialization or change from ALU to Texture. In most cases this will allow the exports to occur without any further synchronization. Only 'final' allocations or position allocations are



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
~~April 2002~~

R400 Sequencer Specification

PAGE  
24 of 58

guaranteed to be ordered. Because strict ordering is required for pixels, parameters and positions, this implies only a single alloc for these structures. Vertex exports to memory do not require ordering during allocation and so multiple 'allocs' may be done.

### 6.2.1 Control flow instructions table

Here is the revised control flow instruction set.

Note that whenever a field is marked as RESERVED, it is assumed that all the bits of the field are cleared (0).

#### Execute

47	46...43	40...34	33...16	15...12	11...0
Addressing	0001	RESERVED	Instructions type + serialize (9 instructions)	Count	Exec Address

Execute up to 9 instructions at the specified address in the instruction memory. The instruction type field tells the sequencer the type of the instruction (LSB) (1 = Texture, 0 = ALU and whether to serialize or not the execution (MSB) (1 = Serialize, 0 = Non-Serialized).

#### NOP

47	46...43	42...0
Addressing	0010	RESERVED

This is a regular NOP.

#### Conditional Execute

47	46...43	42	41...34	33...16	15...12	11...0
Addressing	0011	Condition	Boolean address	Instructions type + serialize (9 instructions)	Count	Exec Address

If the specified Boolean (8 bits can address 256 Booleans) meets the specified condition then execute the specified instructions (up to 9 instructions). If the condition is not met, we go on to the next control flow instruction.

#### Conditional Execute Predicates

47	46...43	42	41...36	35...34	33...16	15...12	11...0
Addressing	0010	Condition	RESERVED	Predicate vector	Instructions type + serialize (9 instructions)	Count	Exec Address

Check the AND/OR of all current predicate bits. If AND/OR matches the condition execute the specified number of instructions. We need to AND/OR this with the kill mask in order not to consider the pixels that aren't valid. If the condition is not met, we go on to the next control flow instruction.

#### Loop Start

47	46...43	42...17	16...12	11...0
Addressing	0101	RESERVED	loop ID	Jump address

Loop Start. Compares the loop iterator with the end value. If loop condition not met jump to the address. Forward jump only. Also computes the index value. The loop id must match between the start to end, and also indicates which control flow constants should be used with the loop.

Formatted: Bullets and Numbering



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
25 of 58

**Loop End**

47	46 ... 43	42 ... 2047	19 ... 17	16 ... 12	11 ... 0
Addressing	0011	RESERVED	Predicate break	loop ID	start address

Loop end. Increments the counter by one, compares the loop count with the end value. If loop condition met, continue, else, jump BACK to the start of the loop. If predicate break != 0, then compares predicate vector n (specified by predicate break number). If all bits cleared then break the loop.

The way this is described does not prevent nested loops, and the inclusion of the loop id make this easy to do.

**Conditionnal Call**

47	46 ... 43	42	41 ... 37	35 ... 34	33 ... 12	11 ... 0
Addressing	0111	Condition	RESERVED	Predicate vector	RESERVED	Jump address

If the condition is met, jumps to the specified address and pushes the control flow program counter on the stack.

**Return**

47	46 ... 43	42 ... 0
Addressing	1000	RESERVED

Pops the topmost address from the stack and jumps to that address. If nothing is on the stack, the program will just continue to the next instruction.

**Conditionnal Jump**

47	46 ... 43	42	41 ... 34	33	32 ... 12	11 ... 0
Addressing	1001	Condition	Boolean address	FW only	RESERVED	Jump address

**Allocate**

47	46 ... 43	42 ... 41	40 ... 4	3 ... 0
Debug	1010	Buffer Select	RESERVED	Allocation size

Buffer Select takes a value of the following:

- 01 – position export (ordered export)
- 10 – parameter cache or pixel export (ordered export)
- 11 – pass thru (out of order exports).

If debug is set this is a debug alloc (ignore if debug DB\_ON register is set to off).

**End Of Program**

47	46 ... 43	42 ... 0
RESERVED	1011	RESERVED

Marks the end of the program.

### 6.3 Implementation

The envisioned implementation has a buffer that maintains the state of each thread. A thread lives in a given location in the buffer during its entire life, but the buffer has FIFO qualities in that threads leave in the order that they enter. Actually two buffers are maintained -- one for Vertices and one for Pixels. The intended implementation would allow for:

- 16 entries for vertices
- 48 entries for pixels.

Formatted: Bullets and Numbering



ORIGINATE DATE

24 September, 2001

EDIT DATE

4 September, 201519  
April 2002

R400 Sequencer Specification

PAGE

26 of 58

From each buffer, arbitration logic attempts to select 1 thread for the texture unit and 1 (interleaved) thread for the ALU unit. Once a thread is selected it is read out of the buffer, marked as invalid, and submitted to appropriate execution unit. It is returned to the buffer (at the same place) with its status updated once all possible sequential instructions have been executed. A switch from ALU to TEX or visa-versa or a Serialize Execution modifier forces the thread to be returned to the buffer.

Each entry in the buffer will be stored across two physical pieces of memory - most bits will be stored in a 1 read port device. Only bits needed for thread arbitration will be stored in a highly multi-ported structure. The bits kept in the 1 read port device will be termed 'state'. The bits kept in the multi-read ported device will be termed 'status'.

'State Bits' needed include:

1. Control Flow Instruction Pointer (12 bits),
2. Execution Count Marker 4 bits),
3. Loop Iterators (4x9 bits),
4. Call return pointers (4x12 bits),
5. Predicate Bits(4x64 bits),
6. Export ID (1 bit),
7. Parameter Cache base Ptr (7 bits),
8. GPR Base Ptr (8 bits),
9. Context Ptr (3 bits),
10. LOD corrections (6x16 bits)

Formatted: Bullets and Numbering

Absent from this list are 'Index' pointers. These are costly enough that I'm presuming that they are instead stored in the GPRs. The first seven fields above (Control Flow Ptr, Execution Count, Loop Counts, call return ptrs, Predicate bits, PC base ptr and export ID) are updated every time the thread is returned to the buffer based on how much progress has been made on thread execution. GPR Base Ptr, Context Ptr and LOD corrections are unchanged throughout execution of the thread.

'Status Bits' needed include:

- Valid Thread
- Texture/ALU engine needed
- Texture Reads are outstanding
- Waiting on Texture Read to Complete
- Allocation Wait (2 bits)
- 00 – No allocation needed
- 01 – Position export allocation needed (ordered export)
- 10 – Parameter or pixel export needed (ordered export)
- 11 – pass thru (out of order export)
- Allocation Size (4 bits)
- Position Allocated
- First thread of a new context
- Event thread (NULL thread that needs to trickle down the pipe)
- Last (1 bit)

Formatted: Bullets and Numbering

All of the above fields from all of the entries go into the arbitration circuitry. The arbitration circuitry will select a winner for both the Texture Engine and for the ALU engine. There are actually two sets of arbitration -- one for pixels and one for vertices. A final selection is then done between the two. But the rest of this implementation summary only considers the 'first' level selection which is similar for both pixels and vertices.

Texture arbitration requires no allocation or ordering so it is purely based on selecting the 'oldest' thread that requires the Texture Engine.

ALU arbitration is a little more complicated. First, only threads where either of Texture Reads outstanding or Waiting on Texture Read to Complete are '0' are considered. Then if Allocation Wait is active, these threads are further filtered based on whether space is available. If the allocation is position allocation, then the thread is only



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
27 of 58

considered if all 'older' threads have already done their position allocation (position allocated bits set). If the allocation is parameter or pixel allocation, then the thread is only considered if it is the oldest thread. Also a thread is not considered if it is a parameter or pixel or position allocation, has its First thread of a new context bit set and would cause ALU interleaving with another thread performing the same parameter or pixel or position allocation. Finally the 'oldest' of the threads that pass through the above filters is selected. If the thread needed to allocate, then at this time the allocation is done, based on Allocation Size. If a thread has its "last" bit set, then it is also removed from the buffer, never to return.

If I now redefine 'clauses' to mean 'how many times the thread is removed from the thread buffer for the purpose of execution by either the ALU or Texture engine', then the minimum number of clauses needed is 2 -- one to perform the allocation for exports (execution automatically halts after an 'Alloc' instruction) (but doesn't perform the actual allocation) and one for the actual ALU/export instructions. As the 'Alloc' instruction could be part of a texture clause (presumably the final instruction in such a clause), a thread could still execute in this minimal number of 2 clauses, even if it involved texture fetching.

The Texture Reads Outstanding bit must be updated by the sequencer, based on keeping track of how many Texture Clauses have been executed by a given thread that have not yet had their data returned. Any number above 0 results in this bit being set. We could consider forcing synchronization such that two texture clauses for a given thread may not be outstanding at any time (that would be my preference for simplicity reasons and because it would require only very little change in the texture pipe interface). This would allow the sequencer to set the bit on execution of the texture clause, and allow the texture unit to return a pointer to the thread buffer on completion that clears the bit.

Examples of control flow programs are located in the R400 programming guide document.

The basic model is as follows:

The render state defined the clause boundaries:

```
Vertex_shader_fetch[7:0][7:0] // eight 8-bit pointers to the location where each clause's control program is located
Vertex_shader_alu[7:0][7:0] // eight 8-bit pointers to the location where each clause's control program is located
Pixel_shader_fetch[7:0][7:0] // eight 8-bit pointers to the location where each clause's control program is located
Pixel_shader_alu[7:0][7:0] // eight 8-bit pointers to the location where each clause's control program is located
```

A pointer value of FF means that the clause doesn't contain any instructions.

The control program for a given clause is executed to completion before moving to another clause, (with the exception of the pick-two nature of the alu execution). The control program is the only program aware of the clause boundaries.

The control program has nine basic instructions:

```
Execute
Conditional_execute
Conditional_Execute_Predicates
Conditional_jump
Conditional_Call
Return
Loop_start
Loop_end
NOP
```

Execute, causes the specified number of instructions in instruction store to be executed.  
 Conditional\_execute checks a condition first, and if true, causes the specified number of instructions in instruction store to be executed.  
 Loop\_start resets the corresponding loop counter to the start value on the first pass after it checks for the end condition and if met jumps over to a specified address.  
 Loop\_end increments (decrements?) the loop counter and jumps back the specified number of instructions.  
 Conditional\_Call jumps to an address and pushes the IP counter on the stack if the condition is met. On the return instruction, the IP is popped from the stack.



ORIGINATE DATE

24 September, 2001

EDIT DATE

4 September, 201519  
April, 2002

R400 Sequencer Specification

PAGE

28 of 58

Conditional\_execute\_Predicates executes a block of instructions if all bits in the predicate vectors meet the condition. Conditional\_jumps jumps to an address if the condition is met. NOP is a regular NOP.

NOTE THAT ALL JUMPS MUST JUMP TO EVEN CFP ADDRESSES since there are two control flow instructions per memory line. Thus the compiler must insert NOPs where needed to align the jumps on even CFP addresses.

Also if the jump is logically bigger than pshader\_cntl\_size (or vshader\_cntl\_size) we break the program (clause) and set the debug registers. If an execute or conditional\_execute is lower than cntl\_size or bigger than size we also break the program (clause) and set the debug registers.

We have to fit instructions into 48 bits in order to be able to put two control flow instruction per line in the instruction store.

A value of 1 in the Addressing means that the address specified in the Exec Address field (or in the jump address field) is an ABSOLUTE address. If the addressing field is cleared (should be the default) then the address is relative to the base of the current shader program.

Note that whenever a field is marked as RESERVED, it is assumed that all the bits of the field are cleared (0).

Execute up to 4k instructions at the specified address in the instruction memory. If Last is set, this is the last group of instructions of the clause.

This is a regular NOP. If Last is set, this is the last instruction of the clause.

If the specified Boolean (8 bits can address 256 Booleans) meets the specified condition then execute the specified instructions (up to 4k instructions). If Last is set, then if the condition is met, this is the last group of instructions to be executed in the clause. If the condition is not met, we go on to the next control flow instruction.

Check the AND/OR of all current predicate bits. If AND/OR matches the condition execute the specified number of instructions. We need to AND/OR this with the kill mask in order not to consider the pixels that aren't valid. If Last is set, then if the condition is met, this is the last group of instructions to be executed in the clause. If the condition is not met, we go on to the next control flow instruction.

Loop Start. Compares the loop iterator with the end value. If loop condition not met jump to the address. Forward jump only. Also computes the index value. The loop id must match between the start to end, and also indicates which control flow constants should be used with the loop.

Loop end. Increments the counter by one, compares the loop count with the end value. If loop condition met, continue, else, jump BACK to the start of the loop.

The way this is described does not prevent nested loops, and the inclusion of the loop id make this easy to do.

If the condition is met, jumps to the specified address and pushes the control flow program counter on the stack.

Pops the topmost address from the stack and jumps to that address. If nothing is on the stack, the program will just continue to the next instruction.

If condition met, jumps to the address. FORWARD jump only allowed if bit 31 set. Bit 31 is only an optimization for the compiler and should NOT be exposed to the API.



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
29 of 58

To prevent infinite loops, we will keep 9 bits loop iterators instead of 8 (we are only able to loop 256 times). If the counter goes higher than 255 then the loop\_end or the loop\_start instruction is going to break the loop and set the debug GPRs.

### 6.36.4 Data dependant predicate instructions

Data dependant conditionals will be supported in the R400. The only way we plan to support those is by supporting three vector/scalar predicate operations of the form:

- PRED\_SETE\_# - similar to SETE except that the result is 'exported' to the sequencer.
- PRED\_SETNE\_# - similar to SETNE except that the result is 'exported' to the sequencer.
- PRED\_SETGT\_# - similar to SETGT except that the result is 'exported' to the sequencer
- PRED\_SETGTE\_# - similar to SETGTE except that the result is 'exported' to the sequencer

For the scalar operations only we will also support the two following instructions:

- PRED\_SETE0\_# – SETE0
- PRED\_SETE1\_# – SETE1

The export is a single bit - 1 or 0 that is sent using the same data path as the MOVA instruction. The sequencer will maintain 4 sets of 64 bit predicate vectors (in fact 8 sets because we interleave two programs but only 4 will be exposed) and use it to control the write masking. This predicate is not maintained across clause boundaries. The # sign is used to specify which predicate set you want to use 0 thru 3.

Then we have two conditional execute bits. The first bit is a conditional execute "on" bit and the second bit tells us if we execute on 1 or 0. For example, the instruction:

P0\_ADD\_# R0,R1,R2

Is only going to write the result of the ADD into those GPRs whose predicate bit is 0. Alternatively, P1\_ADD\_# would only write the results to the GPRs whose predicate bit is set. The use of the P0 or P1 without precharging the sequencer with a PRED instruction is undefined.

{Issue: do we have to have a NOP between PRED and the first instruction that uses a predicate?}

### 6.46.5 HW Detection of PV,PS

Because of the control program, the compiler cannot detect statically dependant instructions. In the case of non-masked writes and subsequent reads the sequencer will insert uses of PV,PS as needed. This will be done by comparing the read address and the write address of consecutive instructions. For masked writes, the sequencer will insert NOPS wherever there is a dependant read/write.

The sequencer will also have to insert NOPS between PRED\_SET and MOVA instructions and their uses.

### 6.56.6 Register file indexing

Because we can have loops in fetch clause, we need to be able to index into the register file in order to retrieve the data created in a fetch clause loop and use it into an ALU clause. The instruction will include the base address for register indexing and the instruction will contain these controls:

Bit7	Bit 6	
0	0	'absolute register'
0	1	'relative register'
1	0	'previous vector'
1	1	'previous scalar'

In the case of an absolute register we just take the address as is. In the case of a relative register read we take the base address and we add to it the loop\_index and this becomes our new address that we give to the shader pipe.

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering



The sequencer is going to keep a loop index computed as such:

$$\text{Index} = \text{Loop\_iterator} * \text{Loop\_step} + \text{Loop\_start}$$

We loop until loop\_iterator = loop\_count. Loop\_step is a signed value [-128...127]. The computed index value is a 10 bit counter that is also signed. Its real range is [-256,256]. The tenth bit is only there so that we can provide an out of range value to the "indexing logic" so that it knows when the provided index is out of range and thus can make the necessary arrangements.

~~Predated Instruction support for Texture clauses~~

~~For texture clauses, we support the following optimization: we keep 1 bit (thus 4 bits for the four predicate vectors) per predicate vector in the reservation stations. A value of 1 means that one or more elements in the vector have a value of one (thus we have to do the texture fetches for the whole vector). A value of 0 means that no elements in the vector have his predicate bit set and we can thus skip over the texture fetch. We have to make sure the invalid pixels aren't considered with this optimization.~~

## 6.6.7 Debugging the Shaders

In order to be able to debug the pixel/vertex shaders efficiently, we provide 2 methods.

### 6.6.7.1 Method 1: Debugging registers

Current plans are to expose 2 debugging, or error notification, registers:

1. address register where the first error occurred
2. count of the number of errors

The sequencer will detect the following groups of errors:

- count overflow
- constant indexing overflow
- register indexing overflow

Compiler recognizable errors:

- jump errors
  - relative jump address > size of the control flow program
- call stack
  - call with stack full
  - return with stack empty

A jump error will always cause the program to break. In this case, a break means that a clause will halt execution, but allowing further clauses to be executed.

With all the other errors, program can continue to run, potentially to worst-case limits. The program will only break if the DB\_PROB\_BREAK register is set.

If indexing outside of the constant or the register range, causing an overflow error, the hardware is specified to return the value with an index of 0. This could be exploited to generate error tokens, by reserving and initializing the 0th register (or constant) for errors.

{ISSUE : Interrupt to the driver or not?}

### 6.6.7.2 Method 2: Exporting the values in the GPRs (12)

The sequencer will have a debug\_active count register and an address register for this mode and 3-bits per clause specifying the execution mode for each clause. The modes can be :

Normal

- 2) Debug Kill
- 2) 1) Debug Addr + Count

Formatted: Bullets and Numbering





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
31 of 58

~~Under the normal mode execution follows the normal course. Under the kill mode, all control flow instructions are executed but all normal shader instructions of the clause are replaced by NOPs. Only debug\_export instructions of clause 7 will be executed under the debug kill setting. Under the other mode, normal execution is done until we reach an address specified by the address register and instruction count (useful for loops) specified by the count register. After we have hit the instruction n times (n=count) we switch the clause to the kill mode.~~

~~Under the debug mode (debug\_kill OR debug\_Addr + count), it is assumed that the program clause 7 is always exporting 12-n debug vectors and that all other exports to the SX block (position, color, z, ect) will be turned off (changed into NOPs) by the sequencer (even if they occur before the address stated by the ADDR debug register).~~

## 7. Pixel Kill Mask

A vector of 64 bits is kept by the sequencer per group of pixels/vertices. Its purpose is to optimize the texture fetch requests and allow the shader pipe to kill pixels using the following instructions:


```
MASK_SETE  
MASK_SETNE  
MASK_SETGT  
MASK_SETGTE
```

## 8. Multipass vertex shaders (HOS)

Multipass vertex shaders are able to export from the 6 last clauses but to memory ONLY.

## 9. Register file allocation

The register file allocation for vertices and pixels can either be static or dynamic. In both cases, the register file is managed using two round robins (one for pixels and one for vertices). In the dynamic case the boundary between pixels and vertices is allowed to move, in the static case it is fixed to 128-VERTEX\_REG\_SIZE for vertices and PIXEL\_REG\_SIZE for pixels.



Above is an example of how the algorithm works. Vertices come in from top to bottom; pixels come in from bottom to top. Vertices are in orange and pixels in green. The blue line is the tail of the vertices and the green line is the tail of the pixels. Thus anything between the two lines is shared. When pixels meets vertices the line turns white and the boundary is static until both vertices and pixels share the same "unallocated bubble". Then the boundary is allowed to move again. The numbering of the GPRs starts from the bottom of the picture at index 0 and goes up to the top at index 127.

## 10. Fetch Arbitration

The fetch arbitration logic chooses one of the 8 potentially pending fetch clauses to be executed. The choice is made by looking at the fifos from 7 to 0 and picking the first one ready to execute. Once chosen, the clause state machine will send one 2x2 fetch per clock (or 4 fetches in one clock every 4 clocks) until all the fetch instructions of the clause are sent. This means that there cannot be any dependencies between two fetches of the same clause.

The arbitrator will not wait for the fetches to return prior to selecting another clause for execution. The fetch pipe will be able to handle up to X(?) in flight fetches and thus there can be a fair number of active clauses waiting for their fetch return data.

## 11. ALU Arbitration

ALU arbitration proceeds in almost the same way than fetch arbitration. The ALU arbitration logic chooses one of the 8 potentially pending ALU clauses to be executed. The choice is made by looking at the fifos from 7 to 0 and picking the first one ready to execute. There are two ALU arbiters, one for the even clocks and one for the odd clocks. For example, here is the sequencing of two interleaved ALU clauses (E and O stands for Even and Odd sets of 4 clocks):

Einst0 Oinst0 Einst1 Oinst1 Einst2 Oinst2 Einst3 Oinst3 Einst4 Oinst4 Einst5 Oinst5...

Proceeding this way hides the latency of 8 clocks of the ALUs. Also note that the interleaving also occurs across clause boundaries.



## 12. Handling Stalls

When the output file is full, the sequencer prevents the ALU arbitration logic from selecting the last clause (this way nothing can exit the shader pipe until there is place in the output file. If the packet is a vertex packet and the position buffer is full (POS\_FULL) then the sequencer also prevents a thread from entering the exporting clause (3?). The sequencer will set the OUT\_FILE\_FULL signal n clocks before the output file is actually full and thus the ALU arbiter will be able read this signal and act accordingly by not preventing exporting clauses to proceed.

## 13. Content of the reservation station FIFOs

The reservation FIFOs contain the state of the vector of pixels and vertices. We have two sets of those: one for pixels, and one for vertices. They contain 3 bits of Render State 7 bits for the base address of the GPRs, some bits for LOD correction and coverage mask information in order to fetch fetch for only valid pixels, the quad address.

## 14. The Output File

The output file is where pixels are put before they go to the RBs. The write BW to this store is 256 bits/clock. Just before this output file are staging registers with write BW 512 bits/clock and read BW 256 bits/clock. The staging registers are 4x128 (and there are 16 of those on the whole chip).

## 15. IJ Format

The IJ information sent by the PA is of this format on a per quad basis:

We have a vector of IJ's (one IJ per pixel at the centroid of the fragment or at the center of the pixel depending on the mode bit). The interpolation is done at a different precision across the 2x2. The upper left pixel's parameters are always interpolated at full 20x24 mantissa precision. Then the result of the interpolation along with the difference in IJ in reduced precision is used to interpolate the parameter for the other three pixels of the 2x2. Here is how we do it:

Assuming P0 is the interpolated parameter at Pixel 0 having the barycentric coordinates I(0), J(0) and so on for P1,P2 and P3. Also assuming that A is the parameter value at V0 (interpolated with I), B is the parameter value at V1 (interpolated with J) and C is the parameter value at V2 (interpolated with (1-I-J)).

$$\Delta 01I = I(1) - I(0)$$

$$\Delta 01J = J(1) - J(0)$$

$$\Delta 02I = I(2) - I(0)$$

$$\Delta 02J = J(2) - J(0)$$

$$\Delta 03I = I(3) - I(0)$$

$$\Delta 03J = J(3) - J(0)$$

P0	P1
P2	P3

$$P0 = C + I(0) * (A - C) + J(0) * (B - C)$$

$$P1 = P0 + \Delta 01I * (A - C) + \Delta 01J * (B - C)$$

$$P2 = P0 + \Delta 02I * (A - C) + \Delta 02J * (B - C)$$

$$P3 = P0 + \Delta 03I * (A - C) + \Delta 03J * (B - C)$$

P0 is computed at 20x24 mantissa precision and P1 to P3 are computed at 8x24 mantissa precision. So far no visual degradation of the image was seen using this scheme.

Multiplies (Full Precision): 2

Multiplies (Reduced precision): 6

Subtracts 19x24 (Parameters): 2



ORIGINATE DATE

24 September, 2001

EDIT DATE

4 September, 2015  
April, 2002

R400 Sequencer Specification

PAGE

34 of 58

Adds: 8

FORMAT OF P0's IJ : Mantissa 20 Exp 4 for I + Sign  
Mantissa 20 Exp 4 for J + Sign

FORMAT of Deltas (x3): Mantissa 8 Exp 4 for I + Sign  
Mantissa 8 Exp 4 for J + Sign

Total number of bits :  $20*2 + 8*6 + 4*8 + 4*2 = 128$

All numbers are kept using the un-normalized floating point convention: if exponent is different than 0 the number is normalized if not, then the number is un-normalized. The maximum range for the IJs (Full precision) is +/- 63 and the range for the Deltas is +/- 127.

## 15.1 Interpolation of constant attributes

Because of the floating point imprecision, we need to take special provisions if all the interpolated terms are the same or if two of the barycentric coordinates are the same.

We start with the premise that if  $A = B$  and  $B = C$  and  $C = A$ , then  $P0,1,2,3 = A$ . Since one or more of the IJ terms may be zero, so we extend this to:

```

if (A=B and B=C and C=A)
    P0,1,2,3 = A;
else if ((I = 0) or (J = 0)) and
        ((J = 0) or (1-I-J = 0)) and
        ((1-J-I = 0) or (I = 0))) {
    if (I != 0) {
        P0 = A;
    } else if (J != 0) {
        P0 = B;
    } else {
        P0 = C;
    }
    //rest of the quad interpolated normally
}
else
{
    normal interpolation
}

```

## 16. Staging Registers

In order for the reuse of the vertices to be 14, the sequencer will have to re-order the data sent IN ORDER by the VGT for it to be aligned with the parameter cache memory arrangement. Given the following group of vertices sent by the VGT:

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 || 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 || 32 33 34 35 36 37 38 39  
40 41 42 43 44 45 46 47 || 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

The sequencer will re-arrange them in this fashion:

0 1 2 3 16 17 18 19 32 33 34 35 48 49 50 51 || 4 5 6 7 20 21 22 23 36 37 38 39 52 53 54 55 || 8 9 10 11 24 25 26 27  
40 41 42 43 56 57 58 59 || 12 13 14 15 28 29 30 31 44 45 46 47 60 61 62 63

The || markers show the SP divisions. In the event a shader pipe is broken, the VGT will send padding to account for the missing pipe. For example, if SP1 is broken, vertices 4 5 6 7 20 21 22 23 36 37 38 39 52 53 54 55 will still be sent by the VGT to the SQ BUT will not be processed by the SP and thus should be considered invalid (by the SU and VGT).



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
35 of 58

The most straightforward, *non-compressed* interface method would be to convert, in the VGT, the data to 32-bit floating point prior to transmission to the VSISRs. In this scenario, the data would be transmitted to (and stored in) the VSISRs in full 32-bit floating point. This method requires three 24-bit fixed-to-float converters in the VGT. Unfortunately, it also requires an additional 3,072 bits of storage across the VSISRs. This interface is illustrated in [Figure 11](#)[Figure-12](#). The area of the fixed-to-float converters and the VSISRs for this method is roughly estimated as 0.759sqmm using the R300 process. The gate count estimate is shown in [Figure 10](#)[Figure-14](#).

Basis for 8-deep Latch Memory (from R300)			
8x24-bit	11631 $\mu^2$		60.57813 $\mu^2$ per bit
Area of 96x8-deep Latch Memory	46524 $\mu^2$		
Area of 24-bit Fix-to-float Converter	4712 $\mu^2$ per converter		
Method 1			
	<u>Block</u>	<u>Quantity</u>	<u>Area</u>
	F2F	3	14136
	8x96 Latch	16	744384
			<u>758520 <math>\mu^2</math></u>

**Figure 1014:Area Estimate for VGT to Shader Interface**




Figure 1142:VGT to Shader Interface

## 17. The parameter cache

The parameter cache is where the vertex shaders export their data. It consists of 16 128x128 memories (1R/1W). The reuse engine will make it so that all vertexes of a given primitive will hit different memories. The allocation method for these memories is a simple round robin. The parameter cache pointers are mapped in the following way: 4MSBs are the memory number and the 7 LSBs are the address within this memory.

MEMORY NUMBER	ADDRESS
4 bits	7 bits

The PA generates the parameter cache addresses as the positions come from the SQ. All it needs to do is keep a Current\_Location pointer (7 bits only) and as the positions comes increment the memory number. When the memory number field wraps around, the PA increments the Current\_Location by VS\_EXPORT\_COUNT\_7 (a snooped register from the SQ). As an example, say the memories are all empty to begin with and the vertex shader is exporting 8 parameters per vertex (VS\_EXPORT\_COUNT\_7 = 8). The first position received is going to have the PC address 0000000000 the second one 0001000000, third one 0010000000 and so on up to 1111000000. Then the next position received (the 17<sup>th</sup>) is going to have the address 0000001000, the 18<sup>th</sup> 00010001000, the 19<sup>th</sup> 00100001000 and so on. The Current\_location is NEVER reset BUT on chip resets. The only thing to be careful about is that if the SX doesn't send you a full group of positions (<64) then you need to fill the address space so that the next group starts correctly aligned (for example if you receive only 33 positions then you need to add 2\*VS\_EXPORT\_COUNT\_7 to Current\_Location and reset the memory count to 0 before the next vector begins).



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
37 of 58

## 17.1 Export restrictions

Formatted: Bullets and Numbering

### 17.1.1 Pixel exports:

Pixels can export 1,2,3 or 4 color buffers to the SX( +z). The exports will be done in order. The PRED\_OPTIMIZE function has to be turned of if the exports are done using interleaved predicated instructions. The exports will always be ordered to the SX.

Formatted: Bullets and Numbering

### 17.1.2 Vertex exports:

Position or parameter caches can be exported in any order in the shader program. It is always better to export position as soon as possible. Position has to be exported in a single export block (no texture instructions can be placed between the exports). Parameter cache exports can be done in any order with texture instructions interleaved. The PRED\_OPTIMIZE function has to be turned of if the exports are done using interleaved predicated instructions to the Parameter cache (see Arbitration restrictions for details). The exports will always be allocated in order to the SX.

Formatted: Bullets and Numbering

### 17.1.3 Pass thru exports:

Pass thru exports have to be done in groups of the form:

```
Alloc 4 (8 or 12)
Execute ALU(ADDR) ALU(DATA) ALU(DATA) ALU(DATA)...
```

They cannot have texture instructions interleaved in the export block. These exports are not guaranteed to be ordered.

Formatted: Bullets and Numbering

Also, when doing a pass thru export, Position MUST be exported AFTER all pass thru exports. This position export is used to synchronize the chip when doing a transition from pass thru shader to regular shader and vice versa.

## 17.2 Arbitration restrictions

Here are the Sequencer arbitration restrictions:

Formatted: Bullets and Numbering

- 1) Cannot execute a serialized thread if the corresponding texture pending bit is set
- 2) Cannot allocate position if any older thread has not allocated position
- 3) If last thread is marked as not valid AND marked as last and we are about to execute the second to oldest thread also marked last then:
  - a. Both threads must be from the same context (cannot allow a first thread)
  - b. Must turn off the predicate optimization for the second thread
- 4) Cannot execute a texture clause if texture reads are pending
- 5) Cannot execute last if texture pending (even if not serial)

Formatted: Bullets and Numbering

## 18. Vertex position exporting

On clause 3 the vertex shader can export to the PA both the vertex position and the point sprite. It can also do so at clause 7 if not done at clause 3. The storage needed to perform the position export is at least 64x128 memories for the position and 64x32 memories for the sprite size. It is going to be taken in the pixel output fifo from the SX blocks. The clause where the position export occurs is specified by the EXPORT\_LATE register. If turned on, it means that the export is going to occur at ALU clause 7 if unset position export occurs at clause 3.

Formatted: Bullets and Numbering

## 19. Exporting Arbitration

Here are the rules for co-issuing exporting ALU clauses.

- 1) Position exports and position exports cannot be co-issued.

Formatted: Bullets and Numbering

All other types of exports can be co-issued as long as there is place in the receiving buffer.



## 20. Exporting Rules

### 20.1 Parameter caches exports

We support masking and out-of order exports to the parameter caches. So one can export multiple times to the same PC line using different masks.

### 20.2 Memory exports

Memory exports don't support masking. However, you can export out of order to memory locations.

### 20.3 Position exports

Position exports have to be done IN ORDER and don't support masking.

## 21.18. Export Types

The export type (or the location where the data should be put) is specified using the destination address field in the ALU instruction. Here is a list of all possible export modes:

### 21.18.1 Vertex Shading

- 0:15 - 16 parameter cache
- 16:31 - Empty (Reserved?)
- 32 - Export Address
- 33:40 - 8 vertex exports to the frame buffer and index
- 41:47 - Empty
- 48:55 - 8 debug export (interpret as normal vertex export)
- 60 - export addressing mode
- 61 - Empty
- 62 - position
- 63 - sprite size export that goes with position export (point\_h,point\_w,edgeflag,misc)

### 21.18.2 Pixel Shading

- 0 - Color for buffer 0 (primary)
- 1 - Color for buffer 1
- 2 - Color for buffer 2
- 3 - Color for buffer 3
- 4:7 - Empty
- 8 - Buffer 0 Color/Fog (primary)
- 9 - Buffer 1 Color/Fog
- 10 - Buffer 2 Color/Fog
- 11 - Buffer 3 Color/Fog
- 12:15 - Empty
- 16:31 - Empty (Reserved?)
- 32 - Export Address
- 33:40 - 8 exports for multipass pixel shaders.
- 41:47 - Empty
- 48:55 - 8 debug exports (interpret as normal pixel export)
- 60 - export addressing mode
- 61:62 - Empty
- 63 - Z for primary buffer (Z exported to 'alpha' component)

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
39 of 58

## 22-19. Special Interpolation modes

### 22-19.1 Real time commands

We are unable to use the parameter memory since there is no way for a command stream to write into it. Instead we need to add three 16x128 memories (one for each of three vertices x 16 interpolants). These will be mapped onto the register bus and written by type 0 packets, and output to the parameter busses (the sequencer and/or PA need to be able to address the realtime parameter memory as well as the regular parameter store. For higher performance we should be able to view them as two banks of 16 and do double buffering allowing one to be loaded, while the other is rasterized with. Most overlay shaders will need 2 or 4 scalar coordinates, one option might be to restrict the memory to 16x64 or 32x64 allowing only two interpolated scalars per cycle, the only problem I see with this is, if we view support for 16 vector-4 interpolants important (true only if we map Microsoft's high priority stream to the realtime stream), then the PA/sequencer need to support a realtime-specific mode where we need to address 32 vectors of parameters instead of 16. This mode is triggered by the primitive type: REAL TIME. The actual memories are in the in the SX blocks. The parameter data memories are hooked on the RBBM bus and are loaded by the CP using register mapped memory.

### 22-19.2 Sprites/ XY screen coordinates/ FB information

When working with sprites, one may want to overwrite the parameter 0 with SC generated data. Also, XY screen coordinates may be needed in the shader program. This functionality is controlled by the gen\_I0 register (in SQ) in conjunction with the SND\_XY register (in SC). Also it is possible to send the faceness information (for OGL front/back special operations) to the shader using the same control register. Here is a list of all the modes and how they interact together:

Gen\_st is a bit taken from the interface between the SC and the SQ. This is the MSB of the primitive type. If the bit is set, it means we are dealing with Point AA, Line AA or sprite and in this case the vertex values are going to generated between 0 and 1.

- Param\_Gen\_I0 disable, snd\_xy disable, no gen\_st - I0 = No modification
- Param\_Gen\_I0 disable, snd\_xy disable, gen\_st - I0 = No modification
- Param\_Gen\_I0 disable, snd\_xy enable, no gen\_st - I0 = No modification
- Param\_Gen\_I0 disable, snd\_xy enable, gen\_st - I0 = No modification
- Param\_Gen\_I0 enable, snd\_xy disable, no gen\_st - I0 = garbage, garbage, garbage, faceness
- Param\_Gen\_I0 enable, snd\_xy disable, gen\_st - I0 = garbage, garbage, s, t
- Param\_Gen\_I0 enable, snd\_xy enable, no gen\_st - I0 = screen x, screen y, garbage, faceness
- Param\_Gen\_I0 enable, snd\_xy enable, gen\_st - I0 = screen x, screen y, s, t

### 22-19.3 Auto generated counters

In the cases we are dealing with multipass shaders, the sequencer is going to generate a vector count to be able to both use this count to write the 1<sup>st</sup> pass data to memory and then use the count to retrieve the data on the 2<sup>nd</sup> pass. The count is always generated in the same way but it is passed to the shader in a slightly different way depending on the shader type (pixel or vertex). This is toggled on and off using the GEN\_INDEX register. The sequencer is going to keep two counters, one for pixels and one for vertices. Every time a full vector of vertices or pixels is written to the GPRs the counter is incremented. Every time a state change is detected, the corresponding counter is reset. While there is only one count broadcast to the GPRs, the LSB are hardwired to specific values making the index different for all elements in the vector.

#### 22-19.3.1 Vertex shaders

In the case of vertex shaders, if GEN\_INDEX is set, the data will be put into the x field of the third register (it means that the compiler must allocate 3 GPRs in all multipass vertex shader modes).

#### 22-19.3.2 Pixel shaders

In the case of pixel shaders, if GEN\_INDEX is set and Param\_Gen\_I0 is enabled, the data will be put in the x field of the 2<sup>nd</sup> register (R1.x), else if GEN\_INDEX is set the data will be put into the x field of the 1<sup>st</sup> register (R0.x).

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering




Figure 1213: GPR input mux Control

### 23-20. State management

Every clock, the sequencer will report to the CP the oldest states still in the pipe. These are the states of the programs as they enter the last ALU clause.

#### 23-120.1 Parameter cache synchronization

In order for the sequencer not to begin a group of pixels before the associated group of vertices has finished, the sequencer will keep a 6 bit count per state (for a total of 8 counters). These counters are initialized to 0 and every time a vertex shader exports its data TO THE PARAMETER CACHE, the corresponding pointer is incremented. When the SC sends a new vector of pixels with the SC\_SQ\_new\_vector bit asserted, the sequencer will first check if the count is greater than 0 before accepting the transmission (it will in fact accept the transmission but then lower its ready to receive). Then the sequencer waits for the count to go to one and decrements it. The sequencer can then issue the group of pixels to the interpolators. Every time the state changes, the new state counter is initialized to 0.

### 24-21. XY Address imports

The SC will be able to send the XY addresses to the GPRs. It does so by interleaving the writes of the IJs (to the IJ buffer) with XY writes (to the XY buffer). Then when writing the data to the GPRs, the sequencer is going to interpolate the IJ data or pass the XY data thru a Fix→float converter and expander and write the converted values to the GPRs. The Xys are currently SCREEN SPACE COORDINATES. The values in the XY buffers will wrap. See section 19.222.2 for details on how to control the interpolation in this mode.

#### 24-121.1 Vertex indexes imports

In order to import vertex indexes, we have 16 8x96 staging registers. These are loaded one line at a time by the VGT block (96 bits). They are loaded in floating point format and can be transferred in 4 or 8 clocks to the GPRs.

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering

Formatted: Bullets and Numbering



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
41 of 58

Formatted: Bullets and Numbering

## 25.22. Registers

### 25.22.1 Control

REG_DYNAMIC	Dynamic allocation (pixel/vertex) of the register file on or off.
REG_SIZE_PIX	Size of the register file's pixel portion (minimal size when dynamic allocation turned on)
REG_SIZE_VTX	Size of the register file's vertex portion (minimal size when dynamic allocation turned on)
ARBITRATION_POLICY	policy of the arbitration between vertexes and pixels
INST_BASE_VTX	start point for the vertex instruction store (RT always ends at vertex_base and Begins at 0)
INST_BASE_PIX	start point for the pixel shader instruction store
ONE_THREAD	debug state register. Only allows one program at a time into the GPRs
ONE_ALU	debug state register. Only allows one ALU program at a time to be executed (instead of 2)
INSTRUCTION	This is where the CP puts the base address of the instruction writes and type (auto-incremented on reads/writes) Register mapped
CONSTANTS	512*4 ALU constants + 32*6 Texture state 32 bits registers (logically mapped)
CONSTANTS_RT	256*4 ALU constants + 32*6 texture states? (physically mapped)
CONSTANT_EO_RT	This is the size of the space reserved for real time in the constant store (from 0 to CONSTANT_EO_RT). The re-mapping table operates on the rest of the memory
TSTATE_EO_RT	This is the size of the space reserved for real time in the fetch state store (from 0 to TSTATE_EO_RT). The re-mapping table operates on the rest of the memory
EXPORT_LATE	Controls whether or not we are exporting position from clause 3. If set, position exports occur at clause 7.

Formatted: Bullets and Numbering

### 25.22.2 Context

VS_FETCH_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
VS_ALU_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
PS_FETCH_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
PS_ALU_{0...7}	eight 8 bit pointers to the location where each clauses control program is located
PS_BASE	base pointer for the pixel shader in the instruction store
VS_BASE	base pointer for the vertex shader in the instruction store
VS_CF_SIZE	size of the vertex shader (# of instructions in control program/2)
PS_CF_SIZE	size of the pixel shader (# of instructions in control program/2)
PS_SIZE	size of the pixel shader (cntl+instructions)
VS_SIZE	size of the vertex shader (cntl+instructions)
PS_NUM_REG	number of GPRs to allocate for pixel shader programs
VS_NUM_REG	number of GPRs to allocate for vertex shader programs
PARAM_SHADE	One 16 bit register specifying which parameters are to be gouraud shaded (0 = flat, 1 = gouraud)
PROVO_VERT	0 : vertex 0, 1: vertex 1, 2: vertex 2, 3: Last vertex of the primitive
PARAM_WRAP	64 bits: for which parameters (and channels (xyzw)) do we do the cyl wrapping (0=linear, 1=cylindrical).
PS_EXPORT_MODE	0xxxx : Normal mode 1xxxx : Multipass mode If normal, bbbz where bbb is how many colors (0-4) and z is export z or not If multipass 1-12 exports for color.
VS_EXPORT_MODE	0: position (1 vector), 1: position (2 vectors), 3:multipass
VS_EXPORT	<u>__COUNT__</u> Number of locations exported by the VS (and thus number of interpolated parameters)_{0...6} Six 4 bit counters representing the # of interpolated parameters exported in clause 7 (located in VS_EXPORT_COUNT_6) OR # of exported vectors to memory per clause in multipass mode (per clause)
PARAM_GEN_I0	Do we overwrite or not the parameter 0 with XY data and generated T and S values



GEN\_INDEX Auto generates an address from 0 to XX. Puts the results into R0-1 for pixel shaders and R2 for vertex shaders

CONST\_BASE\_VTX (9 bits) Logical Base address for the constants of the Vertex shader

CONST\_BASE\_PIX (9 bits) Logical Base address for the constants of the Pixel shader

CONST\_SIZE\_PIX (8 bits) Size of the logical constant store for pixel shaders

CONST\_SIZE\_VTX (8 bits) Size of the logical constant store for vertex shaders

INST\_PRED\_OPTIMIZE Turns on the predicate bit optimization (if of, conditional\_execute\_predicates is always executed).

CF\_BOOLEANS 256 boolean bits

CF\_LOOP\_COUNT 32x8 bit counters (number of times we traverse the loop)

CF\_LOOP\_START 32x8 bit counters (init value used in index computation)

CF\_LOOP\_STEP 32x8 bit counters (step value used in index computation)

Formatted: Bullets and Numbering

## 26-23. DEBUG Registers

### 26-123.1 Context

DB\_PROB\_ADDR instruction address where the first problem occurred

DB\_PROB\_COUNT number of problems encountered during the execution of the program

DB\_PROB\_BREAK break the clause if an error is found.

DB\_ON turns on an off debug method 2

DB\_INST\_COUNT instruction counter for debug method 2

DB\_BREAK\_ADDR break address for method number 2

DB\_CLAUSE

\_MODE\_ALU\_{0...7} clause mode for debug method 2 (0: normal, 1: addr, 2: kill)

DB\_CLAUSE

\_MODE\_FETCH\_{0...7} clause mode for debug method 2 (0: normal, 1: addr, 2: kill)

Formatted: Bullets and Numbering

### 26-223.2 Control

DB\_ALUCST\_MEMSIZE Size of the physical ALU constant memory

DB\_TSTATE\_MEMSIZE Size of the physical texture state memory

Formatted: Bullets and Numbering

## 27-24. Interfaces

### 27-124.1 External Interfaces

Whenever an x is used, it means that the bus is broadcast to all units of the same name. For example, if a bus is named SQ→SPx it means that SQ is going to broadcast the same information to all SP instances.

Formatted: Bullets and Numbering

### 27-224.2 SC to SP Interfaces

#### 27-2-124.2.1 SC\_SP#

There is one of these interfaces at front of each of the SP (buffer to stage pixel interpolators). This interface transmits the I,J data for pixel interpolation. For the entire system, two quads per clock are transferred to the 4 SPs, so each of these 4 interfaces transmits one half of a quad per clock. The interface below describes a half of a quad worth of data.

The actual data which is transferred per quad is

Ref Pix I => S4.20 Floating Point I value

Ref Pix J => S4.20 Floating Point J value

Delta Pix I (x3) => S4.8 Floating Point Delta I value

Delta Pix J (x3) => S4.8 Floating Point Delta J value

This equates to a total of 128 bits which transferred over 2 clocks and therefor needs an interface 64 bits wide

Formatted: Bullets and Numbering



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
43 of 58

Additionally, X,Y data (12-bit unsigned fixed) is conditionally sent across this data bus over the same wires in an additional clock. The X,Y data is sent on the lower 24 bits of the data bus with faceness in the msb. Transfers across these interfaces are synchronized with the SC\_SQ IJ Control Bus transfers.

The data transfer across each of these busses is controlled by a IJ\_BUF\_INUSE\_COUNT in the SC. Each time the SC has sent a pixel vector's worth of data to the SPs, he will increment the IJ\_BUF\_INUSE\_COUNT count. Prior to sending the next pixel vectors data, he will check to make sure the count is less than MAX\_BUFER\_MINUS\_2, if not the SC will stall until the SQ returns a pipelined pulse to decrement the count when he has scheduled a buffer free. Note: We could/may optimize for the case of only sending only IJ to use all the buffers to pre-load more. Currently it is planned for the SP to hold 2 double buffers of I,J data and two buffers of X,Y data, so if either X,Y or Centers and Centroids are on, then the SC can send two Buffers.

In at least the initial version, the SC shall send 16 quads per pixel vector even if the vector is not full. This will increment buffer write address pointers correctly all the time. (We may revisit this for both the SX,SP,SQ and add a EndOfVector signal on all interfaces to quit early. We opted for the simple mode first with a belief that only the end of packet and multiple new vector signals should cause a partial vector and that this would not really be significant performance hit.)

Name	Bits	Description
SC_SP#_data	64	IJ information sent over 2 clocks (or X,Y in 24 LSBs with faceness in upper bit) <b>Type 0 or 1, First clock I, second clk J</b> Field ULC URC LLC LRC Bits [63:39] [38:26] [25:13] [12:0] Format SE4M20 SE4M8 SE4M8 SE4M8 <b>Type 2</b> Field Face X Y Bits [63] [23:12] [11:0] Format Bit Unsigned Unsigned
SC_SP#_valid	1	Valid
SC_SP#_last_quad_data	1	This bit will be set on the last transfer of data per quad.
SC_SP#_type	2	0 -> Indicates centroids 1 -> Indicates centers 2 -> Indicates X,Y Data and faceness on data bus The SC shall look at state data to determine how many types to send for the interpolation process.

The # is included for clarity in the spec and will be replaced with a prefix of u#\_ in the verilog module statement for the SC and the SP block will have neither because the instantiation will insert the prefix.

### 27.2.224.2.2 SC\_SQ

This is the control information sent to the sequencer in order to synchronize and control the interpolation and/or loading data into the GPRs needed to execute a shader program on the sent pixels. This data will be sent over two clocks per transfer with 1 to 16 transfers. Therefore the bus (approx 92 bits) could be folded in half to approx 47 bits.

Name	Bits	Description
SC_SQ_data	46	Control Data sent to the SQ 1 clk transfers Event – valid data consist of event_id and state_id. Instruct SQ to post an event vector to send state id and event_id through request fifo and onto the reservation stations making sure state id and/or event_id gets back to the CP. Events only follow end of packets so no pixel vectors will be in progress.

Formatted: Bullets and Numbering



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201519  
April 2002

R400 Sequencer Specification

PAGE  
44 of 58

Empty Quad Mask – Transfer Control data consisting of pc\_dealloc or new\_vector. Receipt of this is to transfer pc\_dealloc or new\_vector without any valid quad data. New vector will always be posted to request fifo and pc\_dealloc will be attached to any pixel vector outstanding or posted in request fifo if no valid quad outstanding.

2 clk transfers

Quad Data Valid – Sending quad data with or without new\_vector or pc\_dealloc. New vector will be posted to request fifo with or without a pixel vector and pc\_dealloc will be posted with a pixel vector unless none is in progress. In this case the pc\_dealloc will be posted in the request queue. Filler quads will be transferred with The Quad mask set but the pixel corresponding pixel mask set to zero.

SC\_SQ\_valid 1 SC sending valid data, 2<sup>nd</sup> clk could be all zeroes

SC\_SQ\_data – first clock and second clock transfers are shown in the table below.

Name	BitField	Bits	Description
<b>1<sup>st</sup> Clock Transfer</b>			
SC_SQ_event	0	1	This transfer is a 1 clock event vector Force quad_mask = new_vector=pc_dealloc=0
SC_SQ_event_id	[2:1]	2	This field identifies the event 0 => denotes an End Of State Event 1 => TBD
SC_SQ_pc_dealloc	[5:3]	3	Deallocation token for the Parameter Cache
SC_SQ_new_vector	6	1	The SQ must wait for Vertex shader done count > 0 and after dispatching the Pixel Vector the SQ will decrement the count.
SC_SQ_quad_mask	[10:7]	4	Quad Write mask left to right SP0 => SP3
SC_SQ_end_of_prim	11	1	End Of the primitive
SC_SQ_state_id	[14:12]	3	State/constant pointer (6*3+3)
SC_SQ_pix_mask	[30:15]	16	Valid bits for all pixels SP0=>SP3 (UL,UR,LL,LR)
SC_SQ_prim_type	[33:31]	3	Stippled line and Real time command need to load tex cords from alternate buffer 000: Normal 010: Realtime 101: Line AA 110: Point AA (Sprite)
SC_SQ_provok_vtx	[35:34]	2	Provoking vertex for flat shading
SC_SQ_pc_ptr0	[46:36]	11	Parameter Cache pointer for vertex 0
<b>2nd Clock Transfer</b>			
SC_SQ_pc_ptr1	[10:0]	11	Parameter Cache pointer for vertex 1
SC_SQ_pc_ptr2	[21:11]	11	Parameter Cache pointer for vertex 2
SC_SQ_lod_correct	[45:22]	24	LOD correction per quad (6 bits per quad)

Name	Bits	Description
------	------	-------------



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
45 of 58

SQ_SC_free_buff	1	Pipelined bit that instructs SC to decrement count of buffers in use.
SQ_SC_dec_cntr_cnt	1	Pipelined bit that instructs SC to decrement count of new vector and/or event sent to prevent SC from overflowing SQ interpolator/Reservation request fifo.

The scan converter will submit a partial vector whenever:

- 1.) He gets a primitive marked with an end of packet signal.
- 2.) A current pixel vector is being assembled with at least one or more valid quads and the vector has been marked for deallocate when a primitive marked new\_vector arrives. The Scan Converter will submit a partial vector (up to 16quads with zero pixel mask to fill out the vector) prior to submitting the new\_vector marker/primitive.

(This will prevent a hang which can be demonstrated when all primitives in a packet three vectors are culled except for a one quad primitive that gets marked pc\_dealloc (vertices maximum size). In this case two new\_vectors are submitted and processed, but then one valid quad with the pc\_dealloc creates a vector and then the new would wait for another vertex vector to be processed, but the one being waited for could never export until the pc\_dealloc signal made it through and thus the hang.)

### 27.2.324.2.3 SQ to SX: Interpolator bus

Name	Direction	Bits	Description
SQ_SXx_interp_flat_vtx	SQ→SPx	2	Provoking vertex for flat shading
SQ_SXx_interp_flat_gouraud	SQ→SPx	1	Flat or gouraud shading
SQ_SXx_interp_cyl_wrap	SQ→SPx	4	Wich channel needs to be cylindrical wrapped
SQ_SXx_pc_ptr0	SQ→SXx	11	Parameter Cache Pointer
SQ_SXx_pc_ptr1	SQ→SXx	11	Parameter Cache Pointer
SQ_SXx_pc_ptr2	SQ→SXx	11	Parameter Cache Pointer
SQ_SXx_rt_sel	SQ→SXx	1	Selects between RT and Normal data
SQ_SXx_pc_wr_en	SQ→SXx	1	Write enable for the PC memories
SQ_SXx_pc_wr_addr	SQ→SXx	7	Write address for the PCs
SQ_SXx_pc_channel_mask	SQ→SXx	4	Channel mask

Formatted: Bullets and Numbering

### 27.2.424.2.4 SQ to SP: Staging Register Data

This is a broadcast bus that sends the VSISR information to the staging registers of the shader pipes.

Name	Direction	Bits	Description
SQ_SPx_vsr_data	SQ→SPx	96	Pointers of indexes or HOS surface information
SQ_SPx_vsr_double	SQ→SPx	1	0: Normal 96 bits per vert 1: double 192 bits per vert
SQ_SP0_vsr_valid	SQ→SP0	1	Data is valid
SQ_SP1_vsr_valid	SQ→SP1	1	Data is valid
SQ_SP2_vsr_valid	SQ→SP2	1	Data is valid
SQ_SP3_vsr_valid	SQ→SP3	1	Data is valid
SQ_SPx_vsr_read	SQ→SPx	1	Increment the read pointers

Formatted: Bullets and Numbering

### 27.2.524.2.5 VGT to SQ : Vertex interface

#### 27.2.5.124.2.5.1 Interface Signal Table

The area difference between the two methods is not sufficient to warrant complicating the interface or the state requirements of the VSISRs. **Therefore, the POR for this interface is that the VGT will transmit the data to the VSISRs (via the Shader Sequencer) in full, 32-bit floating-point format.** The VGT can transmit up to six 32-bit floating-point values to each VSISR where four or more values require two transmission clocks. The data bus is 96 bits wide.

Formatted: Bullets and Numbering



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April, 2002

R400 Sequencer Specification


PAGE  
46 of 58


Name	Bits	Description
VGT_SQ_vsizr_data	96	Pointers of indexes or HOS surface information
VGT_SQ_vsizr_double	1	0: Normal 96 bits per vert 1: double 192 bits per vert
VGT_SQ_end_of_vector	1	Indicates the last VSISR data set for the current process vector (for double vector data, "end_of_vector" is set on the first vector)
VGT_SQ_indx_valid	1	Vsizr data is valid
VGT_SQ_state	3	Render State (6*3+3 for constants). This signal is guaranteed to be correct when "VGT_SQ_vgt_end_of_vector" is high.
VGT_SQ_send	1	Data on the VGT_SQ is valid receive (see write-up for standard R400 SEND/RTR interface handshaking)
SQ_VGT_rtr	1	Ready to receive (see write-up for standard R400 SEND/RTR interface handshaking)

27.2.5.224.2.5.2 Interface Diagrams

Formatted: Bullets and Numbering





	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 201519	R400 Sequencer Specification	PAGE 48 of 58
---	--------------------------------------	----------------------------------	------------------------------	------------------




Figure 1. Detailed Logical Diagram for PA\_SQ\_vgt Interface.



27.2.624.2.6 SQ to SX: Control bus

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SQ SXx exp type	SQ→SXx	2	00: Pixel without z (1 to 4 buffers) 01: Pixel with z (1 to 4 buffers) 10: Position (1 or 2 results) 11: Pass thru (4,8 or 12 results aligned)
SQ SXx exp number	SQ→SXx	2	Number of locations needed in the export buffer (encoding depends on the type see below).
SQ SXx exp alu id	SQ→SXx	1	ALU ID
SQ SXx exp valid	SQ→SXx	1	Valid bit
SQ SXx exp state	SQ→SXx	3	State Context
SQ SXx free done	SQ→SXx	1	Pulse to indicate that the previous export is finished (this can be sent with or without the other fields of the interface)
SQ SXx free alu id	SQ→SXx	1	ALU ID

Formatted

Formatted

Formatted

Formatted

Formatted

Formatted

Formatted

Depending on the type the number of export location changes:

Formatted: Bullets and Numbering

- Type 00 : Pixels without Z
  - 00 = 1 buffer
  - 01 = 2 buffers
  - 10 = 3 buffers
  - 11 = 4 buffer
- Type 01: Pixels with Z
  - 00 = 2 Buffers (color + Z)
  - 01 = 3 buffers (2 color + Z)
  - 10 = 4 buffers (3 color + Z)
  - 11 = 5 buffers (4 color + Z)
- Type 10 : Position export
  - 00 = 1 position
  - 01 = 2 positions
  - 1X = Undefined
- Type 11: Pass Thru
  - 00 = 4 buffers
  - 01 = 8 buffers
  - 10 = 12 buffers
  - 11 = Undefined

Below the thick black line is the end of transfer packet that tells the SX that a given export is finished. The report packet will always arrive either before or at the same time than the next export to the same ALU id. These fields are sent every time the sequencer picks an exporting clause for execution.

Formatted: Bullets and Numbering

27.2.724.2.7 SX to SQ : Output file control

Name	Direction	Bits	Description
SXx_SQ_exp_count_rdy	SXx→SQ	1	Raised by SX0 to indicate that the following two fields reflect the result of the most recent export
SXx_SQ_exp_pos_avail	SXx→SQ	1	Specifies whether there is room for another position.
SXx_SQ_exp_buf_avail	SXx→SQ	7	Specifies the space available in the output buffers. 0: buffers are full 1: 2K-bits available (32-bits for each of the 64 pixels in a clause) ... 64: 128K-bits available (16 128-bit entries for each of 64 pixels) 65-127: RESERVED



27.2.824.2.8 SQ to TP: Control bus


Once every clock, the fetch unit sends to the sequencer on which clause-RS line it is now working and if the data in the GPRs is ready or not. This way the sequencer can update the fetch valid bits counters-flags for the reservation station-ffes. The sequencer also provides the instruction and constants for the fetch to execute and the address in the register file where to write the fetch return data.

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
TPx SQ_data_rdy	TPx → SQ	11	Data ready
TPx SQ rs line num	TPx → SQ	63	Line number in the Reservation station
TPx SQ type	TPx → SQ	11	Type of data sent (0:PIXEL, 1:VERTEX)
SQ TPx_send	SQ → TPx	11	Sending valid data
SQ TPx_const	SQ → TPx	4848	Fetch state sent over 4 clocks (192 bits total)
SQ TPx_instr	SQ → TPx	2424	Fetch instruction sent over 4 clocks
SQ TPx_end_of_group	SQ → TPx	11	Last instruction of the group
SQ TPx Type	SQ → TPx	11	Type of data sent (0:PIXEL, 1:VERTEX)
SQ TPx_gpr_phase	SQ → TPx	22	Write phase signal
SQ TP0 lod_correct	SQ → TP0	66	LOD correct 3 bits per comp 2 components per quad
SQ TP0 pix_mask	SQ → TP0	44	Pixel mask 1 bit per pixel
SQ TP1 lod_correct	SQ → TP1	66	LOD correct 3 bits per comp 2 components per quad
SQ TP1 pix_mask	SQ → TP1	44	Pixel mask 1 bit per pixel
SQ TP2 lod_correct	SQ → TP2	66	LOD correct 3 bits per comp 2 components per quad
SQ TP2 pix_mask	SQ → TP2	44	Pixel mask 1 bit per pixel
SQ TP3 lod_correct	SQ → TP3	66	LOD correct 3 bits per comp 2 components per quad
SQ TP3 pix_mask	SQ → TP3	44	Pixel mask 1 bit per pixel

Formatted


Formatted

	ORIGINATE DATE 24 September, 2001	EDIT DATE 4 September, 2015 April 2002	DOCUMENT-REV. NUM. GEN-CXXXXX-REVA	PAGE 51 of 58
SQ_TP <sub>x</sub> rs line num	SQ_TP <sub>x</sub> clause_num	SQ→TP <sub>x</sub> SQ→TP <sub>x</sub>	63	Line number in the Reservation station Clause number
SQ_TP <sub>x</sub> write_gpr_index	SQ_TP <sub>x</sub> write_gpr_index	SQ→TP <sub>x</sub> SQ→TP <sub>x</sub>	77	Index into Register file for write of returned Fetch Data Index into Register file for write of returned Fetch Data

Formatted

27.2.9 24.2.9 TP to SQ: Texture stall

The TP sends this signal to the SQ and the SPs when its input buffer is full.



Formatted: Bullets and Numbering

Name	Direction	Bits	Description
TP_SQ_fetch_stall	TP→SQ	1	Do not send more texture request if asserted

27.2.10 24.2.10 SQ to SP: Texture stall

Name	Direction	Bits	Description
SQ_SP <sub>x</sub> _fetch_stall	SQ→SP <sub>x</sub>	1	Do not send more texture request if asserted

Formatted: Bullets and Numbering

27.2.11 24.2.11 SQ to SP: GPR and auto counter

Name	Direction	Bits	Description
SQ_SP <sub>x</sub> gpr_wr_addr	SQ→SP <sub>x</sub>	7	Write address
SQ_SP <sub>x</sub> gpr_rd_addr	SQ→SP <sub>x</sub>	7	Read address
SQ_SP <sub>x</sub> gpr_rd_en	SQ→SP <sub>x</sub>	1	Read Enable
SQ_SP <sub>x</sub> gpr_wr_en	SQ→SP <sub>x</sub>	1	Write Enable for the GPRs
SQ_SP <sub>x</sub> gpr_phase	SQ→SP <sub>x</sub>	2	The phase mux (arbitrates between inputs, ALU SRC reads and writes)
SQ_SP <sub>x</sub> channel_mask	SQ→SP <sub>x</sub>	4	The channel mask
SQ_SP <sub>x</sub> gpr_input_sel	SQ→SP <sub>x</sub>	2	When the phase mux selects the inputs this tells from which source to read from: Interpolated data, VTX0, VTX1, autogen counter.
SQ_SP <sub>x</sub> auto_count	SQ→SP <sub>x</sub>	12?	Auto count generated by the SQ, common for all shader pipes

Formatted: Bullets and Numbering



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002

R400 Sequencer Specification

PAGE  
52 of 58

27.2.12 2.12 SQ to SPx: Instructions

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SQ_SPx_instr_start	SQ→SPx	1	Instruction start
SQ_SP_instr	SQ→SPx	21	Transferred over 4 cycles 0: SRC A Select           2:0 SRC A Argument Modifier   3:3 SRC A swizzle           11:4 VectorDst               17:12 Unused                  20:18 ----- 1: SRC B Select           2:0 SRC B Argument Modifier   3:3 SRC B swizzle           11:4 ScalarDst               17:12 Unused                  20:18 ----- 2: SRC C Select           2:0 SRC C Argument Modifier   3:3 SRC C swizzle           11:4 Unused                  20:12 ----- 3: Vector Opcode           4:0 Scalar Opcode           10:5 Vector Clamp           11:11 Scalar Clamp           12:12 Vector Write Mask       16:13 Scalar Write Mask       20:17
SQ_SPx_exp_alu_id	SQ→SPx	1	ALU ID
SQ_SPx_exporting	SQ→SPx	2	0: Not Exporting 1: Vector Exporting 2: Scalar Exporting
SQ_SPx_stall	SQ→SPx	1	Stall signal
SQ_SP0_write_mask	SQ→SP0	4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock
SQ_SP1_write_mask	SQ→SP1	4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock
SQ_SP2_write_mask	SQ→SP2	4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock
SQ_SP3_write_mask	SQ→SP3	4	Result of pixel kill in the shader pipe, which must be output for all pixel exports (depth and all color buffers). 4x4 because 16 pixels are computed per clock

27.2.13 2.13 SP to SQ: Constant address load/ Predicate Set

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SP0_SQ_const_addr	SP0→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer
SP0_SQ_valid	SP0→SQ	1	Data valid
SP1_SQ_const_addr	SP1→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201519  
April 2002

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
53 of 58

SP1_SQ_valid	SP1→SQ	1	Data valid
SP2_SQ_const_addr	SP2→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer
SP2_SQ_valid	SP2→SQ	1	Data valid
SP3_SQ_const_addr	SP3→SQ	36	Constant address load / predicate vector load (4 bits only) to the sequencer
SP3_SQ_valid	SP3→SQ	1	Data valid

27.2.14 2.2.14 SQ to SPx: constant broadcast

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SQ_SPx_const	SQ→SPx	128	Constant broadcast

27.2.15 2.2.15 SP0 to SQ: Kill vector load

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SP0_SQ_kill_vect	SP0→SQ	4	Kill vector load
SP1_SQ_kill_vect	SP1→SQ	4	Kill vector load
SP2_SQ_kill_vect	SP2→SQ	4	Kill vector load
SP3_SQ_kill_vect	SP3→SQ	4	Kill vector load

27.2.16 2.2.16 SQ to CP: RBBM bus

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SQ_RBB_rs	SQ→CP	1	Read Strobe
SQ_RBB_rd	SQ→CP	32	Read Data
SQ_RBBM_nrrtrtr	SQ→CP	1	Optional
SQ_RBBM_rtr	SQ→CP	1	Real-Time (Optional)

27.2.17 2.2.17 CP to SQ: RBBM bus

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
rbbm_we	CP→SQ	1	Write Enable
rbbm_a	CP→SQ	15	Address -- Upper Extent is TBD (16:2)
rbbm_wd	CP→SQ	32	Data
rbbm_be	CP→SQ	4	Byte Enables
rbbm_re	CP→SQ	1	Read Enable
rbb_rs0	CP→SQ	1	Read Return Strobe 0
rbb_rs1	CP→SQ	1	Read Return Strobe 1
rbb_rd0	CP→SQ	32	Read Data 0
rbb_rd1	CP→SQ	32	Read Data 0
RBBM_SQ_soft_reset	CP→SQ	1	Soft Reset

27.2.18 2.2.18 SQ to CP: State report

Formatted: Bullets and Numbering

Name	Direction	Bits	Description
SQ_CP_vs_event	SQ→CP	1	Vertex Shader Event
SQ_CP_vs_eventid	SQ→CP	2	Vertex Shader Event ID
SQ_CP_ps_event	SQ→CP	1	Pixel Shader Event
SQ_CP_ps_eventid	SQ→CP	2	Pixel Shader Event ID

eventid = 0 => \*sEndOfState (i.e. VsEndOfState)  
eventid = 1 => \*sDone (i.e. VsDone)

So, the CP will assume the Vs is done with a state whenever it gets a pulse on the SQ\_CP\_vs\_event and the SQ\_CP\_ps\_eventid = 0.



### 24.3 Example of control flow program execution

Formatted: Bullets and Numbering

We now provide some examples of execution to better illustrate the new design.

Given the program:

Alu 0  
Alu 1  
Tex 0  
Tex 1  
Alu 3 Serial  
Alu 4  
Tex 2  
Alu 5  
Alu 6 Serial  
Tex 3  
Alu 7  
Alloc Position 1 buffer  
Alu 8 Export  
Tex 4  
Alloc Parameter 3 buffers  
Alu 9 Export 0  
Tex 5  
Alu 10 Serial Export 2  
Alu 11 Export 1 End

Would be converted into the following CF instructions:

Execute Alu 0 Alu 0 Tex 0 Tex 0 Alu 1 Alu 0 Tex 0 Alu 0 Alu 1 Tex 0  
Execute Alu 0  
Alloc Position 1  
Execute Alu 0 Tex 0  
Alloc Param 3  
Execute Alu 0 Tex 0 Alu 1 Alu 0 End

And the execution of this program would look like this:

Put thread in Vertex RS:

Control Flow Instruction Pointer (12 bits), (CFP)  
Execution Count Marker (3 or 4 bits), (ECM)  
Loop Iterators (4x9 bits), (LI)  
Call return pointers (4x12 bits), (CRP)  
Predicate Bits(4x64 bits), (PB)  
Export ID (1 bit), (EXID)  
GPR Base Ptr (8 bits), (GPR)  
Export Base Ptr (7 bits), (EB)  
Context Ptr (3 bits), (CPTR)  
LOD correction bits (16x6 bits) (LOD)

#### State Bits

CFP	ECM	LI	CRP	PB	EXID	GPR	EB	CPTR	LOD
0	0	0	0	0	0	0	0	0	0

Valid Thread (VALID)  
Texture/ALU engine needed (TYPE)  
Texture Reads are outstanding (PENDING)  
Waiting on Texture Read to Complete (SERIAL)  
Allocation Wait (2 bits) (ALLOC)





ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015  
April 2002

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
55 of 58

- 00 – No allocation needed
- 01 – Position export allocation needed (ordered export)
- 10 – Parameter or pixel export needed (ordered export)
- 11 – pass thru (out of order export)

Allocation Size (4 bits) (SIZE)  
Position Allocated (POS\_ALLOC)  
First thread of a new context (FIRST)  
Last (1 bit), (LAST)

Status Bits									
VALID	TYPE	PENDING	SERIAL	ALLOC	SIZE	POS_ALLOC	FIRST	LAST	
1	ALU	0	0	0	0	0	1	0	

Then the thread is picked up for the execution of the first control flow instruction:  
Execute Alu 0 Alu 0 Tex 0 Tex 0 Alu 1 Alu 0 Tex 0 Alu 0 Alu 1 Tex 0

It executes the first two ALU instructions and goes back to the RS for a resource request change. Here is the state returned to the RS:

State Bits									
CFP	ECM	LI	CRP	PB	EXID	GPR	EB	CPTR	LOD
0	2	0	0	0	0	0	0	0	0

Status Bits									
VALID	TYPE	PENDING	SERIAL	ALLOC	SIZE	POS_ALLOC	FIRST	LAST	
1	TEX	0	0	0	0	0	1	0	

Then when the texture pipe frees up, the arbiter picks up the thread to issue the texture reads. The thread comes back in this state:

State Bits									
CFP	ECM	LI	CRP	PB	EXID	GPR	EB	CPTR	LOD
0	4	0	0	0	0	0	0	0	0

Status Bits									
VALID	TYPE	PENDING	SERIAL	ALLOC	SIZE	POS_ALLOC	FIRST	LAST	
1	ALU	1	1	0	0	0	1	0	

Because of the serial bit the arbiter must wait for the texture to return and clear the PENDING bit before it can pick the thread up. Lets say that the texture reads are complete, then the arbiter picks up the thread and returns it in this state:

State Bits									
CFP	ECM	LI	CRP	PB	EXID	GPR	EB	CPTR	LOD
0	6	0	0	0	0	0	0	0	0

Status Bits									
VALID	TYPE	PENDING	SERIAL	ALLOC	SIZE	POS_ALLOC	FIRST	LAST	
1	TEX	0	0	0	0	0	1	0	

Again the TP frees up, the arbiter picks up the thread and executes. It returns in this state:



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015/9  
April 2002

R400 Sequencer Specification

PAGE  
56 of 58

**State Bits**

CFP	ECM	LI	CRP	PB	EXID	GPR	EB	CPTR	LOD
0	7	0	0	0	0	0	0	0	0

**Status Bits**

VALID	TYPE	PENDING	SERIAL	ALLOC	SIZE	POS ALLOC	FIRST	LAST
1	ALU	1	0	0	0	0	1	0

Now, even if the texture has not returned we can still pick up the thread for ALU execution because the serial bit is not set. The thread will however come back to the RS for the second ALU instruction because it has the serial bit set.

**State Bits**

CFP	ECM	LI	CRP	PB	EXID	GPR	EB	CPTR	LOD
0	8	0	0	0	0	0	0	0	0

**Status Bits**

VALID	TYPE	PENDING	SERIAL	ALLOC	SIZE	POS ALLOC	FIRST	LAST
1	ALU	1	1	0	0	0	1	0

As soon as the TP clears the pending bit the thread is picked up and returns:

**State Bits**

CFP	ECM	LI	CRP	PB	EXID	GPR	EB	CPTR	LOD
0	9	0	0	0	0	0	0	0	0

**Status Bits**

VALID	TYPE	PENDING	SERIAL	ALLOC	SIZE	POS ALLOC	FIRST	LAST
1	TEX	0	0	0	0	0	1	0

Picked up by the TP and returns:  
Execute Alu 0

**State Bits**

CFP	ECM	LI	CRP	PB	EXID	GPR	EB	CPTR	LOD
1	0	0	0	0	0	0	0	0	0

**Status Bits**

VALID	TYPE	PENDING	SERIAL	ALLOC	SIZE	POS ALLOC	FIRST	LAST
1	ALU	1	0	0	0	0	1	0

Picked up by the ALU and returns (lets say the TP has not returned yet):  
Alloc Position 1

**State Bits**

CFP	ECM	LI	CRP	PB	EXID	GPR	EB	CPTR	LOD
2	0	0	0	0	0	0	0	0	0



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 201519  
April 2002

DOCUMENT-REV. NUM.  
GEN-CXXXXX-REVA

PAGE  
57 of 58

Status Bits

VALID	TYPE	PENDING	SERIAL	ALLOC	SIZE	POS ALLOC	FIRST	LAST
1	ALU	1	0	01	1	0	1	0

If the SX has the place for the export, the SQ is going to allocate and pick up the thread for execution. It returns to the RS in this state:

Execute Alu 0 Tex 0

State Bits

CFP	ECM	LI	CRP	PB	EXID	GPR	EB	CPTR	LOD
3	1	0	0	0	0	0	0	0	0

Status Bits

VALID	TYPE	PENDING	SERIAL	ALLOC	SIZE	POS ALLOC	FIRST	LAST
1	TEX	1	0	0	0	1	1	0

Now, since the TP has not returned yet, we must wait for it to return because we cannot issue multiple texture requests. The TP returns, clears the PENDING bit and we proceed:

Alloc Param 3

State Bits

CFP	ECM	LI	CRP	PB	EXID	GPR	EB	CPTR	LOD
4	0	0	0	0	1	0	0	0	0

Status Bits

VALID	TYPE	PENDING	SERIAL	ALLOC	SIZE	POS ALLOC	FIRST	LAST
1	ALU	1	0	10	3	1	1	0

Once again the SQ makes sure the SX has enough room in the Parameter cache before it can pick up this thread.

Execute Alu 0 Tex 0 Alu 1 Alu 0 End

State Bits

CFP	ECM	LI	CRP	PB	EXID	GPR	EB	CPTR	LOD
5	1	0	0	0	1	0	100	0	0

Status Bits

VALID	TYPE	PENDING	SERIAL	ALLOC	SIZE	POS ALLOC	FIRST	LAST
1	TEX	1	0	0	0	1	1	0

This executes on the TP and then returns:

State Bits

CFP	ECM	LI	CRP	PB	EXID	GPR	EB	CPTR	LOD
5	2	0	0	0	1	0	100	0	0

Status Bits



ORIGINATE DATE  
24 September, 2001

EDIT DATE  
4 September, 2015 19  
April 2002

R400 Sequencer Specification

PAGE  
58 of 58

VALID	TYPE	PENDING	SERIAL	ALLOC	SIZE	POS_ALLOC	FIRST	LAST
1	ALU	1	1	0	0	1	1	1

Waits for the TP to return because of the textures reads are pending (and SERIAL in this case). Then executes and does not return to the RS because the LAST bit is set. This is the end of this thread and before dropping it on the floor, the SQ notifies the SX of export completion.

### 28-25. Open issues

Need to do some testing on the size of the register file as well as on the register file allocation method (dynamic VS static).

Saving power?

Formatted: Bullets and Numbering